
# N-Channel Enhancement Mode MOSFET Switch



# 3N170/3N171

#### **FEATURES**

- Low Switching Voltages
- Fast Switching Times
- Low Drain-Source Resistance
- Low Reverse Transfer Capacitance



#### HANDLING PRECAUTIONS

MOS field-effect transistors have extremely high input resistance and can be damaged by the accumulation of excess static charge. To avoid possible damage to the device while wiring, testing, or in actual operation, follow the procedures outlined below.

- To avoid the build-up of static charge, the leads of the devices should remain shorted together with a metal ring except when being tested or used.
- Avoid unnecessary handling. Pick up devices by the case instead of the leads.
- Do not insert or remove devices from circuits with the power on as transient voltages may cause permanent damage to the devices.

### **ABSOLUTE MAXIMUM RATINGS**

(T<sub>A</sub> = 25°C unless otherwise specified)

Drain-Gate Voltage ±35V
Drain-Source Voltage
Gate-Source Voltage
Drain Current
Storage Temperature Range65°C to +200°C
Operating Temperature Range55°C to +150°C
Lead Temperature (Soldering, 10sec) +300°C
Power Dissipation
Derate above 25°C 2.4mW/°C

**NOTE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ORDERING INFORMATION**

Part Pa	ıckage	Temperature Range		
	ermetic TO-72 orted Chips in Carriers	-55°C to +150°C -55°C to +150°C		



## **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise specified) Substrate connected to source.

SYMBOL	PARAMETER		MIN	MAX	UNITS	TEST CONDITIONS
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage		25		V	$I_D = 10\mu A, V_{GS} = 0$
Igss	Gate Leakage Current			±10	- pA	$V_{GS} = \pm 35V, V_{DS} = 0$
1655				100		V <sub>GS</sub> = 35V, V <sub>DS</sub> = 0, T <sub>A</sub> = 125°C
lana	Zero-Gate-Voltage Drain Current			10	nA	V <sub>DS</sub> = 10V, V <sub>GS</sub> = 0
I <sub>DSS</sub>				1.0	μΑ	T <sub>A</sub> = 125°C
V <sub>GS(th)</sub>	Gate-Source Threshold Voltage	3N170	1.0	2.0	V	V <sub>DS</sub> = 10V, I <sub>D</sub> = 10μA
		3N171	1.5	3.0		
I <sub>D(on)</sub>	"ON" Drain Current		10		mA	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 10V
V <sub>DS(on)</sub>	Drain-Source "ON" Voltage			2.0	V	I <sub>D</sub> = 10mA, V <sub>GS</sub> = 10V
r <sub>ds(on)</sub>	Drain-Source ON Resistance			200	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 0, f = 1kHz
Yfs	Forward Transfer Admittance		1000		μS	V <sub>DS</sub> = 10V, I <sub>D</sub> = 2.0mA, f = 1kHz
Crss	Reverse Transfer Capacitance (Note 1)			1.3		V <sub>DS</sub> = 0, V <sub>GS</sub> = 0, f = 1MHz
C <sub>iss</sub>	Input Capacitance (Note 1)			5.0	pF	V <sub>DS</sub> = 10V, V <sub>GS</sub> = 0, f = 1MHz
C <sub>d(sub)</sub>	Drain-Substrate Capacitance (Note 1)			5.0		V <sub>D(SUB)</sub> = 10V, f = 1MHz
t <sub>d(on)</sub>	Rise Time (Note 1)			3.0	ns	VDD = 10V, I <sub>D(on)</sub> = 10mA, V <sub>GS(on)</sub> = 10V, V <sub>GS(off)</sub> = 0,
tr				10		
t <sub>d(off)</sub>			3.0	$R_{G} = 50\Omega$		
t <sub>f</sub>	Fall Time (Note 1)			15		

NOTE 1: For design reference only, not 100% tested.