



OUTLINE DRAWING**BLOCK DIAGRAM**

PIN :

- ①Pin : RF INPUT
- ②Vcc1 : 1st. DC SUPPLY
- ③Vcc2 : 2nd. DC SUPPLY
- ④Po : RF OUTPUT
- ⑤GND : FIN

ABSOLUTE MAXIMUM RATINGS ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		17	V
Icc	Total current		14	A
Pin(max)	Input power	$Z_g = Z_L = 50 \Omega$	0.6	W
Po(max)	Output power	$Z_g = Z_L = 50 \Omega$	55	W
Tc(OP)	Operation case temperature		- 30 to 110	°C
Tstg	Storage temperature		- 40 to 110	°C

Note. Above parameters are guaranteed independently.





ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Test conditions	Limits		Unit
			Min	Max	
f	Frequency range	$P_{in} = 0.3\text{W}$ $V_{cc} = 12.5\text{V}$ $Z_g = Z_L = 50 \Omega$	144	148	MHz
Po	Output power		43		W
$\eta\tau$	Total efficiency		50		%
2fo	2nd. harmonic			- 35	dBc
3fo	3rd. harmonic			- 45	dBc
ρ_{in}	Input VSWR			2.8	-
-	Load VSWR tolerance	$V_{cc} = 15.2\text{V}$, $P_o = 45\text{W}$ (P_{in} : controlled) Load VSWR=20:1(All phase), 5sec. $Z_g = 50\Omega$	No degradation or destroy		-

Note. Above parameters, ratings, limits and conditions are subject to change.

NOV. '97

TYPICAL PERFORMANCE DATA

OUTPUT POWER, TOTAL EFFICIENCY,
INPUT VSWR VS. FREQUENCYOUTPUT POWER, 1st CURRENT
TOTAL CURRENT VS. INPUT POWEROUTPUT POWER, TOTAL CURRENT
VS. DC SUPPLY VOLTAGEOUTPUT POWER VS. 1st
VOLTAGE

NOV. '97

DESIGN CONSIDERATION OF HEAT RADIATION.

Please refer to following consideration when designing heat sink.

1. Junction temperature of incorporated transistors at standard operation.

- (1) Thermal resistance between junction and package of incorporated transistors.

- a) First stage transistor

$$R_{th(j-c)} = 4.3^{\circ}\text{C/W} \text{ (Typ.)}$$

- b) Final stage transistor

$$R_{th(j-c)} = 1.5^{\circ}\text{C/W} \text{ (Typ.)}$$

- (2) Junction temperature of incorporated transistors at standard operation.

- Conditions for standard operation.

$$\begin{aligned} P_o &= 43\text{W}, V_{CC} = 12.5\text{V}, P_{in} = 0.4\text{W}, \eta_T = 50\% \text{ (minimum rating)}, P_{o1} \text{ (Note 1)} = 9.4\text{W}, I_T = 6.88\text{A} (I_{T1}^{(2)} = \\ &1.25\text{A}, I_{T2}^{(3)} = 5.63\text{A}) \end{aligned}$$

Note 1: Output power of the first stage transistor

Note 2: Circuit current of the first stage transistor

Note 3: Circuit current of the final stage transistor

- Junction temperature of the first stage transistor

$$\begin{aligned} T_{j1} &= (V_{CC} \times I_{T1} - P_{o1} + P_{in}) \times R_{th(j-c)} + T_c^{(4)} \\ &= (12.5 \times 1.25 - 9.4 + 0.4) \times 4.3 + T_c \\ &= 28.5 + T_c \text{ } (^{\circ}\text{C}) \end{aligned}$$

Note 4: Package temperature of device

- Junction temperature of the final stage transistor

$$\begin{aligned} T_{j2} &= (V_{CC} \times I_{T2} - P_o + P_{o1}) \times R_{th(j-c)} + T_c \\ &= (12.5 \times 5.63 - 63 + 9.4) \times 1.5 + T_c \\ &= 55.2 + T_c \text{ } (^{\circ}\text{C}) \end{aligned}$$

2. Heat sink design

In thermal design of heat sink, try to keep the package temperature at the upper limit of the operating ambient temperature (normally $T_a = 60^{\circ}\text{C}$) and at the output power of 43W below 90°C .

The thermal resistance $R_{th(c-a)}^{(5)}$ of the heat sink to realize this:

$$\begin{aligned} R_{th(c-a)} &= \frac{T_c - T_a}{(P_o/\eta_T) - P_o + P_{in}} = \frac{90 - 60}{(43/0.5) - 43 + 0.4} \\ &= 0.69 \text{ } (^{\circ}\text{C/W}) \end{aligned}$$

Note 5: Inclusive of the contact thermal resistance between device and heat sink

Mounting the heat sink of the above thermal resistance on the device,

$$T_{j1} = 118.5^{\circ}\text{C}, T_{j2} = 145.2^{\circ}\text{C} \text{ at } T_a = 60^{\circ}\text{C}, T_c = 90^{\circ}\text{C}.$$

In the annual average of ambient temperature is 30°C ,

$$T_{j1} = 88.5^{\circ}\text{C}, T_{j2} = 115.2^{\circ}\text{C}$$

As the maximum junction temperature of these incorporated transistors T_{jmax} are 175°C , application under fully derated condition is ensured.