

# Dual 12-/14-/16-Bit, 1 GSPS, Digital-to-Analog Converters AD9776/AD9778/AD9779

#### **FEATURES**

**Low power: 1.0 W @ 1 GSPS, 600 mW @ 500 MSPS, full operating conditions**   $SFDR = 78$  dBc to  $f_{OUT} = 100$  MHz **Single carrier WCDMA ACLR = 79 dBc @ 80 MHz IF Analog output: adjustable 8.7 mA to 31.7 mA, RL = 25 Ω to 50 Ω Novel 2×, 4×, and 8× interpolator/coarse complex modulator allows carrier placement anywhere in DAC bandwidth Auxiliary DACs allow control of external VGA and offset control Multiple chip synchronization interface High performance, low noise PLL clock multiplier Digital inverse sinc filter 100-lead, exposed paddle TQFP package** 

### **APPLICATIONS**

**Wireless infrastructure WCDMA, CDMA2000, TD-SCDMA, WiMax, GSM Digital high or low IF synthesis Internal digital upconversion capability Transmit diversity Wideband communications: LMDS/MMDS, point-to-point** 

### **GENERAL DESCRIPTION**

The AD9776/AD9778/AD9779 are dual, 12-/14-/16-bit, high dynamic range, digital-to-analog converters (DACs) that provide a sample rate of 1 GSPS, permitting multicarrier generation up to the Nyquist frequency. They include features optimized for direct conversion transmit applications, including complex digital modulation, and gain and offset compensation. The DAC outputs are optimized to interface seamlessly with analog quadrature modulators such as the AD8349. A serial peripheral interface (SPI®) provides for programming/readback of many internal parameters. Full-scale output current can be programmed over a range of 10 mA to 30 mA. The devices are manufactured on an advanced 0.18 μm CMOS process and operate on 1.8 V and 3.3 V supplies for a total power consumption of 1.0 W. They are enclosed in 100-lead TQFP packages.

### **PRODUCT HIGHLIGHTS**

- 1. Ultralow noise and intermodulation distortion (IMD) enable high quality synthesis of wideband signals from baseband to high intermediate frequencies.
- 2. A proprietary DAC output switching technique enhances dynamic performance.
- 3. The current outputs are easily configured for various single-ended or differential circuit topologies.
- 4. CMOS data input interface with adjustable set up and hold.
- 5. Novel  $2\times$ ,  $4\times$ , and  $8\times$  interpolator/coarse complex modulator allows carrier placement anywhere in DAC bandwidth.



### **TYPICAL SIGNAL CHAIN**

#### **Rev. A**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2005–2007 Analog Devices, Inc. All rights reserved.** 

### TABLE OF CONTENTS





### **REVISION HISTORY 3/07—Rev. 0 to Rev. A**



Added Table 19, Renumbered Tables Sequentially .................... 41 Changes to Figure 92 and Figure 93... 42 Changes to Figure 94.. 42 Added New Figure 95, Renumbered Figures Sequentially ....... 42 Changes to Synchronization of Input Data to the REFCLK Input (Pin 5 and Pin 6) with PLL Enabled or Disabled Section ......... 43 Added New Figure 96, Renumbered Figures Sequentially ....... 43 Changes to Figure 106 ... 51

**7/05—Revision 0: Initial Version**

### FUNCTIONAL BLOCK DIAGRAM



Figure 2. Functional Block Diagram

### **SPECIFICATIONS**

### **DC SPECIFICATIONS**

 $T_{\text{MIN}}$  to  $T_{\text{MAX}}$ , AVDD33 = 3.3 V, DVDD33 = 3.3 V, DVDD18 = 1.8 V, CVDD18 =1.8 V,  $I_{\text{OUTF}_S}$  = 20 mA, maximum sample rate, unless otherwise noted.

### **Table 1. AD9776, AD9778, and AD9779 DC Specifications**





1 Based on a 10 kΩ external resistor.

### **DIGITAL SPECIFICATIONS**

T<sub>MIN</sub> to T<sub>MAX</sub>, AVDD33 = 3.3 V, DVDD33 = 3.3 V, DVDD18 = 1.8 V, CVDD18 = 1.8 V, I<sub>OUTFs</sub> = 20 mA, maximum sample rate, unless

otherwise noted. LVDS driver and receiver are compliant to the IEEE-1596 reduced range link, unless otherwise noted.





1 Specification is at a DATACLK frequency of 100 MHz into a 1 kΩ load; maximum drive capability of 8 mA. At higher speeds or greater loads, best practice suggests using an external buffer for this signal.

<sup>2</sup> Guaranteed at 25°C. Can drift above 120 Ω at temperatures above 25°C.<br><sup>3</sup> When using the PLL a differential swing of 2 V n-n is recommended.

<sup>3</sup> When using the PLL, a differential swing of 2 V p-p is recommended.

4 Typical maximum clock rate when DVDD18 = CVDD18 = 1.9 V.

### **DIGITAL INPUT DATA TIMING SPECIFICATIONS**

**Table 3. AD9776, AD9778, and AD9779 Digital Input Data Timing Specifications** 



<sup>1</sup> Timing vs. temperature and data valid keep out windows are delineated in Table 19.

### **AC SPECIFICATIONS**

T<sub>MIN</sub> to T<sub>MAX</sub>, AVDD33 = 3.3 V, DVDD33 = 3.3 V, DVDD18 = 1.8 V, CVDD18 = 1.8 V, I<sub>OUTF<sub>S</sub></sub> = 20 mA, maximum sample rate, unless

otherwise noted.

#### **Table 4. AD9776, AD9778, and AD9779 AC Specifications**



### ABSOLUTE MAXIMUM RATINGS

**Table 5.** 



Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **THERMAL RESISTANCE**

100-lead, thermally enhanced TQFP\_EP package,  $θ<sub>IA</sub> = 19.1°C/W$ with the bottom EPAD soldered to the PCB. With the bottom EPAD not soldered to the PCB,  $\theta_{JA} = 27.4^{\circ}$ C/W. These specifications are valid with no airflow movement.

### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 3. AD9776 Pin Configuration





Rev. A | Page 9 of 56





Figure 4. AD9778 Pin Configuration





Rev. A | Page 11 of 56





Figure 5. AD9779 Pin Configuration





Rev. A | Page 13 of 56



 $f_{DATA}$  = 200MSPS

 $f_{DATA}$  = 250MSPS

05361-008

05361-

05361-009

05361-

05361-010

 $f_{DATA} = 125MSPS$ 

 $f_{OUT}$  (MHz)

 $f_{\text{OUT}}$  (MHz)

**20 40 60 80**

 $f_{DATA}$  = 150MSPS

**20 40 60 80**

 $f_{DATA}$  = 160MSPS



### TYPICAL PERFORMANCE CHARACTERISTICS

Figure 11. AD9779 In-Band SFDR vs.  $f_{\text{OUT}}$ , 8 $\times$  Interpolation

 $f_{\text{OUT}}$  (MHz)

**10 20 30 40**



Figure 12. AD9779 Out-of-Band SFDR vs.  $f_{\text{OUT}}$ , 2 $\times$  Interpolation



Figure 13. AD9779 Out-of-Band SFDR vs.  $f_{\text{OUT}}$ ,  $4\times$  Interpolation



Figure 14. AD9779 Out-of-Band SFDR vs.  $f_{\text{OUT}}$ , 8 $\times$  Interpolation









Figure 17. AD9779 In-Band SFDR vs. Output Full-Scale Current



Figure 18. AD9779 Third-Order IMD vs.  $f_{\text{OUT}}$ , 1 $\times$  Interpolation



Figure 19. AD9779 Third-Order IMD vs. fout, 2x Interpolation



Figure 20. AD9779 Third-Order IMD vs. fout, 4x Interpolation



Figure 21. AD9779 Third-Order IMD vs.  $f_{\text{OUT}}$ , 8 $\times$  Interpolation



Figure 22. AD9779 Third-Order IMD vs.  $f_{OUT}$ ,  $4 \times$  Interpolation,  $f_{DATA} = 100$  MSPS, PLL On vs. PLL Off



Figure 23. AD9779 Third-Order IMD vs. fout, over 50 Parts, 4x Interpolation,  $f_{DATA} = 200$  MSPS



Figure 24. IMD Performance vs. Digital Full-Scale Input, 4× Interpolation,  $f_{DATA} = 200$  MSPS



Figure 25. IMD Performance vs. Full-Scale Output Current, 4× Interpolation,  $f_{DATA} = 200$  MSPS



 $f_{OUT} = 30 MHz$ 



Figure 27. AD9779 Two-Tone Spectrum, 4× Interpolation,  $f_{DATA} = 100$  MSPS,  $f_{OUT} = 30$  MHz, 35 MHz

05361-024

05361-

 $-024$ 



Figure 28. AD9779 Noise Spectral Density vs. Digital Full-Scale of Single-Tone Input,  $f_{DATA} = 200$  MSPS, 2× Interpolation



Figure 29. AD9779 Noise Spectral Density vs. f<sub>DAC</sub>, Eight-Tone Input with 500 kHz Spacing,  $f_{DATA} = 200$  MSPS







Figure 31. AD9779 ACLR for First Adjacent Band WCDMA, 4× Interpolation,  $f_{DATA}$  = 122.88 MSPS, On-Chip Modulation Translates Baseband Signal to IF



Figure 32. AD9779 ACLR for Second Adjacent Band WCDMA, 4× Interpolation,  $f_{DATA} = 122.88$  MSPS. On-Chip Modulation Translates Baseband Signal to IF



Figure 33. AD9779 ACLR for Third Adjacent Band WCDMA, 4× Interpolation, fDATA = 122.88 MSPS, On-Chip Modulation Translates Baseband Signal to IF



 $f_{\text{DAC}} = 122.88 \text{ MSPS}, f_{\text{DAC}}/4 \text{ Modulation}$ 



Figure 36. AD9778 Typical INL



Figure 37. AD9778 Typical DNL

05361-031

05361-031

05361-032

 $-032$ 05361



Figure 38. AD9778 IMD, 4× Interpolation



Figure 39. AD9778 In-Band SFDR, 2× Interpolation



Figure 40. AD9778 ACLR, Single-Carrier WCDMA, 4× Interpolation,  $f_{DATA} = 122.88$  MSPS, Amplitude =  $-3$  dBFS



f<sub>DAC</sub>/4 Modulation

05361-038

 $038$ 05361



Figure 42. AD9778 Noise Spectral Density vs. f<sub>DAC</sub> Eight-Tone Input with 500 kHz Spacing,  $f_{DATA} = 200$  MSPS



Figure 43. AD9778 Noise Spectral Density vs. f<sub>DAC</sub> Single-Tone Input at  $-6$  dBFS,  $f_{DATA} = 200$  MSPS

Rev. A | Page 21 of 56





Figure 45. AD9776 Typical DNL



Figure 46. AD9776 IMD, 4× Interpolation











 $f_{DATA} = 122.88$  MSPS, Amplitude =  $-3$  dBFS

05361-046

8 05361



Figure 50. AD9776 Noise Spectral Density vs.  $f_{DAC}$ , Eight-Tone Input with 500 kHz Spacing,  $f_{\text{DATA}} = 200 \text{ MSPS}$ 



Figure 51. AD9776 Noise Spectral Density vs. f<sub>DAC</sub>, Single-Tone Input at −6 dBFS, f<sub>DATA</sub> = 200 MSPS

### **TERMINOLOGY**

### **Integral Nonlinearity (INL)**

INL is defined as the maximum deviation of the actual analog output from the ideal output, determined by a straight line drawn from zero scale to full scale.

### **Differential Nonlinearity (DNL)**

DNL is the measure of the variation in analog value, normalized to full scale, associated with a 1 LSB change in digital input code.

### **Monotonicity**

A DAC is monotonic if the output either increases or remains constant as the digital input increases.

### **Offset Error**

The deviation of the output current from the ideal of zero is called offset error. For I<sub>OUTA</sub>, 0 mA output is expected when the inputs are all 0s. For  $I_{\text{OUTB}}$ , 0 mA output is expected when all inputs are set to 1.

### **Gain Error**

The difference between the actual and ideal output span. The actual span is determined by the difference between the output when all inputs are set to 1 and the output when all inputs are set to 0.

### **Output Compliance Range**

The range of allowable voltage at the output of a current-output DAC. Operation beyond the maximum compliance limits can cause either output stage saturation or breakdown, resulting in nonlinear performance.

### **Temperature Drift**

Temperature drift is specified as the maximum change from the ambient (25 $^{\circ}$ C) value to the value at either  $T_{\text{MIN}}$  or  $T_{\text{MAX}}$ . For offset and gain drift, the drift is reported in ppm of full-scale range (FSR) per degree Celsius. For reference drift, the drift is reported in ppm per degree Celsius.

### **Power Supply Rejection (PSR)**

The maximum change in the full-scale output as the supplies are varied from minimum to maximum specified voltages.

### **Settling Time**

The time required for the output to reach and remain within a specified error band around its final value, measured from the start of the output transition.

#### **In-Band Spurious Free Dynamic Range (SFDR)**

The difference, in decibels, between the peak amplitude of the output signal and the peak spurious signal between dc and the frequency equal to half the input data rate.

### **Out-of-Band Spurious Free Dynamic Range (SFDR)**

The difference, in decibels, between the peak amplitude of the output signal and the peak spurious signal within the band that starts at the frequency of the input data rate and ends at the Nyquist frequency of the DAC output sample rate. Normally, energy in this band is rejected by the interpolation filters. This specification, therefore, defines how well the interpolation filters work and the effect of other parasitic coupling paths to the DAC output.

### **Total Harmonic Distortion (THD)**

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the measured fundamental. It is expressed as a percentage or in decibels.

### **Signal-to-Noise Ratio (SNR)**

SNR is the ratio of the rms value of the measured output signal to the rms sum of all other spectral components below the Nyquist frequency, excluding the first six harmonics and dc. The value for SNR is expressed in decibels.

### **Interpolation Filter**

If the digital inputs to the DAC are sampled at a multiple rate of fDATA (interpolation rate), a digital filter can be constructed that has a sharp transition band near f<sub>DATA</sub>/2. Images that typically appear around f<sub>DAC</sub> (output data rate) can be greatly suppressed.

### **Adjacent Channel Leakage Ratio (ACLR)**

The ratio in dBc between the measured power within a channel relative to its adjacent channel.

### **Complex Image Rejection**

In a traditional two-part upconversion, two images are created around the second IF frequency. These images have the effect of wasting transmitter power and system bandwidth. By placing the real part of a second complex modulator in series with the first complex modulator, either the upper or lower frequency image near the second IF can be rejected.

### THEORY OF OPERATION

The AD9776/AD9778/AD9779 combine many features that make them very attractive DACs for wired and wireless communications systems. The dual digital signal path and dual DAC structure allow an easy interface with common quadrature modulators when designing single sideband transmitters. The speed and performance of the parts allow wider bandwidths and more carriers to be synthesized than in previously available DACs. The digital engine uses a breakthrough filter architecture that combines the interpolation with a digital quadrature modulator. This allows the parts to conduct digital quadrature frequency upconversion. They also have features that allow simplified synchronization with incoming data and between multiple parts.

The serial port configuration is controlled by Register 0x00, Bits<6:7>. It is important to note that the configuration changes immediately upon writing to the last bit of the byte. For multibyte transfers, writing to this register can occur during the middle of a communication cycle. Care must be taken to compensate for this new configuration for the remaining bytes of the current communication cycle.

The same considerations apply to setting the software reset, RESET (Register 0x00, Bit 5) or pulling the RESET pin (Pin 70) high. All registers are set to their default values, except Register 0x00 and Register 0x04, which remain unchanged.

Use of only single-byte transfers when changing serial port configurations or initiating a software reset is recommended to prevent unexpected device behavior.

As described in this section, all serial port data is transferred to/from the device in synchronization to the SCLK pin. If synchronization is lost, the device has the ability to asynchronously terminate an I/O operation, putting the serial port controller into a known state and, thereby, regaining synchronization.

### **SERIAL PERIPHERAL INTERFACE**



The serial port is a flexible, synchronous serial communications port allowing easy interface to many industry-standard microcontrollers and microprocessors. The serial I/O is compatible with most synchronous transfer formats, including both the Motorola SPI® and Intel® SSR protocols. The interface allows read/write access to all registers that configure the AD9776/ AD9778/AD9779. Single or multiple byte transfers are supported, as well as MSB-first or LSB-first transfer formats. The serial interface ports can be configured as a single pin I/O (SDIO) or two unidirectional pins for input/output (SDIO/SDO).

### **General Operation of the Serial Interface**

There are two phases to a communication cycle with the AD977x. Phase 1 is the instruction cycle (the writing of an instruction byte into the device), coincident with the first eight SCLK rising edges. The instruction byte provides the serial port controller with information regarding the data transfer cycle, Phase 2 of the communication cycle. The Phase 1 instruction byte defines whether the upcoming data transfer is a read or write, the number of bytes in the data transfer, and the starting register address for the first byte of the data transfer. The first eight SCLK rising edges of each communication cycle are used to write the instruction byte into the device.

A logic high on the CSB pin followed by a logic low resets the SPI port timing to the initial state of the instruction cycle. From this state, the next eight rising SCLK edges represent the instruction bits of the current I/O operation, regardless of the state of the internal registers or the other signal levels at the inputs to the SPI port. If the SPI port is in an instruction cycle or a data transfer cycle, none of the present data is written.

The remaining SCLK edges are for Phase 2 of the communication cycle. Phase 2 is the actual data transfer between the device and the system controller. Phase 2 of the communication cycle is a transfer of one, two, three, or four data bytes as determined by the instruction byte. Using one multibyte transfer is preferred. Single-byte data transfers are useful in reducing CPU overhead when register access requires only one byte. Registers change immediately upon writing to the last bit of each transfer byte.

### **Instruction Byte**

The instruction byte contains the information shown in Table 9.

### **Table 9. SPI Instruction Byte**



R/W, Bit 7 of the instruction byte, determines whether a read or a write data transfer occurs after the instruction byte write. Logic high indicates a read operation. Logic 0 indicates a write operation.

N1 and N0, Bit 6 and Bit 5 of the instruction byte, determine the number of bytes to be transferred during the data transfer cycle. The bit decodes are listed in Table 10.

A4, A3, A2, A1, and A0—Bit 4, Bit 3, Bit 2, Bit 1, and Bit 0, respectively, of the instruction byte determine the register that is accessed during the data transfer portion of the communication cycle.

For multibyte transfers, this address is the starting byte address. The remaining register addresses are generated by the device based on the LSB-first bit (Register 0x00, Bit 6).

#### **Table 10. Byte Transfer Count**



### **Serial Interface Port Pin Descriptions**

#### **Serial Clock (SCLK)**

The serial clock pin synchronizes data to and from the device and to run the internal state machines. The maximum frequency of SCLK is 40 MHz. All data input is registered on the rising edge of SCLK. All data is driven out on the falling edge of SCLK.

### **Chip Select (CSB)**

Active low input starts and gates a communication cycle. It allows more than one device to be used on the same serial communications lines. The SDO and SDIO pins go to a high impedance state when this input is high. Chip select should stay low during the entire communication cycle.

### **Serial Data I/O (SDIO)**

Data is always written into the device on this pin. However, this pin can be used as a bidirectional data line. The configuration of this pin is controlled by Register 0x00, Bit 7. The default is Logic 0, configuring the SDIO pin as unidirectional.

### **Serial Data Out (SDO)**

Data is read from this pin for protocols that use separate lines for transmitting and receiving data. In the case where the device operates in a single bidirectional I/O mode, this pin does not output data and is set to a high impedance state.

### **MSB/LSB TRANSFERS**

The serial port can support both MSB-first and LSB-first data formats. This functionality is controlled by Register Bit LSB\_FIRST (Register 0x00, Bit 6). The default is MSB-first (LSB-first  $= 0$ ).

When  $LSB-first = 0$  (MSB-first) the instruction and data bit must be written from MSB to LSB. Multibyte data transfers in MSB-first format start with an instruction byte that includes the register address of the most significant data byte. Subsequent data bytes should follow from high address to low address. In MSB-first mode, the serial port internal byte address generator decrements for each data byte of the multibyte communication cycle.

When LSB-first  $= 1$  (LSB-first) the instruction and data bit must be written from LSB to MSB. Multibyte data transfers in LSB-first format start with an instruction byte that includes the register address of the least significant data byte followed by multiple data bytes. The serial port internal byte address generator increments for each byte of the multibyte communication cycle.

The serial port controller data address decrements from the data address written toward 0x00 for multibyte I/O operations if the MSB-first mode is active. The serial port controller address increments from the data address written toward 0x1F for multibyte I/O operations if the LSB-first mode is active.



# SPI REGISTER MAP







**Table 12. SPI Register Description** 

Rev. A | Page 28 of 56





### INTERPOLATION FILTER ARCHITECTURE

The AD9776/AD9778/AD9779 can provide up to 8× interpolation, or the interpolation filters can be entirely disabled. It is important to note that the input signal should be backed off by approximately 0.01 dB from full scale to avoid overflowing the interpolation filters. The coefficients of the low-pass filters and the inverse sinc filter are given in Table 13, Table 14, Table 15, and Table 16. Spectral plots for the filter responses are shown in Figure 57, Figure 58, and Figure 59.





### **Table 14. Half-Band Filter 2**





#### **Table 15. Half-Band Filter 3**

#### **Table 16. Inverse Sinc Filter**





Figure 57. 2× Interpolation, Low-Pass Response to ±4× Input Data Rate (Dotted Lines Indicate 1 dB Roll-Off)



Figure 58. 4× Interpolation, Low-Pass Response to ±4× Input Data Rate (Dotted Lines Indicate 1 dB Roll-Off)

Rev. A | Page 31 of 56



Figure 59. 8× Interpolation, Low-Pass Response to ±4× Input Data Rate (Dotted Lines Indicate 1 dB Roll-Off)

With the interpolation filter and modulator combined, the incoming signal can be placed anywhere within the Nyquist region of the DAC output sample rate. When the input signal is complex, this architecture allows modulation of the input signal to positive or negative Nyquist regions (see Table 17).

The Nyquist regions of up to  $4\times$  the input data rate can be seen in Figure 60.



Figure 57, Figure 58, and Figure 59 show the low-pass response of the digital filters with no modulation. By turning on the modulation feature, the response of the digital filters can be tuned to anywhere within the DAC bandwidth. As an example, Figure 61 to Figure 67 show the nonshifted mode filter responses (refer to Table 17 for shifted/nonshifted mode filter responses).



Figure 61. Interpolation/Modulation Combination of 4  $f_{DAC}/8$  Filter



Figure 62. Interpolation/Modulation Combination of -3 f<sub>DAC</sub>/8 Filter



Figure 63. Interpolation/Modulation Combination of −2 f<sub>DAC</sub>/8 Filter



Figure 64. Interpolation/Modulation Combination of −1 f<sub>DAC</sub>/8 Filter



Figure 65. Interpolation/Modulation Combination of f<sub>DAC</sub>/8 Filter



Figure 66. Interpolation/Modulation Combination of 2 f<sub>DAC</sub>/8 Filter in Shifted Mode



 $3 f<sub>DAC</sub>/8$  Filter in Shifted Mode

Shifted mode filter responses allow the pass band to be centered around  $\pm 0.5$  f<sub>DATA</sub>,  $\pm 1.5$  f<sub>DATA</sub>,  $\pm 2.5$  f<sub>DATA</sub>, and  $\pm 3.5$  f<sub>DATA</sub>. Switching to the shifted mode response does not modulate the signal. Instead, the pass band is simply shifted. For example, picture the response shown in Figure 67 and assume the signal in-band is a complex signal over the bandwidth 3.2  $f_{DATA}$  to 3.3  $f_{DATA}$ . If the even mode filter response is then selected, the pass band becomes centered at 3.5 f<sub>DATA</sub>. However, the signal remains at the same place in the spectrum. The shifted mode capability allows the filter pass band to be placed anywhere in the DAC Nyquist bandwidth.

The AD9776/AD9778/AD9779 are dual DACs with internal complex modulators built into the interpolating filter response. In dual channel mode, the devices expect the real and the imaginary components of a complex signal at Digital Input Port 1 and Digital Input Port 2 (I and Q, respectively). The DAC outputs then represent the real and imaginary components of the input signal, modulated by the complex carrier f<sub>DAC</sub>/2,  $f_{\text{DAC}}/4$ , or  $f_{\text{DAC}}/8$ .

With Register 2, Bit 6 set, the device accepts interleaved data on Port 1 in the I, Q, I, Q . . . sequence. Note that in interleaved mode, the channel data rate at the beginning of the I and the Q data paths are now half the input data rate because of the interleaving. The maximum input data rate is still subject to the maximum specification of the device. This limits the synthesis bandwidth available at the input in interleaved mode.

With Register 0x02, Bit 5 (real mode) set, the Q channel and the internal I and Q digital modulation are turned off. The output spectrum at the I DAC then represents the signal at Digital Input Port 1, interpolated by 1×, 2×, 4×, or 8×.

The general recommendation is that if the desired signal is within  $\pm 0.4 \times f_{DATA}$ , the odd filter mode should be used. Outside of this, the even filter mode should be used. In any situation, the total bandwidth of the signal should be less than  $0.8 \times f_{\text{DATA}}$ .



#### **Table 17. Interpolation Filter Modes, (Register 0x01, Bits<5:2>)**

<sup>1</sup> Frequency normalized to  $f_{\text{DAC}}$ .

### **INTERPOLATION FILTER MINIMUM AND MAXIMUM BANDWIDTH SPECIFICATIONS**

The AD977x uses a novel interpolation filter architecture that allows DAC IF frequencies to be generated anywhere in the spectrum. Figure 68 shows the traditional choice of DAC IF output bandwidth placement. Note that there are no possible filter modes in which the carrier can be placed near  $0.5 \times$  f<sub>DATA</sub>,  $1.5 \times f_{\text{DATA}}$ ,  $2.5 \times f_{\text{DATA}}$ , and so on.







Figure 69. Nonshifted Bandwidths Accessible with the Filter Architecture



Figure 70. Shifted Bandwidths Accessible with the Filter Architecture

With this filter architecture, a signal placed anywhere in the spectrum is possible. However, the signal bandwidth is limited by the input sample rate of the DAC and the specific placement of the carrier in the spectrum. The bandwidth restriction resulting from the combination of filter response and input sample rate is often referred to as the synthesis bandwidth, since this is the largest bandwidth that the DAC can synthesize.

The maximum bandwidth condition exists if the carrier is placed directly in the center of one of the filter pass bands. In this case, the total 0.1 dB bandwidth of the interpolation filters is equal to  $0.8 \times$  f<sub>DATA</sub>. As Table 17 shows, the synthesis bandwidth as a fraction of DAC output sample rate drops by a factor of 2 for every doubling of interpolation rate. The minimum bandwidth condition exists, for example, if a carrier is placed at  $0.25 \times \rm{f_{DATA}}$  . In this situation, if the nonshifted filter response is enabled, the high end of the filter response cuts off at  $0.4 \times$  f<sub>DATA</sub>, thus limiting the high end of the signal bandwidth. If the shifted filter response is enabled instead, then the low end of the filter response cuts off at  $0.1 \times$  f<sub>DATA</sub>, thus limiting the low end of the signal bandwidth. The minimum bandwidth specification that applies for a carrier at  $0.25 \times f_{DATA}$  is therefore  $0.3 \times f_{DATA}$ . The minimum bandwidth behavior is repeated over the spectrum for carriers placed at  $(\pm n \pm 0.25) \times f_{\text{DATA}}$ , where *n* is any integer.

### **DRIVING THE REFCLK INPUT**

The REFCLK input requires a low jitter differential drive signal. It is a PMOS input differential pair powered from the 1.8 V supply, therefore, it is important to maintain the specified 400 mV input common-mode voltage. Each input pin can safely swing from 200 mV p-p to 1 V p-p about the 400 mV common-mode voltage. While these input levels are not directly LVDS-compatible, REFCLK can be driven by an offset ac-coupled LVDS signal, as shown in Figure 71.



If a clean sine clock is available, it can be transformer-coupled to REFCLK, as shown in Figure 71. Use of a CMOS or TTL clock is also acceptable for lower sample rates. It can be routed through a CMOS to LVDS translator, then ac-coupled, as described in this section. Alternatively, it can be transformercoupled and clamped, as shown in Figure 72.



Figure 72. TTL or CMOS REFCLK Drive Circuit

A simple bias network for generating VCM is shown in Figure 73. It is important to use CVDD18 and CGND for the clock bias circuit. Any noise or other signal that is coupled onto the clock is multiplied by the DAC digital input signal and can degrade DAC performance.



### **INTERNAL PLL CLOCK MULTIPLIER/CLOCK DISTRIBUTION**

The internal clock structure on the devices allows the user to drive the differential clock inputs with a clock at  $1\times$  or an integer multiple of the input data rate or at the DAC output sample rate. An internal PLL provides input clock multiplication and provides all the internal clocks required for the interpolation filters and data synchronization.

The internal clock architecture is shown in Figure 74. The reference clock is the differential clock at Pin 5 and Pin 6. This clock input can be run differentially or singled-ended by driving Pin 5 with a clock signal and biasing Pin 6 to the midswing point of the signal at Pin 5. The clock architecture can be run in the following configurations:

### **PLL Enabled (Register 0x09, Bit 7 = 1)**

The PLL enable switch shown in Figure 74 is connected to the junction of the N1 dividers (PLL VCO divide ratio) and N2 dividers (PLL loop divide ratio). Divider N3 determines the interpolation rate of the DAC, and the ratio N3/N2 determines the ratio of reference clock/input data rate. The VCO runs optimally over the range of 1.0 GHz to 2.0 GHz, so that N1 keeps the speed of the VCO within this range, although the DAC sample rate can be lower. The loop filter components are entirely internal and no external compensation is necessary.

### **PLL Disabled (Register 0x09, Bit 7 = 0)**

The PLL enable switch shown in Figure 74 is connected to the reference clock input. The differential reference clock input is the same as the DAC output sample rate. N3 determines the interpolation rate.





**Table 18. VCO Frequency Range vs. PLL Band Select Value** 



#### **VCO Frequency Ranges**

Because the PLL band covers greater than a  $2\times$  frequency range, there can be two options for the PLL band select: one at the low end of the range and one at the high end of the range. Under these conditions, the VCO phase noise is optimal when the user selects the band select value corresponding to the high end of the frequency range. Figure 75 shows how the VCO bandwidth and the optimal VCO frequency varies with the band select value.

#### **VCO Frequency Ranges over Temperature**

The specifications given over temperature in Table 18 are for a single part in a single lot. Part-to-part, and lot-to-lot, these specifications can exhibit a mean shift of several register settings. Systems should be designed to take this potential shift into account to maintain optimal PLL performance.

#### **PLL Loop Filter Bandwidth**

The loop filter bandwidth of the PLL is programmed via SPI Register 0x0A, Bits<4:0>. Changing these values switches capacitors on the internal loop filter. No external loop filter components are required. This loop filter has a pole at 0 (P1), and then a zero (Z1) pole (P2) combination. Z1 and P2 occur within a decade of each other. The location of the zero pole is determined by Bits<4:0>. For a setting of 00000, the zero pole occurs near 10 MHz. By setting Bits<4:0> to 11111, the Z1/P2 combination can be lowered to approximately 1 MHz. The relationship between Bits<4:0> and the position of the zero pole between 1 MHz and 10 MHz is linear. The internal components are not low tolerance, however, and can drift by as much as ±30%.

For optimal performance, the bandwidth adjustment (Register 0x0A, Bits<4:0>) should be set to 11111 for all operating modes with PLL enabled. The PLL bias settings

(Register 0x09, Bits<2:0>) should be set to 111. The PLL control voltage (Register 0x0A, Bits<7:5>) is read back and is proportional to the dc voltage at the internal loop filter output. With the PLL bias settings given in this section, the readback from the PLL control voltage should typically be 010, or possibly 001 or 011. Anything outside of this range indicates that the PLL is not operating correctly.



Figure 76. Typical PLL Band Select vs. Frequency over Temperature

The AD977x has an autosearch feature that determines the optimal settings for the PLL. To enable the autosearch mode, set Register 0x08, Bits<7:2> to 11111b, and read back the value from Register 0x08, Bits<7:2>. Autosearch mode is intended to find the optimal PLL settings only, after which the same settings should be applied in manual mode. It is not recommended that the PLL be set to autosearch mode during regular operation.

### **FULL-SCALE CURRENT GENERATION Internal Reference**

Full-scale current on the I DAC and Q DAC can be set from 8.66 mA to 31.66 mA. Initially, the 1.2 V band gap reference is used to set up a current in an external resistor connected to I120 (Pin 75). A simplified block diagram of the reference circuitry is shown in Figure 77. The recommended value for the external resistor is 10 k $\Omega$ , which sets up an IREFERENCE in the resistor of 120 μA, which in turn provides a DAC output fullscale current of 20 mA. Because the gain error is a linear function of this resistor, a high precision resistor improves gain matching to the internal matching specification of the devices. Internal current mirrors provide a current-gain scaling, where I DAC or Q DAC gain is a 10-bit word in the SPI port register (Register 0x0A, Register 0x0B, Register 0x0E, and Register 0x0F). The default value for the DAC gain registers gives an IFS of approximately 20 mA, where IFS is equal to



### **Application of Auxiliary DACs in Single Sideband Transmitter**

Two auxiliary DACs are provided on the AD977x. The full-scale output current on these DACs is derived from the 1.2 V band gap reference and external resistor. The gain scale from the reference amplifier current IREFERENCE to the auxiliary DAC reference current is 16.67 with the auxiliary DAC gain set to full scale (10-bit values, SPI Register 0x0D and SPI Register 0x11), this gives a full-scale current of approximately 2 mA for auxiliary DAC1 and auxiliary DAC2. The auxiliary DAC outputs are not differential. Only one side of the auxiliary DAC (P or N) is active at one time. The inactive side goes into a high impedance state (>100 k $\Omega$ ). In addition, the P or N outputs can act as current sources or sinks. The control of the P and N side for both auxiliary DACs is via Register 0x0E and Register 0x10, Bits<7:6>. When sourcing current, the output compliance

Rev. A | Page 38 of 56

voltage is 0 V to 1.6 V. When sinking current, the output compliance voltage is 0.8 V to 1.6 V.

The auxiliary DACs can be used for local oscillator (LO) cancellation when the DAC output is followed by a quadrature modulator. This LO feedthrough is caused by the input referred dc offset voltage of the quadrature modulator (and the DAC output offset voltage mismatch) and can degrade system performance. Typical DAC-to-quadrature modulator interfaces are shown in Figure 79 and Figure 80. Often, the input common-mode voltage for the modulator is much higher than the output compliance range of the DAC, so that ac coupling or a dc level shift is necessary. If the required common-mode input voltage on the quadrature modulator matches that of the DAC, then the dc blocking capacitors in Figure 79 can be removed. A low-pass or band-pass passive filter is recommended when spurious signals from the DAC (distortion and DAC images) at the quadrature modulator inputs can affect the system performance. Placing the filter at the location shown in Figure 79 and Figure 80 allows easy design of the filter, as the source and load impedances can easily be designed close to 50  $\Omega$ .



### **POWER DISSIPATION**

Figure 81 to Figure 89 show the power dissipation of the 1.8 V and 3.3 V digital and clock supplies in single DAC and dual DAC modes. In addition to this, the power dissipation/current of the 3.3 V supply (mode and speed independent) in single DAC mode is 102 mW/31 mA. In dual DAC mode, this is 182 mW/55 mA. Furthermore, when the PLL is enabled, it adds 90 mW/50 mA to the 1.8 V clock supply regardless of the mode of the AD9779.



Figure 81. Total Power Dissipation, I Data Only, Real Mode



Figure 82. Power Dissipation, Digital 1.8 V Supply, I Data Only, Real Mode, Does Not Include Zero Stuffing



Figure 83. Power Dissipation, Clock 1.8 V Supply, I Data Only, Real Mode, Includes Modulation Modes, Does Not Include Zero Stuffing



Figure 84. Digital 3.3 V Supply, I Data Only, Real Mode, Includes Modulation Modes and Zero Stuffing







Figure 86. Power Dissipation, Digital 1.8 V Supply, I and Q Data, Dual DAC Mode, Does Not Include Zero Stuffing



Figure 87. Power Dissipation, Clock 1.8 V Supply, I and Q Data, Dual DAC Mode, Does Not Include Zero Stuffing







### **POWER-DOWN AND SLEEP MODES INTERLEAVED DATA MODE**

The AD977x has a variety of power-down modes, so that the digital engine, main TxDACs, or auxiliary DACs can be powered down individually or together. Via the SPI port, the main TxDACs can be placed in sleep or power-down mode. In sleep mode, the TxDAC output is turned off, thus reducing power dissipation. The reference remains powered on, however, so that recovery from sleep mode is very fast. With the power-down mode bit set (Register 0x00, Bit 4), all analog and digital circuitry, including the reference, is powered down. The SPI port remains active in this mode. This mode offers more substantial power savings than sleep mode, but the turn-on time is much longer. The auxiliary DACs also have the capability to be programmed into sleep mode via the SPI port. The auto power-down enable bit (Register 0x00, Bit 3) controls the power-down function for the digital section of the devices. The auto power-down function works in conjunction with the TXENABLE pin (Pin 39) according to the following:

 $TXENABLE (Pin 39) =$ 

0: autopower-down enable =

0: flush data path with 0s 1: flush data for multiple REFCLK cycles; then automatically place the digital engine in power-down state. DACs, reference, and SPI port are not affected.

#### or TXENABLE (Pin  $39$ ) =

#### 1: normal operation

As shown in Figure 90, the power dissipation saved by using the power down mode is nearly proportional to the duty cycle of the signal at the TXENABLE pin.





If the TxEnable invert bit (Register 0x02, Bit 1) is set, the

The TxEnable bit is dual function. In dual port mode, it is simply used to power down the digital section of the devices. In interleaved mode, the IQ data stream is synchronized to TXENABLE. Therefore, to achieve IQ synchronization, TXENABLE should be held low until an I data word is present at the inputs to Data Port 1. If a DATACLK rising edge occurs while TXENABLE is at a high logic level, IQ data becomes synchronized to the DATACLK output. TXENABLE can remain high and the input IQ data remains synchronized. To be backwards-compatible with previous DACs from Analog Devices, Inc. such as the AD9777 and AD9786, the user can also toggle TXENABLE once during each data input cycle, thus continually updating the synchronization. If TXENABLE is brought low and held low for multiple REFCLK cycles, then the devices flush the data in the interpolation filters, and shut down the digital engine after the filters are flushed. The amount of REFCLK cycles it takes to go into this power-down mode is then a function of the length of the equivalent  $2\times$ ,  $4\times$ , or  $8\times$ interpolation filter. The timing of TXENABLE, I/Q select, filter flush, and digital power-down are shown in Figure 91.



Figure 91. TXENABLE Function

The TXENABLE function can be inverted by changing the status of Register 0x02, Bit 1. The other bit that controls IQ ordering is the Q-first bit (Register 0x02, Bit 0). With the Q-first bit reset to the default of 0, the IQ pairing that is latched is the I1Q1, I2Q2, and so on. With IQ first set to 1, the first I data is discarded and the pairing is I2Q1, I3Q2, and so on. Note that with IQ-first set, the I data is still routed to the internal I channel, the Q data is routed to the internal Q channel, and only the pairing changes.

### **TIMING INFORMATION**

Figure 92 to Figure 95 show some of the various timing possibilities when the PLL is enabled. The combination of the settings of N2 and N3 from Figure 74 means that the reference clock frequency can be a multiple of the actual input data rate. Figure 92 to Figure 95 show, respectively, what the timing looks like when  $N2/N3 = 1$  and 2.

function of this TXENABLE pin is inverted. In interleaved mode, set-up and hold times of DATACLK out to data in are the same as those shown in Figure 92 to Figure 95. It is recommended that any toggling of TXENABLE occur concurrently with the digital data input updating. In this way, timing margins between DATACLK, TXENABLE, and digital input data are optimized.





Figure 93. Timing Specifications, PLL Enabled or Disabled, Interpolation =  $2\times$ 









Specifications are given in Table 19 for the drift of input data set up and hold time vs. temperature, as well as the data keep out window (KOW). Note that although these specifications do drift, the length of the keep out window, where input data is invalid, changes very little over temperature.

<b>Timing</b> <b>Parameter</b>	<b>Temperature</b>	Min t٢ (ns)	<b>Min</b> tн (ns)	<b>Max</b> <b>KOW</b> (ns)
<b>REFCLK to DATA</b>	$-40^{\circ}$ C	$-0.8$	$+2.2$	$+1.3$
	$+25^{\circ}$ C	$-1.1$	$+2.5$	$+1.4$
	$+85^{\circ}$ C	$-1.3$	$+2.9$	$+1.5$
DATACLK to DATA	$-40^{\circ}$ C	$+1.8$	$-0.4$	$+1.3$
	$+25^{\circ}$ C	$+2.1$	$-0.7$	$+1.4$
	$+85^{\circ}$ C	$+2.5$	$-0.9$	$+1.5$
SYNC I to <b>REFCLK</b>	$-40^{\circ}$ C to $+85^{\circ}$ C	$-0.2$	$+1.0$	$+0.8$

**Table 19. AD9779 Timing Specifications vs. Temperature** 

#### **SYNCHRONIZATION OF INPUT DATA TO DATACLK OUTPUT (PIN 37)**

Synchronizing the input data bus to the DATACLK out signal is achieved by meeting the timing relationships between DATACLK and DATA timing specified in Table 19. If the user is synchronizing the input data to the DATACLK out, the sync input (SYNC\_I) signal does not need to be applied and can be ignored (connect to GND).

### **SYNCHRONIZATION OF INPUT DATA TO THE REFCLK INPUT (PIN 5 AND PIN 6) WITH PLL ENABLED OR DISABLED**

Synchronizing the input data bus to the REFCLK input requires the use of the SYNC\_I input pins (Pin 13 and Pin 14). If the SYNC\_I input is not used, there is a phase ambiguity between the DATACLK out and the REFCLK in. This ambiguity matches the interpolation rate in which the AD9779, for example, is currently operating. Because input data is latched on the rising edge of DATACLK, it is impossible for the user to determine onto which one of the multiple internal DACCLK edges (as an example, one of four edges in 4× interpolation) the input data actually latches. For the user to specifically determine the exact edge of REFCLK on which the data is being latched, a rising edge must be periodically applied to SYNC\_I. The frequency of the SYNC<sub>\_</sub>I signal must be equal to  $f_{\text{DAC}}/2^N$ , N being an integer,

and must be no greater than DATACLK for proper synchronization. There is no limit on how slow the SYNC\_I signal can be driven. As long as the set up and hold timing relationship between SYNC\_I and REFCLK given in Table 19 is met, the input data is latched on the immediate next rising edge of REFCLK. Note that a rising edge of DATACLK out occurs concurrently with the next REFCLK rising edge, after a short propagation delay. Although this propagation delay is not specified, input data setup and hold timing information is given with respect to REFCLK in and DATACLK out in Figure 92 to Figure 95. Also, note that in  $1\times$  interpolation, because there is no phase ambiguity, there is no need to use the SYNC\_I signal.

#### **Valid Timing Window**

In addition to the timing requirements of SYNC\_I with respect to REFCLK, it is important to understand that the valid timing window for SYNC\_I is limited by the internal DAC sample rate. This is shown in Figure 96. When the ts and  $t_H$  requirements are met, the valid timing window for SYNC\_I extends only as far as one period of the internal DAC sample rate (minus  $t_s$  and  $t_H$ ). Failure to meet this timing specification can potentially result in erroneous data being latched into the AD9779 digital inputs.

As an example, if the AD9779 input data rate is 122.88 MSPS and the REFCLK is the same, with the AD9779 in 4× interpolation, the DAC sample rate is 1/491.52 MHz or about 2 ns. With a ts of −0.2 ns and t<sub>H</sub> of 1.0 ns, this gives a valid timing window for SYNC\_I of

2 ns − 0.8 ns = 1.2 ns

The timing window of the digital input data to REFCLK can be moved in increments of one internal REFCLK cycle by using the REFCLK OFFSET register (Register 0x7, Bits<4:0>).

Because SYNC\_I can be run at the same frequency as REFCLK when the PLL is enabled, best practice suggests that in this condition, REFCLK and SYNC\_I originate from the same source. This limits the variation in time between these two signals and makes the overall timing budget easier to achieve. A slight delay may be necessary on the REFCLK path in this configuration to add more timing margin between REFCLK and SYNC\_I (see Table 19 for timing relationship).



Figure 96. Valid Timing Relationship for SYNC\_I to REFCLK

Rev. A | Page 43 of 56

### **Using Data Delay to Meet Timing Requirements**

To meet strict timing requirements at input data rates of up to 250 MSPS, the AD977x has a fine timing feature. Fine timing adjustments are made by programming values into the data clock delay register (Register 0x04, Bits<7:4>). This register can be used to add delay between the REFCLK in and the DATACLK out. Figure 97 shows the default delay present when DATACLK delay is disabled. The disable function bit is found in Register 0x02, Bit 4. Figure 98 shows the delay present when DATACLK delay is enabled and set to 0000. Figure 99 indicates the delay when DATACLK delay is enabled and set to 1111. Note that the setup and hold times specified for data to DATACLK are defined for DATACLK delay disabled.



Figure 97. Delay from REFCLK to DATACLK with DATACLK Delay Disabled







Figure 99. Delay from REFCLK to DATACLK Out with DATACLK Delay = 1111

The difference between the minimum delay shown in Figure 98 and the maximum delay shown in Figure 99 is the range programmable using the DATACLK delay register. The delay (in absolute time) when programming DATACLK delay between 0000 and 1111 is a linear extrapolation between these two figures. The typical delays per increment over temperature are shown in Table 20.

#### **Table 20. Data Delay Line Typical Delays Over Temperature**



The frequency of DATACLK out depends on several programmable settings: interpolation, zero stuffing, and interleaved/ dual port mode, all of which have an effect on the REFCLK frequency. The divisor function between REFCLK and DATACLK is equal to the values shown in Table 21.

#### **Table 21. REFCLK to DATACLK Divisor Ratio**



Rev. A | Page 44 of 56

In addition to this divisor function, DATACLK can be divided by up to an additional factor of 4, according to the state of the DATACLK divide register (Register 0x03, Bits<5:4>). For more details, see Table 22).

#### **Table 22. Extra DATACLK Divisor Ratio**



The maximum divisor resulting from the combination of the values in Table 21, and the DATACLK divide register is 32.

### **Manual Input Timing Correction**

Correction of input timing can be achieved manually. The correction function is controlled by Register 0x03, Bits<7:6>. The function is programmed as shown in Table 23.

**Table 23. Input Timing Correction Mode** 



Necessary corrections can be made by adjusting DATACLK delay and the DATACLK invert bit (Register 2, Bit 2). DATACLK delay can then be swept to find the range over which the timing is valid. The final value for data delay should be the value that corresponds to the middle of the valid timing range. If a valid timing range is not found during this sweep, the user should invert the DATACLK invert bit and repeat the process.

### **Multiple DAC Synchronization**

The AD9779 has programmable features that allow the CMOS digital data bus inputs and internal filters on multiple devices to be synchronized. This means that the DATACLK output signal on one AD9779 can be used to register the output data for a data bus delivering data to multiple AD9779s. The details of this operation are given in the Analog Devices *Application Note AN-822*.

### EVALUATION BOARD OPERATION

The AD977x evaluation board is designed to optimize the DAC performance and the speed of the digital interface, yet remains user friendly. To operate the board, the user needs a power source, a clock source, and a digital data source. The user also needs a spectrum analyzer or an oscilloscope to look at the DAC output. The diagram in Figure 100 illustrates the test setup. A sine or square wave clock works well as a clock source. The dc offset on the clock is not a problem, since the clock is ac-coupled on the evaluation board before the REFCLK inputs. All necessary connections to the evaluation board are shown in more detail in Figure 101.

The evaluation board comes with software that allows the user to program the SPI port. Via the SPI port, the devices can be programmed into any of its various operating modes. When first operating the evaluation board, it is useful to start with a simple configuration, that is, a configuration in which the SPI port settings are as close as possible to the default settings. The default software window is shown in Figure 102. The arrows indicate which settings need to be changed for an easy first time evaluation. Note that this implies that the PLL is not being used and that the clock being used is at the speed of the DAC output sample rate. For a more detailed description of how to use the PLL, see the PLL Loop Filter Bandwidth section.



Figure 101. AD977x Evaluation Board Showing All Connections



Figure 102. SPI Port Software Window

The default settings for the evaluation board allow the user to view the differential outputs through a transformer that converts the DAC output signal to a single-ended signal. On the evaluation board, these transformers are designated T1A, T2A, T3A, and T4A. There are also four common-mode transformers on the board that are designated T1B, T2B, T3B, and T4B. The recommended operating setup places the transformer and common-mode transformer in series. A pair of transformers

and common-mode transformers are installed on each DAC output, so that the pairs can be set up in either order. As an example, for the frequency range of dc to 30 MHz, it is recommended that the transformer be placed right after the DAC. Above DAC output frequencies of 30 MHz, it is recommended that the common-mode transformer is placed right after the DAC outputs, followed by the transformer.

### **MODIFYING THE EVALUATION BOARD TO USE THE AD8349 ON-BOARD QUADRATURE MODULATOR**

The evaluation board contains an Analog Devices AD8349 quadrature modulator. The AD977x and AD8349 provide an easy-to-interface DAC/modulator combination that can be easily evaluated on the evaluation board. To route the DAC output signal to the quadrature modulator, the following jumper settings must be made:

Unsoldered: JP14, JP15, JP16, JP17 Soldered: JP2, JP3, JP4, JP8

The DAC output area of the evaluation board is shown in Figure 103. The jumpers that need to be changed to use the AD8349 are circled. Also circled are the 5 V and GND connections for the AD8349.



Figure 103. Photo of Evaluation Board, DAC Output Area

#### **EVALUATION BOARD SCHEMATICS**



Figure 104. Evaluation Board, Rev. D, Power Supply Decoupling and SPI Interface

Rev. A | Page 49 of 56



Rev. A | Page 50 of 56



Figure 106. Evaluation Board, Rev. D, AD8349 Quadrature Modulator



Figure 107. Evaluation Board, Rev. D, DAC Clock Interface







Figure 109. Evaluation Board, On-Board Voltage Regulators

Rev. A | Page 52 of 56



Figure 111. Evaluation Board, Rev. D, Top Layer



Figure 113. Evaluation Board, Rev. D, Layer 3



Rev. A | Page 55 of 56

### OUTLINE DIMENSIONS



**NOTES**

**1. CENTER FIGURES ARE TYPICAL UNLESS OTHERWISE NOTED.**

**2. THE PACKAGE HAS A CONDUCTIVE HEAT SLUG TO HELP DISSIPATE HEAT AND ENSURE RELIABLE OPERATION OF THE DEVICE OVER THE FULL INDUSTRIAL TEMPERATURE RANGE. THE SLUG IS EXPOSED ON THE BOTTOM OF** THE PACKAGE AND ELECTRICALLY CONNECTED TO CHIP GROUND. IT IS RECOMMENDED THAT NO PCB SIGNAL<br>TRACES OR VIAS BE LOCATED UNDER THE PACKAGE THAT COULD COME IN CONTACT WITH THE CONDUCTIVE<br>SLUG. ATTACHING THE SLUG TO A GROUND PL

> Figure 116. 100-Lead Thin Quad Flat Package, Exposed Pad [TQFP\_EP] (SV-100-1) Dimensions shown in millimeters

### **ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

**©2005–2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05361-0-3/07(A)** 



www.analog.com