

PRELIMINARY

DOT MATRIX LCD 80-OUT SEGMENT DRIVER


■ GENERAL DESCRIPTION

The NJU6419 is a serial input, 80-out segment driver for dot matrix LCDs.


In combination with the common driver NJU6418, it can drive large scale dot matrix LCD panels, such as 640 x 480 or 640 x 400 dots.

The wide and highly precise LCD driving voltage of -8 to -26V separated from the logic operating voltage can be supplied from the external power source to drive various LCD panels.


Furthermore, the enable chain which is effective for the low power operation, can be made without any instruction from the controller, therefore it performs simple interface between NJU6419 and LCD controller or microprocessor.

■ PACKAGE OUTLINE

NJU6419F
■ FEATURES

- 80 Segment Drivers
- Large Scale Dot Matrix LCD panel
- 80-bit Bidirectional Shift Register
- 4 bit Bus enable chain
- External Power Supply for LCD Driving Voltage
- Enable Chain Function
- High Speed Data Transmission
 - Shift Clock 6MHz
- Two of Shift Direction Select Terminal
- Offset Bias for the LCD Driving Voltage Adjustable
- Display Off Mode --- DISPOFF
- LCD Driving Voltage --- -8V ~ -26V
- Operating Voltage --- 5.0 V ± 10 %
- Package Outline --- QFP100/TAB/Chip
- C-MOS Technology

■ BLOCK DIAGRAM


■ PIN CONFIGURATION



■ TERMINAL DESCRIPTION

NO.	SYMBOL	F U N C T I O N												
40,42	V_{DD}, V_{SS}	Logic operating voltage supply terminals.												
36,35,34,33	V_0, V_2, V_3, V_5	LCD driving bias level supply terminals. $V_{DD} \geq V_0 > V_2 > V_3 > V_5, V_5 = -8 \sim -26V$												
39	$\overline{DISPOFF}$	Display off. (All segment output level fixed to V_0 .)												
47	XSCL	Shift clock terminal. (The data shift by falling edge.)												
49	LP	Latch pulse terminal. (The data latch by falling edge.)												
38	LM	Alternate signal input for LCD driving.												
41	SHL	Shift direction and input/output selecting terminal.												
		<table border="1"> <thead> <tr> <th>SHL</th> <th>\overline{EN}_1</th> <th>\overline{EN}_2</th> <th>COM signal shift direction</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>output</td> <td>input</td> <td>$SEG_1 \leftarrow SEG_{80}$</td> </tr> <tr> <td>H</td> <td>input</td> <td>output</td> <td>$SEG_1 \rightarrow SEG_{80}$</td> </tr> </tbody> </table>	SHL	\overline{EN}_1	\overline{EN}_2	COM signal shift direction	L	output	input	$SEG_1 \leftarrow SEG_{80}$	H	input	output	$SEG_1 \rightarrow SEG_{80}$
		SHL	\overline{EN}_1	\overline{EN}_2	COM signal shift direction									
L	output	input	$SEG_1 \leftarrow SEG_{80}$											
H	input	output	$SEG_1 \rightarrow SEG_{80}$											
43~46	$D_3 \sim D_0$	Display data input terminal.												
50,31	$\overline{EN}_1, \overline{EN}_2$	Enable signal input/output terminal. Input/Output mode is determined by SHL level. Output is reset by LP terminal. When 80 bit data are read, this terminal fall to "L" level automatically.												
51~100 1~30	$SEG_1 \sim SEG_{80}$	LCD segment driving terminal. Output signal change by falling edge of LP terminal.												
32,37,48	NC	Non Connection												

10

FUNCTIONAL DESCRIPTION
(1) Data Control Circuits

Arrange the display data input from $D_0 \sim D_3$ according to SHL status and send to the internal bus. When the enable signal is disable condition, the internal bus is fixed to "L" level.

(2) Enable Control Circuits

When the enable signal is disable condition, the internal clock live and data bus are fixed to "L" level and becomes power-saving mode.

In case of the plural segment driver connection, cascade the each \overline{EN} terminal and the \overline{EN} terminal of first segment driver connect to the V_{SS} .

After read the 80 bit, enable control circuits output the enable signal to the next segment driver automatically after read the 80 bit of display data.

Therefore no need to send a enable signal to each segment driver by controller.

(3) Shift register

The 80-bit shift register is a bidirectional register.

The shift direction of 80-bit bidirectional shift register is shown below:

Control Terminal	Input	Shift Direction
SHL	L	1 → 80
	H	1 ← 80

(4) Latch

The display data in the shift register is transferd to the latch by falling edge of LP signal and send to the LCD driver through level shifter.

(5) Level shifter

80-bit level shifters changes the logic operating voltage to LCD driving voltage.

(6) LCD driver output truth table

80-bit LCD driver output following level according to display data, LM signal and $\overline{DISPOFF}$.

Display Data	LM	$\overline{DISPOFF}$	Driver Output (SEG ₁ to SEG ₈₀)
H	H	H	V_5
	L	H	V_0
L	H	H	V_3
	L	H	V_2
-	-	L	V_0

ABSOLUTE MAXIMUM RATINGS

 ($T_a = 25^\circ\text{C}$)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	V_{DD}	-0.3 ~ +6.0	V
Supply Voltage (2)	$V_{DD} - V_5$	-30.0 ~ +0.3	V
Supply Voltage (2)	V_0, V_2, V_3	$V_5 - 0.3 \sim V_{DD} + 0.3$	V
Input Voltage (1)	V_{IN}	-0.3 ~ $V_{DD} + 0.3$	V
Output Voltage (1)	V_{OUT}	-0.3 ~ $V_{DD} + 0.3$	V
Output Current (1)	I_{OUT}	20	V
Output Current (2)	I_{OSEG}	20	V
Power Dissipation	P_D	300	mW
Operating Temperature	T_{opr}	-20 ~ +75	$^\circ\text{C}$
Storage Temperature	T_{stg}	-40 ~ +125	$^\circ\text{C}$

Note 1) The relation : $V_{DD} \geq V_{SS} \geq V_5$ must be maintained.

2) The relation : $V_{DD} \geq V_0 \geq V_2 \geq V_3 \geq V_5$ must be maintained.

■ ELECTRICAL CHARACTERISTICS

• DC Characteristics

 ($V_{DD}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=-20 \sim +75^\circ C$)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNIT
Operating Voltage	V_{DD}			4.5	5.0	5.5	V
LCD Driving Voltage	V_5	Recommendation		-23		-14	V
		Maximum				-3	V
LCD Driving Voltage	V_0			2.5		5.0	V
LCD Driving Voltage	V_2			$5/9 \cdot V_5$		V_1	V
LCD Driving Voltage	V_3			V_5		$4/9 \cdot V_5$	V
Input Voltage	V_{IH}	$\overline{EN}_1, \overline{EN}_2, D_0 \sim D_3, \overline{DISPOFF}$ X \overline{SCL} , LP, SHL, LM, Terminals		$0.8V_{DD}$			V
	V_{IL}	X \overline{SCL} , SHL, LM Terminals				$0.2V_{DD}$	
Output Voltage	V_{OH}	$I_{OH} = -0.6mA$	$\overline{EN}_1, \overline{EN}_2$ Terminals	$V_{DD} - 0.4$			V
	V_{OL}	$I_{OL} = 0.6mA$				$V_{SS} + 0.4$	
Input Leakage Current	I_{L1}	$V_{IN} = V_{DD}$ or 0V	$D_0 \sim D_3, X\overline{SCL}$, LP, SHL, LM, $\overline{DISPOFF}$ $\overline{EN}_1, \overline{EN}_2$			2.0	μA
	I_{LLO}						
Stand-by Current	I_{DSS}	$V_5 = -8 \sim -26V$, $V_{IH} = V_{DD}, V_{IL} = V_{SS}$				25	μA
Output Resistance	R_{SG}	$ \Delta V_{ONL} = 0.5V$ SEG Terminal		$V_5 = -20V$	1.4	3.5	$k\Omega$
				$V_5 = -14V$	1.7	4.5	
				$V_5 = -8V$ (1)	2.7	8.0	
Operating Current (1)	I_{SS1}	$V_{DD} = 5V, V_{IH} = V_{DD}, V_{IL} = V_{SS}$ $f_{XSCL} = 1.92MHz, f_{LP} = 12kHz$ frame $f = 60Hz$, Input "H" every 1/128duty No Load, V_{SS} Terminal			120	500	μA
Operating Current (2)	I_{SS2}	$V_2 = -4V, V_3 = -16V, V_5 = -20V$ $V_{DD} = 5V, V_{IH} = V_{DD}, V_{IL} = V_{SS}$ $f_{XSCL} = 1.92MHz, f_{LP} = 12kHz$ frame $f = 60Hz$, Input "H" every 1/128duty No Load, V_5 Terminal			20	100	μA
Input Terminal Capacitance	C_i	$D_0 \sim D_3, X\overline{SCL}, LP, SHL, LM$ Terminals				8.0	pF
	$C_{i/o}$	freq=1MHz $\overline{EN}_1, \overline{EN}_2$ Terminals				15.0	

Note 1) This value is reference. not subject to test.

• AC Characteristics


($T_a = -20 \sim 75^\circ\text{C}$, $V_{DD} = 5V \pm 10\%$)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Rise Time (1)	t_r				50	ns
Fall Time (1)	t_f				50	ns
XSCL Cycle	t_{CCL}	$t_r, t_f \leq 10\text{ns}$	166			ns
XSCL "H" Pulse Width	t_{WCLH}		70			ns
XSCL "L" Pulse Width	t_{WCLL}		70			ns
Data Set up Time	t_{DS}		60			ns
Data Hold Time	t_{DH}		40			ns
XSCL rise \rightarrow LP rise delay	t_{LD}		70			ns
XSCL fall \rightarrow LP fall delay	t_{SL}		70			ns
LP rise \rightarrow XSCL rise delay	t_{LS}		70			ns
LP fall \rightarrow XSCL fall delay	t_{LH}		70			ns
LP "H" Pulse Width	t_{WLPH}		70			ns
LP "L" Pulse Width	t_{WLPL}		230			ns
LM Transition Time	t_{DLM}		-500		500	ns
Enable "H" Set up Time	t_{SUEIH}		0			ns
Enable "H" Hold Time	t_{HEIH}		0			ns
Enable "L" Set up Time	t_{SUEIL}		40			ns
Enable "L" Hold Time	t_{HEIL}		0			ns

Note 1) When high speed operation, the t_r and t_f should be satisfied as following formula.

$$t_r, t_f < \frac{t_{CCL} - (t_{WCLH} + t_{WCLL})}{2}$$

• INPUT TIMING CHART




$V_{IH} = 0.8V_{DD}$
 $V_{IL} = 0.2V_{DD}$


($T_a = -20 \sim 75^\circ\text{C}$, $V_{DD} = 5V \pm 10\%$)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
LP fall→Disable time	$t_{pdEOLLP}$	XSCL="L"			70	ns
XSCL fall→Enable time	$t_{pdEOHCL}$	$C_L = 15\text{pF}$			100	ns
LP fall→SEG output time	t_{pdSLP}	$V_S = -8 \sim -26\text{V}$			4.5	μs
LM→SEG output delay time	t_{pdSLM}	$C_L = 100\text{pF}$			4.5	μs

• OUTPUT TIMING CHART



■ TIMING DIAGRAM (For example : 1/100 duty)



■ LCD DRIVING SUPPLY VOLTAGE

(1) LCD Driving Bias Level

The simple method to get the LCD driving bias level is using a bleeder resistance shown below.

To get the high quality display, the high accurate and high stability of bias level are required.

Therefore, the smaller bleeder resistance have to use within allowable range by system power capacitance.

If the system required low power application, higher bleeder resistance and voltage follower is better way.

To avoid the LCD driving capability down, $V_{DD}-V_O$ should be use 0~2.5V. And if the voltage follower does not use, V_O have to connect to the V_{DD} .

(2) Notice for the Power ON/OFF

If the LCD driving voltage supply in flowing condition of logic operating voltage V_{DD} , the latch up will occur and the NJU6419 may be destroy.

Therefore, please follow below items when power is turned on and off.

• When TURN ON

Logic Operating Voltage "ON" first then LCD driving voltage "ON" or turn "ON" both voltage at same time.


• When TURN OFF

LCD Driving voltage "OFF" first then logic operating voltage "OFF" or turn off both voltage at same time.

To avoid the over current, connecting the resistance (about 22Ω) between V_S and V_{SSH} terminal is required.

■ APPLICATION CIRCUIT

640 x 200 Dot Matrix LCD Example



10