LP265/LP365 Micropower Programmable Quad Comparator

# LP265/LP365 Micropower Programmable **Quad Comparator**

## **General Description**

The LP365 consists of four independent voltage comparators. The comparators can be programmed, four at the same time, for various supply currents, input currents, response times and output current drives. This is accomplished by connecting a single resistor between the V<sub>CC</sub> and I<sub>SET</sub> pins.


These comparators can be operated from split power supplies or from a single power supply over a wide range of voltages. The input can sense signals at ground level even with single supply operation. The unique output NPN transistor stages are uncommitted to either power supply. They can be connected directly to various logic system supplies so that they are highly flexible to interface with various logic

Application areas include battery power circuits, threshold detectors, zero crossing detectors, simple serial A/D converters, VCO, multivibrators, voltage converters, power sequencers, and high performance V/F converters, and RTD linearization.

#### **Features**

- Single programming resistor to tailor power consumption, input current, speed and output current drive
- Wide single supply voltage range or dual supplies (4  $V_{DC}$  to 36  $V_{DC}$  or  $\pm 2.0 V_{DC}$  to  $\pm 18 V_{DC}$ )
- Low supply current drain (10 µA) and low power consumption (10  $\mu$ W/comparator) @ I<sub>SET</sub> = 0.5  $\mu$ A  $V_{CC} = 5_{VDC}$
- Uncommitted output stage—selectable output levels
- Output directly compatible with DTL, TTL, CMOS, MOS or other special logic families
- Input common-mode range includes ground
- Differential input voltage equal to the power supply

# **Typical Connection**




TL/H/5023-1

# **Programming Equation**

$$I_{SET} = \frac{(V^+) - (V^-) - 1.3V}{R_{SET}}$$
$$I_{SUPPLY} \approx 22 \times I_{SET}$$

### **Connection Diagram**



TL/H/5023-2

Order Number LP365M, LP365AN or LP365N See NS Package Numbers M16A or N16A

## **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

36  $V_{DC}$  or  $\,\pm\,$  18  $V_{DC}$ Supply Voltage  $\pm$  36  $V_{DC}$ Differential Input Voltage Input Voltage (Note 1) -0.3V to +36  $V_{DC}$ Output Short Circuit to V<sub>E</sub> (Note 2) Continuous

V<sub>OUT</sub> with Respect to V<sub>E</sub>  $V_E\!-\!7V\!\leq\!V_{OUT}\!\leq\!V_E\!+\!36V$ 

ESD Tolerance (Note 10)

M Package N Package Power Dissipation (Note 3) 500 mW 500 mW 115°C 115°C 90°C/W  $\theta_{\mathsf{jA}}$ 115°C/W

Lead Temp.

(Soldering—10 sec.) 260°C

(Vapor Phase—60 sec.) 215°C (Infrared—15 sec.) 220°C

Operating Temp. Range LP365:  $0^{\circ}C \leq T_{A} \leq \, +70^{\circ}C$ Storage Temp. Range  $-40^{\circ}C \leq T_{A} \leq \, +150^{\circ}C$ 

# **Electrical Characteristics** (Note 4) Low power $V_S = 5V$ , $I_{SET} = 10 \mu A$

Symbol	Parameter	Conditions	LP365A			LP365			
			Тур	Tested Limit (Note 5)	Design Limit (Note 6)	Тур	Tested Limit (Note 5)	Design Limit (Note 6)	Units (Limit)
V <sub>OS</sub>	Input Offset Voltage	V <sub>CM</sub> =OV, R <sub>S</sub> =100	1	3	6	3	6	9	mV (Max)
los	Input Offset Current	V <sub>CM</sub> =0V LP265	2	20	50	4	25	75	nA (Max)
						4	25	150	(Max)
IB	Input Bias Current	V <sub>CM</sub> =0V LP265	10	50	125	15 15	75 75	200 300	nA (Max)
A <sub>VOL</sub>	Large Signal Voltage Gain	R <sub>L</sub> =100k	500	50	50	300	25	25	V/mV (Min)
V <sub>CM</sub>	Input Common- Mode Voltage Range			0	0		. 0	o	V (Max)
				3	3		3	3	V (Min)
CMRR	Common-Mode Rejection Ratio	$0 \le V_{CM} \le 3V$	85	75	70	80	75	70	dB (Min)
PSRR	Supply Voltage Rejection Ratio	±2.5V≤V <sub>S</sub> ≤±3.5V	75	65	65	70	65	65	dB (Min)
I <sub>S</sub>	Supply Current	All Inputs = 0V, $R_L = \infty$	215	250	300	225	275	300	μΑ (Max)
V <sub>OH</sub>	Output Voltage High	$V_C = 5V$ , $V_E = 0V$ , $R_L = 100k$		4.9	4.5		4.9	4.5	V (Min)
$V_{OL}$	Output Voltage Low	V <sub>E</sub> =0V		0.4	0.4		0.4	0.4	V (Max)
I <sub>SINK</sub>	Output Sink Current	V <sub>E</sub> =0V, V <sub>O</sub> =0.4V	2.4	1.2	0.6	2.0	0.8	0.4	mA (Min)
I <sub>LEAK</sub>	Output Leakage Current	V <sub>C</sub> =5V, V <sub>E</sub> =0V	2	50	5000	2	100	5000	nA (Max)
<sup>t</sup> R	Response Time	$V_{CC} = 5V,$ $V_{E} = 0V,$ $R_{L} = 5k,$ $C_{L} = 10 \text{ pF}$ (Note 7)	4			4			μs

## **Electrical Characteristics** (Continued) (Note 8) High power $V_S = \pm 15V$ , $I_{SET} = 100 \mu A$

Symbol	Parameter	Conditions	LP365A			LP365			
			Тур	Tested Limit (Note 5)	Design Limit (Note 6)	Тур	Tested Limit (Note 5)	Design Limit (Note 6)	Units (Limit)
V <sub>OS</sub>	Input Offset Voltage	V <sub>CM</sub> =0V, R <sub>S</sub> =100	1	3	6	3	6	9	mV (Max)
los	Input Offset Current	V <sub>CM</sub> =0V LP265	5	50	100	10	90	200	nA (Max)
						10	90	500	
IB	Input Bias Current	V <sub>CM</sub> =0V LP265	60	200	500	80 80	300 300	500 800	nA (Max)
A <sub>VOL</sub>	Large Signal Voltage Gain	R <sub>L</sub> =15k	500	100	100	500	100	100	V/mV (Min)
V <sub>CM</sub>	Input Common- Mode Voltage Range			<b>–15</b>	<b>– 15</b>		15	<b>– 15</b>	V (Max)
				13	13		13	13	V (Min)
CMRR	Common-Mode Rejection Ratio	-15V≤V <sub>CM</sub> ≤13V	85	75	70	80	75	70	dB (Min)
PSRR	Supply Voltage Rejection Ratio	±10V≤V <sub>S</sub> ≤±15V	80	70	70	75	70	70	dB (Min)
Is	Supply Current	All Inputs = 0V, $R_L = \infty$ , LP265	2.6	3	3.3	2.8	3.5	3.7	mA
						2.8	3.5	4.3	(Max)
V <sub>OH</sub>	Output Voltage High	$V_C = 5V$ , $V_E = 0V$ , $R_L = 100k$		4.9	4.5		4.9	4.5	V (Min)
$V_{OL}$	Output Voltage Low	V <sub>E</sub> =0V		0.4	0.4		0.4	0.4	V (Max)
I <sub>SINK</sub>	Output Sink Current	V <sub>E</sub> =0V, V <sub>O</sub> =0.4V	10	8	5.5	7.5	6	4	mA (Min)
I <sub>LEAK</sub>	Output Leakage Current	$V_{C} = 15V,$ $V_{E} = -15V$	5	50	5000	5	50	5000	nA (Max)
t <sub>R</sub>	Response Time	$V_{CC} = 5V,$ $V_{E} = 0V,$ $R_{L} = 5k,$ $C_{L} = 10 \text{ pF}$ (Note 7)	1.0			1.0			μs

Note 1: The input voltage is not allowed to go 0.3V above V  $^+$  or -0.3V below V $^-$  as this will turn on a parasitic transistor causing large currents to flow through the device.

Note 2: Short circuits from the output to V<sup>+</sup> may cause excessive heating and eventual destruction. The current in the output leads and the  $V_E$  lead should not be allowed to exceed 30 mA. The output should not be shorted to  $V^-$  if  $V_E \le (V^-) + 7V$ .

Note 3: For operating at elevated temperatures, these devices must be derated based on a thermal resistance of  $\theta_{jA}$  and  $T_{j}$  max.  $T_{j} = T_{A} + \theta_{jA} P_{D}$ .

Note 4: Boldface numbers apply at temperature extremes. All other numbers apply at  $T_A = T_j = 25^{\circ}C$ .  $V^+ = 5V$ ,  $V^- = 0V$ ,  $I_{SET} = 10$   $\mu$ A,  $R_L = 100k$ , and  $V_C = 5V$  as shown in the Typical Connection diagram.

Note 5: Guaranteed and 100% production tested.


Note 6: Guaranteed (but not 100% production tested) over the operating temperature and supply voltage ranges. These limits are not used to calculate out-going quality levels.

Note 7: The response time specified is for a 100 mV input step with 5 mV overdrive.

Note 8: Boldface numbers apply at temperature extremes. All other numbers apply at  $T_A = T_j = 25$ °C.  $V^+ = +15V$ ,  $V^- = -15V$ ,  $I_{SET} = 100~\mu$ A,  $R_L = 100k$ , and  $V_C = 5V$  as shown in the Typical Connection diagram.

Note 9: See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Note 10: Human body model, 1.5 k $\Omega$  in series with 100 pF.




# **Typical Applications**

#### Gated 4-Phase Oscillator

# 

#### "Voting" Comparator



TL/H/5023-5

f=20 kHz


$$f = \frac{1}{1.6 \cdot R_t \cdot C_t}$$

All four phases run when  $\boldsymbol{X}$  is low. When  $\boldsymbol{X}$  is high, oscillation stops and power drain is zero.

If  $V_E=0.25V$ , then  $V_{OUT}$  will be low if 1 of the 3 other outputs are low. Choice of  $V_E=0.50V$  causes  $V_{OUT}$  to be low if 2 of the 3 other outputs are low;  $V_E=0.75V$  will cause  $V_{OUT}$  to be low if all 3 other outputs are low.

# Typical Applications (Continued)


#### **Ordinary Hysteresis**



TL/H/5023-6

It is a good practice to add a few millivolts of positive feedback to prevent oscillation when the input voltage is near the threshold.


# Bar-Graph Display



TL/H/5023-8

The positive feedback from pin 16 provides hysteresis.


#### **Hysteresis from Emitter**



TL/H/5023-7

Positive feedback from the emitter can also prevent oscillations when  $V_{\mbox{\scriptsize IN}}$  is near the threshold.

#### Level-Sensitive Strobe




TL/H/5023-9

Comparators B, C, and D do not respond until activated by the signal applied to comparator A.

# Typical Applications (Continued)


# Slow Op Amp (Inverter)



 $R_B = V^+/20~\mu A$ 


Unlike most comparators, the LP365 can be used as an op amp, if suitable R-C damping networks are used.

#### **Chopping Outputs**



TL/H/5023-12 Chopping the outputs by modulating the  $I_{\rm SET}$  current allows data to be transmitted via opto-couplers, transformers, etc.

## Slow Op Amp (Unity-Gain Follower)




TL/H/5023-11

 $R_B = \,V^+/20~\mu A$ 

The LP365 can also be used as a high-input-impedance follower-amplifier with the damping components shown.

#### **Low Battery Detector**




TL/H/5023-13

 $I_S @ 6V = 45 \mu A$  $I_{\mbox{\scriptsize S}}$  @ 3.8V = 1  $\mu\mbox{\scriptsize A}$ 

Comparator A detects when the supply voltage drops to 4V and enables comparator B to drive a piezoelectric alarm.


# **Simplified Schematic**





TL/H/5023-14

Current sources are programmed by  $I_{\mbox{\footnotesize SET}}$   $V_{\mbox{\footnotesize E}}$  is common to all 4 comparators

# Physical Dimensions inches (millimeters)








Plastic Surface-Mount Package (M) Order Number LP365M NS Package Number M16A

## Physical Dimensions inches (millimeters) (Continued)



N16A (REV E)

Molded Dual-In-Line Package (N) Order Number LP365AN or LP365N NS Package Number N16A

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** 

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

**National Semiconductor** 

Europe Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege etevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications