



12V, 5V Low Dropout Dual Regulator with **ENABLE**

Description

The CS8156 is a low dropout 12V/5V dual output linear regulator. The 12V $\pm\,5\%$ output sources 750mA and the 5V $\pm 2.0\%$ output sources 100mA.

The on board ENABLE function controls the regulator's two outputs. When the ENABLE lead is low, the regulator is placed in SLEEP mode. Both outputs are disabled and the regulator draws only 200nA of quiescent current.

The regulator is protected against overvoltage conditions. Both outputs are protected against short circuit and thermal runaway conditions.


The CS8156 is packaged in a 5 lead TO-220 with copper tab. The copper tab can be connected to a heat sink if necessary.

Absolute Maximum Ratings

Input Voltage

1 0	
Operating Range	0.5V to 26V
Peak Transient Voltage (Load Dump = 46V)	60V
Internal Power Dissipation	Internally Limited
Operating Temperature Range	40°C to +125°C
Junction Temperature Range	40°C to +150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature Soldering	
Wave Solder (through hole styles only) 1	0 sec max 260°C peak

Wave Solder (through hole styles only)......10 sec. max, 260 -с реак





Rev 2/19/98

Features

CS8156

Two regulated outputs

12V ±5.0%; 750mA

5V ±2.0%; 100mA

Very low SLEEP mode current drain 200nA

Fault Protection

Reverse Battery

+60V, -50V Peak **Transient Voltage**

Short Circuit


Thermal Shutdown

CMOS Compatible **ENABLE**

Package Options



Tab (Gnd)



1 V_{IN}

2 V_{OUT1}

3 Gnd 4


ENABLE

5 V_{OUT2}


Cherry Semiconductor Corporation 2000 South County Trail, East Greenwich, RI 02818 Tel: (401)885-3600 Fax: (401)885-5786 Email: info@cherry-semi.com Web Site: www.cherry-semi.com


PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	U
Output Stage(V _{OUT1})					
Output Voltage, V _{OUT1}	$13V \le V_{IN} \le 16V, \ I_{OUT1} \le 750 mA$	11.2	12.0	12.8	I
Dropout Voltage	$I_{OUT1} = 500 \text{mA}$ $I_{OUT1} = 750 \text{mA}$		0.4 0.6	0.6 1.0	7
Line Regulation	$13V \leq V_{IN} \leq 16V$, $5mA \leq I_{OUT} < 100mA$		15	80	m
Load Regulation	$5mA \le I_{OUT1} \le 500mA$		15	80	m
Quiescent Current	, , ,		45 100	125 250	m m
Sleep Mode	ENABLE = Low		200		n
Ripple Rejection	$\label{eq:constraint} \begin{array}{l} f = 120Hz, \ I_{OUT} = 5mA, \\ V_{IN} = 1.5V_{PP} \ at \ 15.5V_{DC} \end{array}$	42	70		d
Current Limit		0.75	1.20	2.50	1
Maximum Line Transient	$V_{OUT1} \le 13V$	60	90		V
Reverse Polarity Input Voltage, DC	$V_{OUT1} \ge -0.6V$, 10Ω Load	-18	-30		Ţ
Reverse Polarity Input Voltage, Transient	1% Duty Cycle, t = 100ms, $V_{OUT} \ge -6V$, 10 Ω Load	-50	-80		v
Output Noise Voltage	10Hz - 100kHz			500	μV
Output Impedance	500mA DC and 10mA rms, 100Hz		0.2	1.0	Q
Over-voltage Shutdown		28	34	45	1
Standby Output (V _{OUT2})					
Output Voltage, (V _{OUT2})	$9V \le V_{IN} \le 16V$, $1mA \le I_{OUT2} \le 100mA$	4.90	5.00	5.10	
Dropout Voltage	$I_{OUT2} \le 100 \text{mA}$			0.60	
Line Regulation	$6V \leq V_{IN} \leq 26V$; $1mA \leq I_{OUT} \leq 100mA$		5	50	m
Load Regulation	$1mA \leq I_{OUT2} \leq 100mA; 9V \leq V_{IN} \leq 16V$		5	50	m
Quiescent Current	$V_{OUT1} \text{ OFF, } V_{OUT2} \text{ OFF, } V_{ENABLE} = 0.8 V$		1	350	μ
Ripple Rejection	$ f = 120 Hz; I_{OUT} = 100 mA, \\ V_{IN} = 1.5 V_{PP} at 14.5 V_{DC} $	42	70		d
Current Limit		100	200		m
ENABLE Function (ENABL	Е)				
Input ENABLE Threshold	V _{OUT1} Off V _{OUT1} On	2.00	1.25 1.25	0.80	
Input ENABLE Current	$V_{\text{ENABLE}} \leq V_{\text{THRESHOLD}}$	-10	0	10	μ
	Package Lead Description				

5 Lead TO-220		
1	V _{IN}	Supply voltage, usually direct from battery.
2	V _{OUT1}	Regulated output 12V, 750mA (typ)
3	Gnd	Ground connection.
4	ENABLE	CMOS compatible input lead; switches outputs on and off. When ENABLE is high $V_{\rm OUT1}$ and $V_{\rm OUT2}$ are active.
5	V _{OUT2}	Regulated output 5V, 100mA (typ).





V_{ENABLE} (V)






CS8156












Line Regulation vs Output Current for $\overline{V_{OUT2}}$







Load Regulation vs Output Current for V_{OUT2}



Line Regulation vs Output Current for \mathbf{V}_{OUT1}







Definition of Terms

Dropout Voltage

The input-output voltage differential at which the circuit ceases to regulate against further reduction in input voltage. Measured when the output voltage has dropped 100mV from the nominal value obtained at 14V input, dropout voltage is dependent upon load current and junction temperature.

Input Voltage

The DC voltage applied to the input terminals with respect to ground.

Input Output Differential

The voltage difference between the unregulated input voltage and the regulated output voltage for which the regulator will operate.

Line Regulation

The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected.

Load Regulation

The change in output voltage for a change in load current at constant chip temperature.

Long Term Stability

Output voltage stability under accelerated life-test conditions after 1000 hours with maximum rated voltage and junction temperature.

Output Noise Voltages

The rms AC voltage at the output, with constant load and no input ripple, measured over a specified frequency range.

Quiescent Current


The part of the positive input current that does not contribute to the positive load current. i.e., the regulator ground lead current.

Ripple Rejection

The ratio of the peak-to-peak input ripple voltage to the peak-to-peak output ripple voltage.

Temperature Stability of VOUT

The percentage change in output voltage for a thermal variation from room temperature to either temperature extreme.



Application Notes

Stability Considerations

The output or compensation capacitor helps determine three main characteristics of a linear regulator: start-up delay, load transient response and loop stability.

The capacitor value and type should be based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR can cause instability. The aluminum electrolytic capacitor is the cheapest solution, but, if the circuit operates at low temperatures (-25°C to -40°C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturers data sheet usually provides this information.

The value for the output capacitors C2 and C3 shown in the test and applications circuit should work for most applications, however it is not necessarily the best solution. To determine acceptable values for C2 and C3 for a particular application, start with a tantalum capacitor of the recommended value and work towards a less expensive alternative part for each output.

Step 1: Place the completed circuit with the tantalum capacitors of the recommended value in an environmental chamber at the lowest specified operating temperature and monitor the outputs with an oscilloscope. A decade box connected in series with capacitor C₂will simulate the higher ESR of an aluminum capacitor. Leave the decade box outside the chamber, the small resistance added by the longer leads is negligible.

Step 2: With the input voltage at its maximum value, increase the load current slowly from zero to full load on the output under observation. Look for any oscillations on the output. If no oscillations are observed, the capacitor is large enough to ensure a stable design under steady state conditions.

6

Step 3: Increase the ESR of the capacitor from zero using the decade box and vary the load current until oscillations appear. Record the values of load current and ESR that cause the greatest oscillation. This represents the worst case load conditions for the output at low temperature.

Step 4: Maintain the worst case load conditions set in step 3 and vary the input voltage until the oscillations increase. This point represents the worst case input voltage conditions.

Step 5: If the capacitor is adequate, repeat steps 3 and 4 with the next smaller valued capacitor. A smaller capacitor will usually cost less and occupy less board space. If the output oscillates within the range of expected operating conditions, repeat steps 3 and 4 with the next larger standard capacitor value.

Step 6: Test the load transient response by switching in various loads at several frequencies to simulate its real working environment. Vary the ESR to reduce ringing.

Step 7: Remove the unit from the environmental chamber and heat the IC with a heat gun. Vary the load current as instructed in step 5 to test for any oscillations.

Once the minimum capacitor value with the maximum ESR is found for each output, a safety factor should be added to allow for the tolerance of the capacitor and any variations in regulator performance. Most good quality aluminum electrolytic capacitors have a tolerance of +/-20% so the minimum value found should be increased by at least 50% to allow for this tolerance plus the variation which will occur at low temperatures. The ESR of the capacitors should be less than 50% of the maximum allowable ESR found in step 3 above.

Repeat steps 1 through 7 with C_{3} , the capacitor on the other output.

Calculating Power Dissipation in a Dual Output Linear Regulator

The maximum power dissipation for a dual output regulator (Figure 1) is:

$$\begin{split} P_{D(max)} &= \{V_{IN(max)} - V_{OUTI(min)}\}I_{OUT1(max)} + \\ &\{V_{IN(max)} - V_{OUI2(min)}\}I_{OUT2(max)} + V_{IN(max)}I_Q \end{split} \tag{1}$$

Where:

V_{IN(max)} is the maximum input voltage,

V_{OUT1(min)} is the minimum output voltage from V_{OUT1},

V_{OUT2(min)} is the minimum output voltage fromV_{OUT2},

 $I_{\text{OUT1}(\text{max})}$ is the maximum output current for the application,

 $I_{OUT2(\mbox{max})}$ is the maximum output current for the application, and

 I_Q is the quiescent current the regulator consumes at $I_{OUT(max)}.$

Once the value of $P_{D(max)}$ is known, the maximum permissible value of $R_{\Theta IA}$ can be calculated:

$$R_{\Theta JA} = \frac{150^{\circ}C - T_A}{P_D}$$
(2)




Figure 1: Dual output regulator with key performance parameters labeled.

The value of $R_{\Theta JA}$ can then be compared with those in the package section of the data sheet. Those packages with $R_{\Theta JA}$'s less than the calculated value in equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.

Heat Sinks

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R_{\Theta IA}$:

$$R_{\Theta IA} = R_{\Theta IC} + R_{\Theta CS} + R_{\Theta SA}$$
(3)

where


7

 $R_{\Theta IC}$ = the junction–to–case thermal resistance,

 $R_{\Theta CS}$ = the case-to-heatsink thermal resistance, and


 $R_{\Theta SA}$ = the heatsink-to-ambient thermal resistance.


 $R_{\Theta JC}$ appears in the package section of the data sheet. Like $R_{\Theta JA}$, it too is a function of package type. $R_{\Theta CS}$ and $R_{\Theta SA}$ are functions of the package type, heatsink and the interface between them. These values appear in heat sink data sheets of heat sink manufacturers.



Package Specification

PACKAGE DIMENSIONS IN mm(INCHES)






Ordering Information			
Part Number	Description		
CS8156YT5	5 Lead TO-220 Straight		
CS8156YTVA5	5 Lead TO-220 Vertical		
CS8156YTHA5	5 Lead TO-220 Horizontal		

Rev. 2/19/98

PACKAGE THERMAL DATA

Thermal Data		5 Lead TO-220	
R _{ØJC}	typ	2.0	°C/W
$R_{\Theta JA}$	typ	50	°C/W



Cherry Semiconductor Corporation reserves the right to make changes to the specifications without notice. Please contact Cherry Semiconductor Corporation for the latest available information.