

Operational Amplifiers

CA3493A, CA3493

May 1990

BiMOS Precision Operational Amplifiers

Features:

■ Low V_{IO}: 200 μV max. (CA3493A) 500 μV max. (CA3493A)

■ Low ΔV_{IO}/ΔT: 3 μV/°C max. (CA3493A) 5 μV/°C max. (CA3493)

■ Low I_{IO} and I_I

■ Low $\Delta/I_{IO}/\Delta T$: 150 pA/°C max. (CA3493) ■ Low $\Delta/I_{I}/\Delta T$: 3.7 nA/°C max. (CA3493)

Applications:

- Thermocouple preamplifiers
- Strain-gauge bridge amplifiers
- Summing amplifiers
- Differential amplifiers
- Bilateral current sources
- Log amplifiers
- Differential voltmeters
- Precision voltage references
- Active filters
- Buffers
- Integrators
- Sample-and-hold circuits
- Low frequency filters

The CA3493A and CA3493 are ultra-stable, precision instrumentation, operational amplifiers that employ both PMOS and bipolar transistors on a single monolithic chip. The CA3493A and CA3493 amplifiers are internally phase compensated and provide a gain-bandwidth product of 1.2 MHz. They are pin compatible with the industrial types such as 725, 108A, OP-7, LM11 and LM714 where positive nulling is employed.

Because of their low offset voltage and low offset voltageversus-temperature coefficient the CA3493A and CA3493 amplifiers have a wider range of applications than most op amps and are particularly well suited for use as thermocouple amplifiers, high gain filters, buffer, strain gauge bridge amplifiers and precision voltage references. The op amps are functionally identical. The CA3493 and CA3493A operate from supply voltage of ± 3.5 V to ± 18 V and have operating temperature ranges of 0°C to ± 70 °C and ± 25 °C to ± 85 °C, respectively.

These types are supplied in standard 8-lead TO-5-style (T suffix), 8-lead dual-in-line formed lead TO-5-style (DIL-CAN S suffix) and 8-lead dual-in-line plastic (Mini-DIP E suffix) packages.

Circuit Description

The block diagram of the CA3493 amplifier, Fig. 2, shows the voltage gain and supply current for each of its four amplifier stages. Simplified and complete schematic diagrams of the CA3493 amplifier are shown in Figs. 3 and 4, respectively.

°C


± 265

Absolute-Maximum Ratings, Absolute-Maximum Values	at $T_A = 25$ °C	
	CA3493A	CA3493
DC Supply Voltage	± 18	± 18 V
Differential-Mode Input Voltage	±5	±5 V
Common-Mode DC Input Voltage	(V + -4), V =	(V + -4), V - V
Input Terminal Current		
Device Dissipation		
Without Heat Sink		
Up to 55 °C	630	630 mW
Above 55 °C	Derate Linea	rly 6.67 mW/°C
Temperature Range	- 25 to 85	0 to 70 °C
Output Short-Circuit Duration*	Indefinite	Indefinite
Lead Temperature (During Soldering)		
at distance of 1/16 in. ± 1/32 in.		

^{*}Short circuit may be applied to ground or to either supply.

 $(1.59 \pm 0.79 \text{ mm})$ from case for 10

seconds max.



± 265

Fig. 1 - Functional diagram of CA3493A and CA3493.




Fig. 2 - Block diagram of CA3493A and CA3493.

Circuit Description (cont'd)

A quad of physically cross-connected n-p-n transistors comprise the input-stage differential pair (Q1,Q2 in Figs. 3 and 4); this arrangement contributes to the low input offset-voltage characteristics of the amplifier. The ultra-high gain provided in the first stage ensures that subsequent stages cannot significantly influence the

overall offset-voltage characteristics of the amplifier. High load impedances for the input-stage differential pair (Q1,Q2) are provided by the cascode-connected p-n-p transistors Q3,Q5 and Q4,Q6, thereby contributing to the high gain developed in the stage.

The second stage of the amplifier consists of a differential amplifier employing PMOS/FETs (Q7,Q8 in Figs. 3 and 4) with

CA3493A, CA3493

ELECTRICAL CHARACTERISTICS at $T_A=25\,^{\circ}\text{C}$, V + = 15 V and V = = 15 V unless otherwise specified.

LIMITS							
CHARACTERISTIC				CA3493		UNITS	
	Min.	Тур.	Max.	Min.	Тур.	Max.	
Input Offset	_	140	200	_ [300	500	μ۷
Voltage, VIO							
V _{IO} @ Max.Temp.			380			725	μV
Input Offset Volt-							
age Temp.Coeffi-							
cient, ΔV _{IO} /ΔT						:	
(Over specified	_	1	3	_	1	5	μV/°C
temperature							
range for each							
device)							
Input Offset	_	3	5	_	5	10	nA
Current, I ₁₀							
IIO @ Max.Temp.			11			17	nA
Input Offset							
Current Temp.							
Coefficient,							
ΔΙ _{ΙΟ} /ΔΤ (Over	-	0.03	0.10	_	0.04	0.15	nA/°C
specified temp-							
erature range for							
each device)							
Input Bias Current,		10	20	_	20	40	пA
<u> </u>	ļ						
IB @ Max.Temp.	_		83			207	n A
Input Bias							
Current Temp.		0.10	1.18		0.15	3.70	nA/°C
Coefficient,				ļ			
ΔΙ _Ι /ΔΤ		ļ		<u> </u>	ļ		
Input Noise							
Voltage, en p-p	-	0.36			0.36	-	μV p-p
(0.1 to 10 Hz)			ļ	ļ	ļ		<u> </u>
Input Noise Volt-							
age Density, e _n					1		
f _O = 10 Hz	-	25	_	_	25	-	
f _O = 100 Hz	-	25	-	_	25	-	
f _O = 1000 Hz	-	24	-	–	24	-	nV/_
f ₀ = 10 kHz	-	24	-	-	24	-	√Hz
f ₀ = 100 kHz	 	22	<u> </u>	<u> </u>	22	ļ —	
Input Noise						1	
Current, in p-p	-	12	20	-	12	20	pA p-p
(0.1 to 10 Hz)	↓	<u> </u>	ļ	ļ	 	 	
Input Noise Cur-							
rent Density, in		1					
f _O = 10 Hz		0.83	-		0.83	-	
f _O = 100 Hz	-	0.80	1 -	-	0.80	-	
f _O = 1000 Hz	-	0.75	-	-	0.75	-	pA/
$f_0 = 10 \text{ kHz}$	-	0.72	-	-	0.72		√ Hz
f _O = 100 kHz		0.60		<u>l – </u>	0.60	<u> </u>	<u> </u>

ELECTRICAL CHARACTERISTICS at $T_A = 25$ °C, $V^+ = 15$ V and $V^- = 15$ V (Cont'd) unless otherwise specified.

	LIMITS							
CHARACTERISTIC	T			_	UNITS			
	Min.	Тур.	Max.	Min.	Тур.	Max.		
Common-Mode		- 13.5			- 13.5			
Input Voltage	- 12	to	10	- 12	to	10	l v l	
Range, VICR		11.5			11.5	'	·	
Common-Mode						<u> </u>		
Rejection Ratio,	110	115		100	110	_	dB	
(VCM = VICR)		1.78	3.16		3.16	10	μV/V	
Power Supply Re-								
jection Ratio,	100	130	_	100	130	_	dB	
PSRR,		0.316	10		0.316	10	μV/V	
ΔV _{IO} /ΔV ±	İ		, -				"	
Maximum Output						 		
Voltage Swing	+ 13.0	± 13.5	l <u> </u>	± 13.0	± 13.5	_	V	
(R _L ≥2 KΩ)		_ ,	İ					
Large-Signal			 	 	-	 		
Voltage Gain	ļ]]			
$(V_0 = \pm 10)$						ļ		
R _I ≥1 KΩ	l _	l _	<u> </u>	l _	_	l _		
R _L ≥2 KΩ	110	115	_	100	110	l _	dB	
R _L ≥10 KΩ	_	125	l _		115	l _		
Short-Circuit	 		<u> </u>	<u> </u>	<u> </u>			
Output Current to		l _			_	١	l	
the Opposite Rail.	1 – 23	± 7	25	- 25	± 7	25	m A	
IOM+, IOM-	1				ļ			
Slew Rate, SR	<u> </u>	 	†	<u> </u>	<u> </u>			
(R _L ≥2 KΩ;]			ا م م		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
Unity Gain	-	0.25	-	-	0.25	_	V/µS	
Voltage Follower)		Ì						
Gain-Bandwidth								
Product, ft	1	1			1			
A _{OL} = 0 dB						1		
R _L = 2 kΩ	-	1.20		l –	1.20	-	MHz	
C _L = 100 pF				1				
V _{IN} = 20			Ì		1			
f = 1 kHz	Ĺ		ļ	<u> </u>	Ĺ		<u> </u>	
Small-Signal								
Transient Re-								
sponse, t _r	-	0.29	-	-	0.29	-	μS	
$(V_1N = 20 \text{ mV p-p},$							1	
f = 1 kHz					ļ	1		
Supply Current,			1					
R _L = ∞	1_	2.3	3.5		2.3	3.5	· mA	
V + = 15,	_	2.5	3.5			5.5	''''	
V [−] = − 15				\perp	ļ	<u> </u>	ļ	
Temperature	- 25		85	0	_	70	°C	
Range	-23					L		
<u> </u>								




Fig. 3 - CA3493 simplified schematic diagram.




Fig. 4 - Schematic diagram of CA3493A and CA3493,

Circuit Description (cont'd)

appropriate drain loading. Since Q7 and Q8 are MOS/FETs, their loading on the first stage is quite low, thereby making an additional contribution to the high gain developed in the first stage. The second stage is also configured to convert its differential signal to a single-ended output signal by means of current mirror D9,Q30 (Figs. 3 and 4) to drive subsequent gain stage.

The third stage of the amplifier consists of Darlington-connected n-p-n transistors (Q17,Q19 in Figs. 3 and 4), driving the quasi-complementary Class AB output stage (Q14 and Q15,Q16 in Figs. 3 and 4). Output-stage short-circuit protection is activated by voltage drops developed

across the 60-ohm resistors adjacent to the output terminal (R9 and R10, Fig. 4). When the voltage drop developed across either of these resistors reaches a potential equal to 1 V_{be} , the respective protective transistor (Q12 or Q13) is activated and shunts the base drive from the bases of the output stage transistors (Q14 and Q15,Q16).

Internal frequency compensation for the CA3493 amplifier is provided by two internal networks, a 6-pF capacitor connected between the input-stage transistor collectors and the node between the third and output stages and a second network, consisting of a 20-pF capacitor in series with a 7.5-KQ resistor connected between the input and output nodes of the third stage.




Fig. 5 - Typical input offset-voltage temperature characteristic for CA3493A and CA3493.




Fig. 6 — Input offset voltage vs. time.




Fig. 7 — Typical input bias current vs. temperature




Fig. 8 — Typical input offset current vs. temperature.

CA3493A, CA3493




Fig. 9 — Input noise voltage and current density vs. frequency.




Fig. 11 - Open-loop gain and phase-shift response for CA3493.




Fig. 13 - Open-loop gain vs. temperature for CA3493A and CA3493.




Fig. 14 — Maximum undistorted output voltage vs. frequency.




Fig. 10 — Power supply voltage (V+,V-) vs. supply current.




Fig. 12 — Open-loop gain vs. power-supply voltage.




Fig. 15 — Output-voltage-swing capability and common-mode input-voltage vs. supply voltage.

Offset Voltage Nulling

The input offset voltage can be nulled to zero by any of the three methods shown in the table below. A 10K potentiometer between terminals 1 and 8, with its wiper returned to V⁺, will provide a gross nulling for all types. For finer nulling, either of

the other two circuits shown below may be used, thus providing simpler improved resolution for all types.

CAUTION: The CA3493 amplifiers will be damaged if they are plugged into op-amp circuits employing nulling with respect to the V⁻ supply bus.

Offset Voltage Nulling

Offset Nulling Circuits	**************************************	↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑	(*) (*) (*) (*) (*) (*) (*) (*) (*) (*)
Туре	Resistor R Value	Resistor R Value	Resistor R Value
CA3493A	10K	50K	10K
CA3493	10K	20K	5K
	Gross Offset Adjustment	Finer Offset Adjustments	

Test Circuits





Fig. 16 - Input offset voltage test circuit.



v_{out} =-v_{in}

TOP TRACE: INPUT VOLTAGE BOTTOM TRACE: OUTPUT VOLTAGE

 $\text{VERT}: \frac{\text{IOV}}{\text{DIV}}$


V+ = 15 V


HOR: - Ims

RI = IOK

Fig. 17 - Inverting amplifier (a) test circuit (b) response to 1-kHz, 20-V p-p square wave.

CA3493A, CA3493





TOP TRACE: INPUT VOLTAGE BOTTOM TRACE: OUTPUT VOLTAGE


VERT: 10 V


V + = 15 V V = 15 V

 $HOR: \frac{\cdot Ims}{DIV}$

R_L = 2K

Fig. 18 - Voltage follower (a) test circuit (b) response to 20-V p-p, 1-kHz square-wave input.









Fig. 19 - Low frequency noise (a) test circuit—0.1 to 10 Hz (b) output A waveform—0 to 10 Hz noise (c) output B waveform—0 to 10 Hz noise.

Application Circuits




$$\begin{split} &v_{OUT} = -v_o \left(\frac{R2}{R1} + I\right) \frac{R4}{R3} + v_b \left(\frac{R4}{R3} + I\right) \\ &\text{FOR IDEAL RESISTORS WITH } \frac{R1}{R2} = \frac{R3}{R4} \\ &v_{OUT} = v_b - v_a \left(\frac{R4}{R3} + I\right) \end{split}$$

$$A = \frac{v_{OUT}}{v_b - v_o} = \left(\frac{R4}{R3} + I\right)$$

FOR VALUES ABOVE $V_{OUT} = (v_b - v_a)$ (10)

Fig. 20 - Typical two-op amp bridge-type differential amplifier.




IF RI = R3 AND R2 \approx R4 + R5 THEN

I_L IS INDEPENDENT OF VARIATIONS IN R_L
FOR R_L VALUES OF O Ω TO 3 k Ω WITH V = I V

I_L = $\frac{v}{R3} \frac{R4}{R3} = \frac{v + iM}{(2M)(1K)} = \frac{v}{2K} = 500 \ \mu\text{A}$

Fig. 22 - Using CA3493 as a bilateral current source.



ALL RESISTANCE VALUES ARE IN OHMS

$$v_{OUT} = v_2 \, \left(\, \frac{R4}{R3 + R4} \, \right) \left(\frac{R1 + R2}{R1} \right) \, - \, v_1 \left(\frac{R2}{R1} \, \right)$$


THEN
$$V_{OUT} = \{V_2 - V_1\} \left(\frac{R2}{R1}\right)$$

FOR VALUES ABOVE $V_{OUT} = 2(V_2 - V_1)$

IF AV IS TO BE MADE I AND IF RI = R3 = R4 = R WITH R2 = 0.999 R (0.1% MISMATCH IN R2)

THEN V_{OCM} = 0.0005 V_{IN} OR CMRR = 66 dB
THUS, THE CMRR OF THIS CIRCUIT IS LIMITED BY
THE MATCHING OR MISMATCHING OF THIS NETWORK
RATHER THAN THE AMPLIFIER.

Fig. 21 - Differential amplifier (simple subtractor) using CA3493.



ALL RESISTANCE VALUES ARE IN OHMS

Fig. 23 - Typical summing amplifier application.

The CA3493 is an excellent choice for use with themocouples. In Fig. 24, the CA3493 amplifies the signal generated 500 times.

The three 22-megohm resistors will provide full-scale output if the thermocouple opens.




Fig. 24 - The CA3493 used in a thermocouple

circuit.