MD3902/3905/3910


MICRO NETWORKS

2/5/10MHz V/F CONVERTERS

FEATURES

- Outstanding Price/ Performance Ratio
- Guaranteed Minimum/ Maximum Specifications
- Wide Dynamic Range
 >2,000,000/5,000,000/10,000,000:1
 >126/134/142 dB
- Excellent Linearity
 ±0.01/0.02/0.05% FSR
 ±0.01/0.02/0.05% of Input
- Excellent Stability 10 μV/°C Offset 60 ppm/°C Gain
- · Voltage or Current Inputs
- Offset and Gain Error Trimmable to Zero
- Complementary Frequency Outputs-TTL/CMOS Compatible
- Small 24-Pin DIP
- Low Power < 0.65/0.80/0.85W

24-PIN CERAMIC DIP



DESCRIPTION

Models MD3902/3905/3910 are high-performance, precision 2/5/10MHz full-scale voltage-to-frequency converters, intended for those applications that require maximum performance at the most economical cost. These converters feature >125/134/142-dB dynamic range, $\pm 0.01/0.02/0.05\%$ linearity, and $\pm 5\%$ overrange capability. The MD3902/3905/3910 devices feature overall performance and stability virtually identical to that of similar units costing 40% or more.

All models accept a $-100\mu V$ to -10V full-scale single-ended analog input signal that is converted to an output signal whose frequency is proportional to the full-scale frequency, within 0.01/0.02/0.05% linearity, using the long-proven charge-balance technique. The devices offer 5% overrange capability, and buffered complementary TTL-compatible frequency outputs that will drive capacitive loads as high as 50 pF.

Stability of the MD3902/3905/3910 Series is excellent for V/F converters in the respective price ranges, with 10μ V/°C typical, 30μ V/°C maximum offset and 60 ppm/°C typical, 100 ppm/°C maximum gain temperature coefficients. Warm-up time to specified accuracy is less than two minutes.

In applications where overall system throughput must be maintained at a specific rate, or where fixed offset or different scale voltages would be more convenient, custom frequencies and/or custom trimming can be easily accommodated. By increasing the full scale output frequency by 10 to 20%, for example, additional time would be available for the system microprocessor to access the results of each conversion. Please contact the factory to discuss your specific timing requirements.

All models are packaged in a 1.31" x 0.69" x 0.22" 24-pin plastic DIL package. Power dissipation is lower than 0.65/0.80/0.85 watts, and operation to specified accuracy is guaranteed over the 0°C to +70°C temperature range.

APPLICATIONS

Precision Integration
Digital Data Transmission
Frequency Synthesis
Analytical Instrumentation
Medical Instrumentation
Telemetry

Data Recording
Weighing Systems
Tachometers
Accelerometers
Flow Meters
Robotics

MICRO NETWORKS
324 Clark St., Worcester, MA 01606 (508) 852-5400

April 1992 Copyright © 1992 Micro Networks All rights reserved

MD3902/3905/3910 V/F CONVERTERS

ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range Storage Temperature Range +15V Supply (Pin 1) -15V Supply (Pin 5) +5V Supply (Pin 20) Analog Input (Pins 11) 0°C to +70°C -65°C to +150°C +15.45 V -15.45 V +5.25 V -15V to +15V


ORDERING INFORMATION

PART NUMBER	MD3902 / 3905 / 3910
2MHz Full-scale	
5MHz Full-scale	
10MHz Full-scale	

SPECIFICATIONS (TA = +25°C, Supplies = ±15V and +5V unless otherwise specified)

Single-Ended 15 6 6 47 2MHz*(V,,/10V) 5MHz*(V,,/10V) 10MHz*(V,,/10V)	±1 V _{IN} V _{IN} V _{IN} 0µsec 0µsec 0µsec 0µsec	Volts % kΩ kΩ kΩ MHz MHz MHz MHz MHz
15 6 6 47 2MHz•(V _{II} /10V) 5MHz•(V _{II} /10V) 10MHz•(V _{II} /10V) 10MHz•(V _{II} /10V) ±0.02%FS±0.02% ±0.05%FS±0.05% cles of new f _{Out} +1 cles of new f _{out} +1 8 cycles of new f _{out} 10 10 cycles of new f _{out} 10	±1 V _{IN} V _{IN} V _{IN} 0µsec 0µsec 0µsec	% kΩ kΩ mV MHz MHz MHz
15 6 6 47 2MHz•(V _{II} /10V) 5MHz•(V _{II} /10V) 10MHz•(V _{II} /10V) 10MHz•(V _{II} /10V) ±0.02%FS±0.02% ±0.05%FS±0.05% cles of new f _{Out} +1 cles of new f _{out} +1 8 cycles of new f _{out} 10 10 cycles of new f _{out} 10	±1 V _{IN} V _{IN} V _{IN} 0µsec 0µsec 0µsec	kΩ kΩ mV MHz MHz MHz
15 6 6 47 2MHz•(V _{II} /10V) 5MHz•(V _{II} /10V) 10MHz•(V _{II} /10V) 10MHz•(V _{II} /10V) ±0.02%FS±0.02% ±0.05%FS±0.05% cles of new f _{Out} +1 cles of new f _{out} +1 8 cycles of new f _{out} 10 10 cycles of new f _{out} 10	±1 V _{IN} V _{IN} V _{IN} 0µsec 0µsec 0µsec	kΩ kΩ mV MHz MHz MHz
2MHz•(V _{III} /10V) 5MHz•(V _{III} /10V) 10MHz•(V _{III} /10V) ±0.01%FS±0.01% ±0.02%FS±0.02% ±0.05%FS±0.05% cles of new f _{our} +1 cles of new f _{our} +8 8 cycles of new f _{our} +1 10 cycles of new f _{our} +1	±1 V _{IN} V _{IN} V _{IN} 0µsec 0µsec 0µsec	MHz MHz MHz MHz
±7 2MHz•(V _{III} /10V) 5MHz•(V _{III} /10V) 10MHz•(V _{III} /10V) ±0.01%FS±0.01% ±0.02%FS±0.02% ±0.05%FS±0.05% cles of new f _{out} +1 cles of new f _{out} +8 8 cycles of new f _{out} +1 10 cycles of new f _{out} +1	±1 V _{IN} V _{IN} V _{IN} 0µsec 0µsec 0µsec	MHz MHz MHz MHz
2MHz•(V _{II} /10V) 5MHz•(V _{II} /10V) 10MHz•(V _{II} /10V) 10MHz•(V _{II} /10V) 20.02%FS±0.02% 20.05%FS±0.05% cles of new f _{our} +2 cles of new f _{our} +1 rcles of new f _{our} +1 8 cycles of new f _{our} +1 10 cycles of new f _{our} +1	±1 V _{IN} V _{IN} V _{IN} 0µsec 0µsec 0µsec	MHz MHz MHz
5MHz•(V _{II} /10V) 10MHz•(V _{II} /10V) 10MHz•(V _{II} /10V) 10MHz•(V _{II} /10V) 100HFS±0.01% 1002%FS±0.02% 1005%FS±0.05% 10cles of new f _{out} + 2 10cles of new f _{out} + 2 10cles of new f _{out} + 1	±1 V _{IN} V _{IN} V _{IN} 0µsec 0µsec 0µsec 0µsec	MHz MHz
5MHz•(V _{II} /10V) 10MHz•(V _{II} /10V) 10MHz•(V _{II} /10V) 10MHz•(V _{II} /10V) 100HFS±0.01% 1002%FS±0.02% 1005%FS±0.05% 10cles of new f _{out} + 2 10cles of new f _{out} + 2 10cles of new f _{out} + 1	±1 V _{IN} V _{IN} V _{IN} 0µsec 0µsec 0µsec 0µsec	MHz MHz
5MHz•(V _{II} /10V) 10MHz•(V _{II} /10V) 10MHz•(V _{II} /10V) 10MHz•(V _{II} /10V) 100HFS±0.01% 1002%FS±0.02% 1005%FS±0.05% 10cles of new f _{out} + 2 10cles of new f _{out} + 2 10cles of new f _{out} + 1	±1 V _{IN} V _{IN} V _{IN} 0µsec 0µsec 0µsec 0µsec	MHz
5MHz•(V _{II} /10V) 10MHz•(V _{II} /10V) 10MHz•(V _{II} /10V) 10MHz•(V _{II} /10V) 100HFS±0.01% 1002%FS±0.02% 1005%FS±0.05% 10cles of new f _{out} + 2 10cles of new f _{out} + 2 10cles of new f _{out} + 1	±1 V _{IN} V _{IN} V _{IN} 0µsec 0µsec 0µsec 0µsec	
5MHz•(V _{II} /10V) 10MHz•(V _{II} /10V) 10MHz•(V _{II} /10V) 10MHz•(V _{II} /10V) 100HFS±0.01% 1002%FS±0.02% 1005%FS±0.05% 10cles of new f _{out} + 2 10cles of new f _{out} + 2 10cles of new f _{out} + 1	±1 V _{IN} V _{IN} V _{IN} 0µsec 0µsec 0µsec 0µsec	%
10MHz•(V _{II} /10V) ±0.01%FS±0.01% ±0.02%FS±0.02% ±0.05%FS±0.05% cles of new f _{our} +2 cles of new f _{our} +1 % cycles of new f _{our} +1 8 cycles of new f _{our} +1	±1 V _{IN} V _{IN} V _{IN} 0µsec 0µsec 0µsec 0µsec	
±0.01%FS±0.01% ±0.02%FS±0.02% ±0.05%FS±0.05% cles of new f _{our} +2 cles of new f _{our} +1 vcles of new f _{our} +5 8 cycles of new f _{our}	±1 V _{IN} V _{IN} V _{IN} 0µsec 0µsec 0µsec 0µsec	9/6
±0.02%FS±0.02% ±0.05%FS±0.05% cles of new f _{our} +2 cles of new f _{our} +1 cles of new f _{our} +8 8 cycles of new f _o	V _{IN} V _{IN} V _{IN} Oµsec Oµsec iµsec	70
±0.02%FS±0.02% ±0.05%FS±0.05% cles of new f _{our} +2 cles of new f _{our} +1 cles of new f _{our} +8 8 cycles of new f _o	V _{IN} V _{IN} Oµsec Oµsec Oµsec	
±0.02%FS±0.02% ±0.05%FS±0.05% cles of new f _{our} +2 cles of new f _{our} +1 cles of new f _{our} +8 8 cycles of new f _o	V _{IN} V _{IN} Oµsec Oµsec Oµsec	
cles of new f _{our} +2 cles of new f _{our} +1 rcles of new f _{our} +5 8 cycles of new f _o	Oµsec Oµsec Oµsec	
cles of new $f_{OUT} + 1$ cles of new $f_{OUT} + 1$ 8 cycles of new f_{OUT} 10 cycles of new f_{OUT}	Dμsec bμsec out	
cles of new f _{our} +5 8 cycles of new f _o 10 cycles of new f _o	puτ	
8 cycles of new fo	זע זעא	
10 cycles of new f	эшт	
•		
	~·	
60	100	ppm of FSR/°C
10	30	ppm of FSR/°C
	200	ppm of FSR/%V
	10	μν/// μν/// μν// μν/// μν// μν// μν// μ
	2	Minutes
:		
250	300	nsec
100	120	nsec
50	65	nsec
+4.0	+4.5	Volts
	0.4	Volts
	45.45	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
		Volts Volts
•		mA
.]		mA
ı	30	mA
	10	
,	40	
,	40	
,		
	40	
		10






MD3902/3905/3910 Block Diagram

USING THE MD39XX

GENERAL CONSIDERATIONS — Figure 2 depicts a typical circuit configuration for the MD39XX. The layout should be clean, with output pulses routed as far away from the input analog signals as possible. To obtain maximum performance, bypass capacitors, as shown in Figure 2, should be mounted right at the appropriate pins of the MD39XX.



OFFSET AND GAIN TRIMMING - The OFFSET adjustment potentiometer should be a 20 k Ω , 10-turn unit. To insure that the temperature coefficient of the potentiometer does not become significant relative to the overall offset tempco specification, a 100 ppm or better potentiometer is recommended. With this pot in the circuit, initial offsets of up to ± 10 mV may be trimmed to zero.

The GAIN adjustment potentiometer should be a 200 Ω , 10-turn unit with a recommended temperature coefficient of 100 ppm or better. With this pot in the circuit, initial gain errors of up to $\pm 2\%$ may be trimmed to zero.

GROUNDING - The Analog and Digital grounds are internally separate in the MD39XX. The use of ground plane is not necessary for proper operation of the MD39XX. However, a ground plane is recommended with any analog signal conditioning circuitry that may be used in front of the V/F, especially if this circuitry involves high gains. Any amplifiers used ahead of the MD39XX should be decoupled to eliminate potential problems with the high-frequency output of the V/F.

OFFSET AND GAIN CALIBRATION

OFFSET CALIBRATION — Offset calibration should be performed prior to gain calibration. With a -10mV analog input signal at pin 11 of the MD39XX, adjust the OFFSET potentiometer until a frequency of 2.000/5.000/10.000kHz is observed on output pins 21, 23 or 24.

GAIN CALIBRATION — With a full-scale analog input voltage of -10.00V on pin 11, adjust the GAIN potentiometer until a full-scale frequency of 2.000/5.000/10.000MHz is observed on output pin 21, 23, or 24.

N/C PINS — Pins marked as No Connect have no electrical connection to the internal circuitry of the MD39XX.

OUTPUT PINS - Pins 23 and 24 are tied together internally. Either or both may be used as the source of the frequency output of the MD39XX, as long as the load specifications are not exceeded. Pin 21 provides a complementary signal relative to pins 23 and 24 with similar loading limits.

Figure 2. Typical Circuit Configuration

PIN DESIGNATIONS

Pin 1 24	24	1 +15V Supply	24 Output
	2 Analog Ground	23 Output	
	3 Analog Ground	22 Digital Ground	
	4 Analog Ground	21 Output	
		5 -15V Supply	20 +5V Supply
		6 No Connect	19 No Connect
		7 No Connect	18 No Connect
12 13	8 Offset Trim	17 No Connect	
	9 No Connect	16 No Connect	
		10 I _{IN}	15 No Connect
		11 V _{IN}	14 No Connect
	12 No Connect	13 No Connect	