

# SMALL-OUTLINE DDR SDRAM DIMM


## MT18VDDT12872PH(I) - 1GB

For the lastest data sheet, please refer to the Micron<sup>®</sup> Web site: www.micron.com/module.

#### **Features**

- 200-pin, small-outline, dual in-line memory module (SODIMM)
- Supports ECC error detection and correction
- Fast data transfer rate: PC2100 and PC2700
- Utilizes 267 MT/s and 333 MT/s DDR SDRAM components
- 1GB (128 Meg x 72, stacked)
- VDD = VDDQ = +2.5V
- VDDSPD = +2.3V to +3.6V
- 2.5V I/O (SSTL\_2 compatible)
- Commands entered on each positive CK edge
- DQS edge-aligned with data for READs; centeraligned with data for WRITEs
- Internal, pipelined double data rate (DDR) architecture; two data accesses per clock cycle
- Bidirectional data strobe (DQS) transmitted/received with data—i.e., source-synchronous data capture
- Differential clock inputs CK and CK#
- Four internal device banks for concurrent operation
- Programmable burst lengths: 2, 4, or 8
- Auto precharge option
- Auto Refresh and Self Refresh Modes
- 7.8125µs maximum average periodic refresh interval
- · Serial Presence Detect (SPD) with EEPROM
- Programmable READ CAS latency
- Gold edge contacts

#### Figure 1: 200-Pin SODIMM (MO-224)



OPTIONS	MARKING
Operating Temperature Range	
Commercial (0°C $\leq$ T <sub>A</sub> $\leq$ +70°C)	None
Industrial $(-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C})$	${ m I}^2$
• Package	
200-pin SODIMM (standard)	G
200-pin SODIMM (lead-free)	Y
<ul> <li>Clock Frequency/CAS Latency</li> </ul>	
$167 \text{ MHz} (333 \text{ MT/s}) \text{ CL} = 2.5^{1}$	-335
133 MHz (266 MT/s) $CL = 2^{1}$	-262
133 MHz (266 MT/s) $CL = 2^{1}$	-26A
133 MHz (266 MT/s) $CL = 2.5^{1}$	-265
PCB Height	
Standard 1.25in. (31.75mm)	

NOTE: 1. CL = Device CAS (READ) Latency.

2. Consult Micron for product availability.

#### Table 1: Address Table

	1GB
Refresh Count	8K
Row Addressing	8K (A0-A12)
Device Bank Addressing	4 (BA0, BA1)
Base Device Configuration	512Mb (64 Meg x 8)
Column Addressing	2K (A0-A9, A11)
Module Rank Addressing	2 (S0#, S1#)

## **Table 2: Part Numbers and Timing Parameters**

PART NUMBER	MODULE DENSITY	CONFIGURATION	MODULE BANDWIDTH	MEMORY CLOCK/ DATA RATE	CLOCK LATENCY (CL - <sup>t</sup> RCD - <sup>t</sup> RP)
MT18VDDT12872PHG-335	1GB	128 Meg x 72	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT18VDDT12872PHY-335	1GB	128 Meg x 72	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT18VDDT12872PHG-262	1GB	128 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-2-2
MT18VDDT12872PHY-262	1GB	128 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-2-2
MT18VDDT12872PHG-26A	1GB	128 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-3-3
MT18VDDT12872PHY-26A	1GB	128 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-3-3
MT18VDDT12872PHG-265	1GB	128 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3
MT18VDDT12872PHY-265	1GB	128 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3

#### NOTE:

All part numbers end with a two-place code (not shown), designating component and PCB revisions. Consult factory for current revision codes. Example: MT18VDDT12872PHG-335<u>A1</u>.


Table 3: Pin Assignment (200-Pin SODIMM Front)

			1					
PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	
1	VREF	51	Vss	101	A9	151	DQ42	
3	Vss	53	DQ19	103	Vss	153	DQ43	
5	DQ0	55	DQ24	105	A7	155	Vdd	
7	DQ1	57	Vdd	107	<b>A</b> 5	157	Vdd	
9	Vdd	59	DQ25	109	A3	159	Vss	
11	DQS0	61	DQS3	111	A1	161	Vss	
13	DQ2	63	Vss	113	Vdd	163	DQ48	
15	Vss	65	DQ26	115	A10/AP	165	DQ49	
17	DQ3	67	DQ27	117	BA0	167	Vdd	
19	DQ8	69	Vdd	119	WE#	169	DQS6	
21	Vdd	71	CB0	121	S0#	171	DQ50	
23	DQ9	73	CB1	123	NC	173	Vss	
25	DQS1	75	Vss	125	Vss	175	DQ51	
27	Vss	77	DQS8	127	DQ32	177	DQ56	
29	DQ10	79	CB2	129	DQ33	179	Vdd	
31	DQ11	81	Vdd	131	Vdd	181	DQ57	
33	Vdd	83	CB3	133	DQS4	183	DQS7	
35	CK0	85	NC	135	DQ34	185	Vss	
37	CK0#	87	Vss	137	Vss	187	DQ58	
39	Vss	89	NC	139	DQ35	189	DQ59	
41	DQ16	91	NC	141	DQ40	191	Vdd	
43	DQ17	93	Vdd	143	Vdd	193	SDA	
45	Vdd	95	CKE1	145	DQ41	195	SCL	
47	DQS2	97	NC	147	DQS5	197	VDDSPD	
49	DQ18	99	A12	149	Vss	199	NC	

Table 4: Pin Assignment (200-Pin SODIMM Back)

PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
2	VREF	52	Vss	102	A8	152	DQ46
4	Vss	54	DQ23	104	Vss	154	DQ47
6	DQ4	56	DQ28	106	A6	156	VDD
8	DQ5	58	Vdd	108	A4	158	NC
10	Vdd	60	DQ29	110	A2	160	NC
12	DM0	62	DM3	112	A0	162	Vss
14	DQ6	64	Vss	114	Vdd	164	DQ52
16	Vss	66	DQ30	116	BA1	166	DQ53
18	DQ7	68	DQ31	118	RAS#	168	Vdd
20	DQ12	70	Vdd	120	CAS#	170	DM6
22	Vdd	72	CB4	122	S1#	172	DQ54
24	DQ13	74	CB5	124	NC	174	Vss
26	DM1	76	Vss	126	Vss	176	DQ55
28	Vss	78	DM8	128	DQ36	178	DQ60
30	DQ14	80	CB6	130	DQ37	180	Vdd
32	DQ15	82	Vdd	132	Vdd	182	DQ61
34	Vdd	84	CB7	134	DM4	184	DM7
36	Vdd	86	NC	136	DQ38	186	Vss
38	Vss	88	Vss	138	Vss	188	DQ62
40	Vss	90	Vss	140	DQ39	190	DQ63
42	DQ20	92	Vdd	142	DQ44	192	Vdd
44	DQ21	94	Vdd	144	Vdd	194	SA0
46	Vdd	96	CKE0	146	DQ45	196	SA1
48	DM2	98	NC	148	DM5	198	SA2
50	DQ22	100	A11	150	Vss	200	NC

Figure 2: Module Layout



## **Table 5: Pin Descriptions**

Pin numbers may not correlate with symbols; refer to Pin Assignment Tables on page 3 for more information

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
118, 119, 120	WE#, CAS#, RAS#	Input	Command Inputs: RAS#, CAS#, and WE# (along with S#) define the command being entered.
35, 37	CK0, CK0#	Input	Clock: CK and CK# are differential clock inputs distributed through an on-board PLL to all devices. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK#. Output data (DQ and DQS) is referenced to the crossings of CK and CK#.
95, 96	CKEO, CKE1	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock, input buffers.and output drivers. Taking CKE LOW provides PRECHARGE POWER- DOWN and SELF REFRESH operations (all device banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any device bank). CKE is synchronous for POWER-DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit and for disabling the outputs. CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK, CK# and CKE) are disabled during POWER-DOWN. Input buffers (excluding CKE) are disabled during SELF REFRESH. CKE is an SSTL_2 input but will detect an LVCMOS LOW level after VDD is applied and until CKE is first brought HIGH. After CKE is brought HIGH, it becomes an SSTL_2 input only.
121, 122	S0#, S1#	Input	Chip Select: S# enables (registered LOW) and disables (registered HIGH) the command decoder. All com- mands are masked when S# is registered HIGH. S# is considered part of the command code.
117, 116	BA0, BA1	Input	Bank Address: BA0 and BA1 define to which device bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied.
99, 100, 101,102, 105, 106, 107, 108, 109, 110, 111, 112, 115	A0-A12	Input	Address Inputs: A0–A12 provide the row address for ACTIVE commands, and the column address, and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective device bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one device bank (A10 LOW, device bank selected by BA0, BA1) or all device banks (A10 HIGH). The address inputs also provide the op-code during a MODE REGISTER SET command. BA0 and BA1 define which mode register (mode register or extended mode register) is loaded during the LOAD MODE REGISTER command.
11, 25, 47, 61, 77, 133, 147,169, 183	DQS0-DQS8	Input/ Output	Data Strobe: Output with READ data, input with WRITE data. DQS is edge-aligned with READ data, centered in WRITE data. Used to capture data.
12, 26, 48, 62, 78, 134, 148, 170, 184	DM0-DM8	Input	Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM pins are input-only, the DM loading is designed to match that of DQ and DQS pins.
71, 72, 73, 74, 79, 80, 83, 84	CB0-CB7	Input/ Output	Check Bits.

## **Table 5: Pin Descriptions**

Pin numbers may not correlate with symbols; refer to Pin Assignment Tables on page 3 for more information

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
5, 6, 7, 8, 13, 14, 17, 18, 19, 20, 23, 24, 29, 30, 31, 32, 41, 42, 43, 44, 49, 50, 53, 54, 55, 56, 59, 60, 61, 65, 66, 67, 68, 127, 128, 129, 130, 135, 136, 139, 140, 141, 142, 145, 146, 151, 152, 153, 154, 163, 164, 165, 166, 171, 172, 175, 176, 177, 181, 182, 187, 188, 189, 190	DQ0-DQ63	Input/ Output	Data I/Os: Data bus.
195	SCL	Input	Serial Clock for Presence-Detect: SCL is used to synchronize the presence-detect data transfer to and from the module.
194, 196, 198	SA0-SA2	Input	Presence-Detect Address Inputs: These pins are used to configure the presence-detect device.
193	SDA	Input/ Output	Serial Presence-Detect Data: SDA is a bidirectional pin used to transfer addresses and data into and out of the presence-detect portion of the module.
1, 2	Vref	Supply	SSTL_2 reference voltage.
9, 10, 21, 22, 33, 34, 36, 45, 46, 57, 58, 69, 70, 81, 82, 92, 93, 94, 113, 114, 131, 132, 143, 144, 155, 156, 157, 167, 168, 179, 180, 191, 192	VDD	Supply	DQ Power Supply: +2.5V ±0.2V.
3, 4, 15, 16, 27, 28, 38, 39, 40, 51, 52, 63, 64, 75, 76, 87, 88, 90, 103, 104, 125, 126, 137, 138, 149, 150, 159, 161, 162, 173, 174, 185, 186	Vss	Supply	Ground.
197	Vddspd	Supply	Serial EEPROM positive power supply: +2.3V to +3.6V.
85, 86, 89, 91, 97, 98, 123, 124, 158, 160, 200	NC	-	No Connect: These pins should be left unconnected.






Figure 3: Functional Block Diagram

#### NOTE:

- 1. All resistor values are  $22\Omega$  unless otherwise specified.
- 'b' = bottom portion of stacked SDRAM, 't' = top portion of stacked SDRAM.
- Per industry standard, Micron modules utilize various component speed grades, as referenced in the module part numbering guide at www.micron.com/numberguide.

Standard modules use the following DDR SDRAM devices: MT46V64M8TG (1GB)

Low-power modules use the following DDR SDRAM devices: MT46V64M8P (1GB)

Contact Micron for information on IT modules.



### General Description

The MT18VDDT12872PH is a high-speed CMOS, dynamic random-access, 1GB memory module organized in x72 (ECC) configuration. DDR SDRAM modules use internally configured quad-bank DDR SDRAM devices.

DDR SDRAM modules use a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR SDRAM module effectively consists of a single 2n-bit wide, one-clock-cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is an intermittent strobe transmitted by the DDR SDRAM device during READs and by the memory controller during WRITEs. DQS is edgealigned with data for READs and center-aligned with data for WRITEs.

DDR SDRAM modules operate from differential clock inputs (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK. A phase-lock loop (PLL) device on the module is used to redrive the differential clock signals to the DDR SDRAM devices to minimize system clock loading.

Read and write accesses to DDR SDRAM modules are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the device bank and row to be accessed (BA0, BA1 select device bank; A0–A12 select the row address). The address bits registered coincident with the READ or WRITE command are used to select the device bank and the starting device column location for the burst access.

DDR SDRAM modules provide for programmable read or write burst lengths of 2, 4, or 8 locations. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

The pipelined, multibank architecture of DDR SDRAM modules allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided, along with a power-saving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL\_2. All outputs are SSTL\_2, Class II compatible. For more information regarding DDR SDRAM operation, refer to the 512Mb DDR SDRAM data sheets.

#### **PLL Operation**

A phase-lock loop (PLL) on the module is used to redrive the differential clock signals CK and CK# to the DDR SDRAM devices to minimize system clock loading.

#### Serial Presence-Detect Operation

These DDR SDRAM modules incorporate serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 128 bytes can be programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device (module) occur via a standard I<sup>2</sup>C bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA (2:0), which provide eight unique DIMM/EEPROM addresses. Write protect (WP) is tied to ground on the module, permanently disabling hardware write protect.

#### **Mode Register Definition**

The mode register is used to define the specific mode of operation of the DDR SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency and an operating mode, as shown in the Mode Register Diagram. The mode register is programmed via the MODE REGISTER SET command (with BAO = 0 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power (except for bit A8, which is self-clearing).

Reprogramming the mode register will not alter the contents of the memory, provided it is performed correctly. The mode register must be loaded (reloaded) when all device banks are idle and no bursts are in progress, and the controller must wait the specified

time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

Mode register bits A0–A2 specify the burst length, A3 specifies the type of burst (sequential or interleaved), A4–A6 specify the CAS latency, and A7–A12 specify the operating mode.

## **Burst Length**

Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable, as shown in Figure 4, Mode Register Definition Diagram. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 2, 4, or 8 locations are available for both the sequential and the interleaved burst types.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1–A*i* when the burst length is set to two, by A2–A*i* when the burst length is set to four and by A3–A*i* when the burst length is set to eight (where A*i* is the most significant column address bit for a given configuration; see note 5 of Table 6, Burst Definition Table, on page 9). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both read and write bursts.

## **Burst Type**

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 6, Burst Definition Table, on page 9.

#### Read Latency

The READ latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The latency can be set to 2 or 2.5 clocks, as shown in Figure 5, CAS Latency Diagram, on page 9.

Figure 4: Mode Register Definition Diagram






Table 6: Burst Definition Table

	ST	STARTING COLUMN ADDRESS			CESSES WITHIN URST
BURST LENGTH	CC			TYPE = SEQUENTIAL	TYPE = INTERLEAVED
			A0		
2			0	0-1	0-1
			1	1-0	1-0
		<b>A</b> 1	Α0		
		0	0	0-1-2-3	0-1-2-3
4		0	1	1-2-3-0	1-0-3-2
4		1	0	2-3-0-1	2-3-0-1
		1	1	3-0-1-2	3-2-1-0
	<b>A2</b>	<b>A</b> 1	Α0		
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
8	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0


#### NOTE:

- For a burst length of two, A1-Ai select the two- dataelement block; A0 selects the first access within the block.
- 2. For a burst length of four, A2–A*i* select the four- dataelement block; A0–A1 select the first access within the
- 3. For a burst length of eight, A3–Ai select the eight-data-element block; A0–A2 select the first access within the block.
- Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
- 5. ii = 9, 11

Table 7: CAS Latency (CL) Table

	ALLOWABLE OPERATING CLOCK FREQUENCY (MHZ)					
SPEED	CL = 2	CL = 2.5				
-335	75 ≤ f ≤ 133	75 ≤ f ≤ 167				
-262	75 ≤ f ≤ 133	75 ≤ f ≤ 133				
-26A	75 ≤ f ≤ 133	75 ≤ f ≤ 133				
-265	75 ≤ f ≤ 100	75 ≤ f ≤ 133				

Figure 5: CAS Latency Diagram



If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available nominally coincident with clock edge n+m. Table 7, CAS Latency (CL) Table, on page 9, indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

## Operating Mode

The normal operating mode is selected by issuing a MODE REGISTER SET command with bits A7–A12 each set to zero, and bits A0–A6 set to the desired values.

A DLL reset is initiated by issuing a MODE REGISTER SET command with bits A7 and and A9–A12 each set to zero, bit A8 set to one, and bits A0–A6 set to the desired values. Although not required by the Micron device, JEDEC specifications recommend when a LOAD MODE REGISTER command is issued to reset the DLL, it should always be followed by a LOAD MODE REGISTER command to select normal operating mode.

All other combinations of values for A7–A12 are reserved for future use and/or test modes. Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

### **Extended Mode Register**

The extended mode register controls functions beyond those controlled by the mode register; these additional functions are DLL enable/disable and output drive strength. These functions are controlled via the bits shown in the Extended Mode Register Definition Diagram. The extended mode register is programmed via the LOAD MODE REGISTER command to the mode register (with BA0 = 1 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power. The enabling of the DLL should always be followed by a LOAD MODE REGISTER command to the mode register (BA0, BA1 both low) to reset the DLL.


The extended mode register must be loaded when all device banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation.

#### **DLL Enable/Disable**

The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having

disabled the DLL for the purpose of debug or evaluation. (When the device exits self refresh mode, the DLL is enabled automatically.) Any time the DLL is enabled, 200 clock cycles must occur before a READ command can be issued.

Figure 6: Extended Mode Register Definition Diagram



- 1. E14 and E13 (BA1 and BA0) must be "0, 1" to select the Extended Mode Register (vs. the base Mode Register).
- 2. The QFC# option is not supported.

#### Commands

Table 8, Commands Truth Table, and Table 9, DM Operation Truth Table, provide a general reference of available commands. For a more detailed description of commands and operations, refer to the Micron 512Mb DDR SDRAM component data sheets.

#### **Table 8: Commands Truth Table**

CKE is HIGH for all commands shown except SELF REFRESH

NAME (FUNCTION)	CS#	RAS#	CAS#	WE#	ADDR	NOTES
DESELECT (NOP)	Н	Х	Х	Х	Х	1
NO OPERATION (NOP)	L	Н	Н	Н	Х	1
ACTIVE (Select device bank and activate row)	L	L	Н	Н	Bank/Row	2
READ (Select device bank and column, and start READ burst)	L	Н	L	Н	Bank/Col	3
WRITE (Select device bank and column, and start WRITE burst)	L	Н	L	L	Bank/Col	3
BURST TERMINATE	L	Н	Н	L	Х	4
PRECHARGE (Deactivate row in device bank or banks)	L	L	Н	L	Code	5
AUTO REFRESH or SELF REFRESH (Enter self refresh mode)	L	L	L	Н	Х	6, 7
LOAD MODE REGISTER	L	L	L	L	Op-Code	8

#### NOTE:

- 1. DESELECT and NOP are functionally interchangeable.
- 2. BA0-BA1 provide device bank address and A0-A12 provide row address.
- 3. BA0–BA1 provide device bank address; A0–A9, A11 (1GB) provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), and A10 LOW disables the auto precharge feature.
- 4. Applies only to read bursts with auto precharge disabled; this command is undefined (and should not be used) for READ bursts with auto precharge enabled and for WRITE bursts.
- 5. A10 LOW: BA0-BA1 determine which device bank is precharged. A10 HIGH: all device banks are precharged and BA0-BA1 are "Don't Care."
- 6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
- 7. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 8. BA0-BA1 select either the mode register or the extended mode register (BA0 = 0, BA1 = 0 select the mode register; BA0 = 1, BA1 = 0 select extended mode register; other combinations of BA0-BA1 are reserved). A0-A12 provide the opcode to be written to the selected mode register.

#### Table 9: DM Operation Truth Table

Used to mask write data; provided coincident with the corresponding data

NAME (FUNCTION)	DM	DQS
Write Enable	L	Valid
Write Inhibit	Н	Х

### **Absolute Maximum Ratings**

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the opera-

VDD Supply Voltage Relative to Vss ....-1V to +3.6V VDDQ Supply Voltage Relative to Vss ...-1V to +3.6V VREF and Inputs Voltage Relative to Vss ....-1V to +3.6V

I/O Pins Voltage
Relative to Vss.....-0.5V to VDDQ +0.5V

tional sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

 $\begin{array}{lll} Operating \ Temperature \\ T_A \ (commercial - ambient) & ... &$ 

## **Table 10: DC Electrical Characteristics and Operating Conditions**

Notes: 1–5, 14, 46; notes appear on pages 16–19;  $0^{\circ}C \le T_{A} \le +70^{\circ}C$ ;  $VDD = VDDQ = +2.5V \pm 0.2V$ 

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
Supply Voltage	VDD	2.3	2.7	V	31, 35	
I/O Supply Voltage		VDDQ	2.3	2.7	V	31, 35, 38
I/O Reference Voltage		VREF	0.49 x VDDQ	0.51 x VDDQ	V	6, 38
I/O Termination Voltage (system)		VTT	VREF - 0.04	VREF + 0.04	V	7, 38
Input High (Logic 1) Voltage		Vih(DC)	VREF + 0.15	VDD + 0.3	V	25
Input Low (Logic 0) Voltage		VIL(DC)	-0.3	VREF - 0.15	V	25
INPUT LEAKAGE CURRENT Any input 0V ≤ VIN ≤ VDD, VREF pin 0V ≤ VIN ≤ 1.35V	Command/Address, RAS#, CAS#, WE#, CKE	lı	-36	36	μΑ	
(All other pins not under test = 0V)	S#	lı	-18	18	μΑ	45
	CK,CK#	lı	-5	5	μΑ	
	DM	lı	-4	4	μΑ	
OUTPUT LEAKAGE CURRENT (DQ disabled; 0V ≤ Vout ≤ VDDQ)	DQ, DQS	loz	-10	10	μΑ	45
OUTPUT LEVELS:	Іон	-16.8	_	mA		
High Current (Vout = Vddo-0.373V, minimun Low Current (Vout = 0.373V, maximum VREF,		lol	16.8	-	mA	32, 33

#### **Table 11: AC Input Operating Conditions**

Notes: 1–5, 14, 46; notes appear on pages 16–19;  $0^{\circ}C \le T_{A} \le +70^{\circ}C$ ;  $VDD = VDDQ = +2.5V \pm 0.2V$ 

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage	VIH(Ac)	VREF + 0.310	-	V	12, 25, 34
Input Low (Logic 0) Voltage	VIL(AC)	-	VREF - 0.310	V	12, 25, 34
I/O Reference Voltage	VREF(AC)	0.49 x VDDQ	0.51 x <b>V</b> DDQ	V	6

## Table 12: IDD Specifications and Conditions - 1GB

DDR SDRAM devices only;

Notes: 1–5, 8, 10, 12, 46; notes appear on pages 16–19;  $0^{\circ}C \le T_A \le +70^{\circ}C$ ; VDD = VDDQ = +2.5V ±0.2V

				MAX			
PARAMETER/CONDITION		SYMBOL	-335	-262	-26A/ -265	UNITS	NOTES
OPERATING CURRENT: One device bank; Act	ive-Precharge; <sup>t</sup> RC =	IDD0 <sup>a</sup>	1,215	1,215	1,080	mA	20, 40
<sup>t</sup> RC (MIN); <sup>t</sup> CK = <sup>t</sup> CK (MIN); DQ, DM and DQ once per clock cyle; Address and control inp every two clock cycles	uts changing once						
OPERATING CURRENT: One device bank; Act		IDD1 <sup>a</sup>	1,485	1,485	1,350	mA	20, 40
Burst = $4$ ; ${}^{t}RC = {}^{t}RC$ (MIN); ${}^{t}CK = {}^{t}CK$ (MIN); lead control inputs changing once per clock							
PRECHARGE POWER-DOWN STANDBY CURR	ENT: All device banks	IDD2Pb	90	90	90	mA	21, 28,
idle; Power-down mode; <sup>t</sup> CK = <sup>t</sup> CK (MIN); CH	KE = (LOW)						42
IDLE STANDBY CURRENT: CS# = HIGH; All de	vice banks idle; <sup>t</sup> CK =	IDD2F <sup>b</sup>	810	810	720	mA	43
tCK MIN; CKE = HIGH; Address and other coronce per clock cycle. Vin = VREF for DQ, DQS							
ACTIVE POWER-DOWN STANDBY CURRENT:	One device bank	IDD3Pb	630	630	540	mA	21, 28,
active; Power-down mode; <sup>t</sup> CK = <sup>t</sup> CK (MIN);	CKE = LOW						42
ACTIVE STANDBY CURRENT: CS# = HIGH; CK	E = HIGH; One device	IDD3N <sup>b</sup>	810	810	720	mA	
bank; Active-Precharge; <sup>t</sup> RC = RAS (MAX); <sup>t</sup> C DM and DQS inputs changing twice per cloc other control inputs changing once per cloc	k cycle; Address and						
OPERATING CURRENT: Burst = 2; Reads; Condevice bank active; Address and control input		IDD4R <sup>a</sup>	1,530	1,530	1,350	mA	20, 40
clock cycle; CK = <sup>†</sup> CK (MIN); IOUT = 0mA						_	
OPERATING CURRENT: Burst = 2; Writes; Cordevice bank active; Address and control input	its changing once per	IDD4W <sup>a</sup>	1,620	1,440	1,260	mA	20
clock cycle; <sup>t</sup> CK = <sup>t</sup> CK (MIN); DQ, DM, and Detwice per clock cycle	QS inputs changing						
AUTO REFRESH CURRENT	<sup>t</sup> REFC = <sup>t</sup> RFC (MIN)	IDD5 <sup>b</sup>	5,220	5,220	5,040	mA	20, 42
	<sup>t</sup> REFC = 7.8125µs	IDD5A <sup>b</sup>	180	180	180	mA	24, 42
SELF REFRESH CURRENT: CKE ≤ 0.2V	· · ·	IDD6 <sup>b</sup>	90	90	90	mA	9
OPERATING CURRENT: Four bank interleaving	g READs (BL=4) with	IDD7 <sup>a</sup>	3,690	3,645	3,195	mA	20, 41
auto precharge with, <sup>t</sup> RC = <sup>t</sup> RC (MIN); <sup>t</sup> CK = and control inputs change only during Active commands							

- a Value calculated as one module rank in this operating condition, and all other module ranks in IDD2P (CKE LOW) Mode.
- b Value calculated reflects all module ranks in this operating condition.

## Table 13: Capacitance

Note: 11; notes appear on pages 16-19

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Input/Output Capacitance: DQ, DQS, DM	Сю	8.0	-	10.0	pF
Input Capacitance: Command and Address	CI1	36.0	-	54.0	pF
Input Capacitance: S#	CI2	18.0	-	27.0	pF
Input Capacitance: CK, CK#	CI3	-	7.7	-	pF
Input Capacitance: CKE	CI4	18.0	-	27.0	pF

## **Table 14: Electrical Characteristics and Recommended AC Operating Conditions**

DDR SDRAM components only; notes appear on pages 16–19 Notes: 1–5, 12–15, 29, 46; 0°C  $\leq$  T<sub>A</sub>  $\leq$  +70°C; VDD = VDDQ = +2.5V  $\pm$ 0.2V

AC CHARACTERI	STICS		-3	35	-2	62	-26A	/-265		
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Access window of DQ from CK/Ck	Access window of DQ from CK/CK#		-0.70	+0.70	-0.75	+0.75	-0.75	0.75	ns	
CK high-level width		<sup>t</sup> CH	0.45	0.55	0.45	0.55	0.45	0.55	<sup>t</sup> CK	26
CK low-level width		<sup>t</sup> CL	0.45	0.55	0.45	0.55	0.45	0.55	<sup>t</sup> CK	26
Clock cycle time	CL = 2.5	<sup>t</sup> CK (2.5)	6	13	7.5	13	7.5	13	ns	39, 44
	CL = 2	<sup>t</sup> CK (2)	7.5	13	7.5	13	7.5/10	13	ns	39, 44
DQ and DM input hold time relat		<sup>t</sup> DH	0.45		0.5		0.5		ns	23, 27
DQ and DM input setup time rela	tive to DQS	<sup>t</sup> DS	0.45		0.5		0.5		ns	23, 27
DQ and DM input pulse width (foinput)	r each	<sup>t</sup> DIPW	1.75		1.75		1.75		ns	27
Access window of DQS from CK/C	K#	<sup>t</sup> DQSCK	-0.60	+0.60	-0.75	+0.75	-0.75	+0.75	ns	
DQS input high pulse width		<sup>t</sup> DQSH	0.35		0.35		0.35		<sup>t</sup> CK	
DQS input low pulse width	DQS input low pulse width		0.35		0.35		0.35		<sup>t</sup> CK	
DQS-DQ skew, DQS to last DQ val group, per access	id, per	<sup>t</sup> DQSQ		0.4		0.5		0.5	ns	22, 23
Write command to first DQS latch transition	ning	<sup>t</sup> DQSS	0.75	1.25	0.75	1.25	0.75	1.25	<sup>t</sup> CK	
DQS falling edge to CK rising - se	tup time	<sup>t</sup> DSS	0.20		0.20		0.2		<sup>t</sup> CK	
DQS falling edge from CK rising -	hold time	<sup>t</sup> DSH	0.20		0.20		0.2		<sup>t</sup> CK	
Half clock period		<sup>t</sup> HP	<sup>t</sup> CH	, <sup>t</sup> CL	<sup>t</sup> CH	, <sup>t</sup> CL	<sup>t</sup> CH,	tCL	ns	31
Data-out high-impedance window CK#	w from CK/	<sup>t</sup> HZ		+0.70		+0.75		+0.75	ns	16, 36
Data-out low-impedance window CK#	from CK/	<sup>†</sup> LZ	-0.70		-0.75		-0.75		ns	16, 37
Address and control input hold tim	ne (1 V/ns)	<sup>t</sup> IH <sub>F</sub>	0.75		0.90		0.90		ns	12
Address and control input setup tir	me (1 V/ns)	<sup>t</sup> IS <sub>F</sub>	0.75		0.90		0.90		ns	12
Address and control input hold tim	ne (0.5 V/ns)	<sup>t</sup> IH <sub>s</sub>	0.8		1		1		ns	12
Address and control input setup tir	ne (0.5 V/ns)	<sup>t</sup> IS <sub>s</sub>	0.8		1		1		ns	12
Address and Control input pulse veach input)	width (for	<sup>t</sup> IPW	2.2		2.2		2.2		ns	
LOAD MODE REGISTER command	cycle time	<sup>t</sup> MRD	12		15		15		ns	


## Table 14: Electrical Characteristics and Recommended AC Operating Conditions (Continued)

DDR SDRAM components only; notes appear on pages 16–19

AC CHARACTERISTICS		-3	35	-2	62	-26A	/-265		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
DQ-DQS hold, DQS to first DQ to go non-	<sup>t</sup> QH	<sup>t</sup> HP -		<sup>t</sup> HP -		tHP -		ns	22, 23
valid, per access		<sup>t</sup> QHS		<sup>t</sup> QHS		<sup>t</sup> QHS			
Data Hold Skew Factor	<sup>t</sup> QHS		0.50		0.75		0.75	ns	
ACTIVE to PRECHARGE command	<sup>t</sup> RAS	42	70,000	40	120,00 0	40	120,000	ns	30
ACTIVE to READ with Auto precharge command	<sup>t</sup> RAP	15		15		20		ns	
ACTIVE to ACTIVE/AUTO REFRESH command period	<sup>t</sup> RC	60		60		65		ns	
AUTO REFRESH command period	<sup>t</sup> RFC	72		75		78		ns	42
ACTIVE to READ or WRITE delay	<sup>t</sup> RCD	15		15		20		ns	
PRECHARGE command period	<sup>t</sup> RP	15		15		20		ns	
DQS read preamble	<sup>t</sup> RPRE	0.9	1.1	0.9	1.1	0.9	1.1	<sup>t</sup> CK	36
DQS read postamble	<sup>t</sup> RPST	0.4	0.6	0.4	0.6	0.4	0.6	<sup>t</sup> CK	
ACTIVE bank a to ACTIVE bank b command	<sup>t</sup> RRD	12		15		15		ns	
DQS write preamble	<sup>t</sup> WPRE	0.25		0.25		0.25		<sup>t</sup> CK	
DQS write preamble setup time	<sup>t</sup> WPRES	0		0		0		ns	18, 19
DQS write postamble	<sup>t</sup> WPST	0.4	0.6	0.4	0.6	0.4	0.6	<sup>t</sup> CK	17
Write recovery time	<sup>t</sup> WR	15		15		15		ns	
Internal WRITE to READ command delay	<sup>t</sup> WTR	1		1		1		<sup>t</sup> CK	
Data valid output window (DVW)	na	tQH -t	DQSQ	tQH -t	DQSQ	tQH -	<sup>t</sup> DQSQ	ns	22
REFRESH to REFRESH command interval	<sup>t</sup> REFC		70.3		70.3		70.3	μs	21
Average periodic refresh interval	<sup>t</sup> REFI		7.8		7.8		7.8	μs	21
Terminating voltage delay to VDD	<sup>t</sup> VTD	0		0		0		ns	
Exit SELF REFRESH to non-READ command	tXSNR	75		75		75		ns	
Exit SELF REFRESH to READ command	<sup>t</sup> XSRD	200		200		200		<sup>t</sup> CK	

#### Notes

- 1. All voltages referenced to Vss.
- Tests for AC timing, IDD, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. Outputs measured with equivalent load:



- 4. AC timing and IDD tests may use a VIL-to-VIH swing of up to 1.5V in the test environment, but input timing is still referenced to VREF (or to the crossing point for CK/CK#), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 1V/ns in the range between VIL(AC) and VIH(AC).
- 5. The AC and DC input level specifications are as defined in the SSTL\_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
- 6. VREF is expected to equal VDDQ/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on VREF may not exceed ±2 percent of the DC value. Thus, from VDDQ/2, VREF is allowed ±25mV for DC error and an additional ±25mV for AC noise. This measurement is to be taken at the nearest VREF bypass capacitor.
- VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF and must track variations in the DC level of VREF.
- 8. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time at CL = 2 for -262, and -26A, CL = 2.5 for-335 and -265 with the outputs open.
- 9. Enables on-chip refresh and address counters.
- IDD specifications are tested after the device is properly initialized, and is averaged at the defined cycle rate.
- 11. This parameter is sampled. VDD =  $\pm 2.5 \text{V} \pm 0.2 \text{V}$ , VDDQ =  $\pm 2.5 \text{V} \pm 0.2 \text{V}$ , VREF = VSS, f =  $\pm 100 \text{ MHz}$ ,  $\pm 100 \text{ T}$ , TA =  $\pm 100 \text{ C}$ , VOUT(DC) = VDDQ/2, VOUT (peak to peak) =

- 0.2V. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
- 12. For slew rates < 1 V/ns and  $\geq$  to 0.5 Vns. If the slew rate is < 0.5 V/ns, timing must be derated:  ${}^t\text{IS}$  has an additional 50ps per each 100 mV/ns reduction in slew rate from 500mV/ns, while  ${}^t\text{IH}$  is unaffected. If the slew rate exceeds 4.5 V/ns, functionality is uncertain. For -335, slew rates must be  $\geq$  0.5 V/ns.
- 13. The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross; the input reference level for signals other than CK/CK# is VREF.
- 14. Inputs are not recognized as valid until VREF stabilizes. Exception: during the period before VREF stabilizes, CKE ≤ 0.3 x VDDQ is recognized as LOW.
- 15. The output timing reference level, as measured at the timing reference point indicated in Note 3, is VTT.
- 16. <sup>t</sup>HZ and <sup>t</sup>LZ transitions occur in the same access time windows as data valid transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins driving (LZ).
- 17. The intent of the Don't Care state after completion of the postamble is the DQS-driven signal should either be high, low, or high-Z and that any signal transition within the input switching region must follow valid input requirements. That is, if DQS transitions high [above VIHDC (MIN)] then it must not transition low (below VIHDC) prior to <sup>t</sup>DQSH (MIN).
- 18. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
- 19. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITEs were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on <sup>t</sup>DQSS.
- 20. MIN (<sup>t</sup>RC or <sup>t</sup>RFC) for IDD measurements is the smallest multiple of <sup>t</sup>CK that meets the minimum absolute value for the respective parameter. <sup>t</sup>RAS (MAX) for IDD measurements is the largest multiple of <sup>t</sup>CK that meets the maximum absolute value for <sup>t</sup>RAS.
- 21. The refresh period 64ms. This equates to an average refresh rate of or 7.8251µs. However, an AUTO REFRESH command must be asserted at least once every 70.3µs; burst refreshing or posting by

- the DRAM controller greater than eight refresh cycles is not allowed.
- 22. The valid data window is derived by achieving other specifications: <sup>t</sup>HP (<sup>t</sup>CK/2), <sup>t</sup>DQSQ, and <sup>t</sup>QH (<sup>t</sup>QH = <sup>t</sup>HP <sup>t</sup>QHS). The data valid window derates directly porportional with the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycle variation of 45/55, beyon which functionality is uncertain. Figure 7, Derating Data Valid Window, shows derating curves for duty cycles ranging between 50/50 and 45/55.
- 23. Each byte lane has a corresponding DQS.
- 24. This limit is actually a nominal value and does not result in a fail value. CKE is HIGH during REFRESH command period (<sup>t</sup>RFC [MIN]) else CKE is LOW (i.e., during standby).
- 25. To maintain a valid level, the transitioning edge of the input must:
  - a. Sustain a constant slew rate from the current AC level through to the target AC level, VIL(AC) or VIH(AC).

- b. Reach at least the target AC level.
- c. After the AC target level is reached, continue to maintain at least the target DC level, VIL(DC) or VIH(DC).
- 26. JEDEC specifies CK and CK# input slew rate must be ≤ 1V/ns (2V/ns differentially).
- 27. DQ and DM input slew rates must not deviate from DQS by more than 10 percent. If the DQ/DM/DQS slew rate is less than 0.5V/ns, timing must be derated: 50ps must be added to <sup>t</sup>DS and <sup>t</sup>DH for each 100mv/ns reduction in slew rate. If slew rate exceeds 4V/ns, functionality is uncertain.
- 28. VDD must not vary more than 4 percent if CKE is not active while any bank is active.
- 29. The clock is allowed up to ±150ps of jitter. Each timing parameter is allowed to vary by the same amount.
- 30. READs and WRITEs with auto precharge are not allowed to be issued until <sup>t</sup>RAS (MIN) can be satisfied prior to the internal precharge command being issued.






Figure 7: Derating Data Valid Window

- 31. Any positive glitch must be less than 1/3 of the clock and not more than +300mV or 2.9V, whichever is less. Any negative glitch must be less than 1/3 of the clock cycle and not exceed either 300mV or 2.3V, whichever is more positive.
- 32. Normal Output Drive Curves:
  - a. The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure 8, Pull-Down Characteristics.
  - b. The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 8, Pull-Down Characteristics.
  - c. The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure 9, Pull-Up Characteristics
  - d. The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 9, Pull-Up Characteristics.
  - e. The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between 0.71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0V, and at the same voltage and temperature.
  - Figure 8: Pull-Down Characteristics



- f. The full variation in the ratio of the nominal pull-up to pull-down current should be unity ±10 percent, for device drain-to-source voltages from 0.1V to 1.0V.
- 33. The voltage levels used are derived from a minimum VDD level and the referenced test load. In practice, the voltage levels obtained from a properly terminated bus will provide significantly different voltage values.
- 34. VIH overshoot: VIH(MAX) = VDDQ + 1.5V for a pulse width  $\leq$  3ns and the pulse width can not be greater than 1/3 of the cycle rate. VIL undershoot: VIL(MIN) = -1.5V for a pulse width  $\leq$  3ns and the pulse width can not be greater than 1/3 of the cycle rate.
- 35. VDD and VDDQ must track each other.
- 36. <sup>t</sup>HZ (MAX) will prevail over <sup>t</sup>DQSCK (MAX) + <sup>t</sup>RPST (MAX) condition. <sup>t</sup>LZ (MIN) will prevail over <sup>t</sup>DQSCK (MIN) + <sup>t</sup>RPRE (MAX) condition.
- 37. <sup>t</sup>RPST end point and <sup>t</sup>RPRE begin point are not referenced to a specific voltage level but specify when the device output is no longer driving (<sup>t</sup>RPST), or begins driving (<sup>t</sup>RPRE).
- 38. During initialization, VDDQ, VTT, and VREF must be equal to or less than VDD + 0.3V. Alternatively, VTT may be 1.35V maximum during power up, even if VDD/VDDQ are 0Vs, provided a minimum of  $42\Omega$  of series resistance is used between the VTT supply and the input pin.
- 39. The current Micron part operates below the slowest JEDEC operating frequency of 83 MHz. As such, future die may not reflect this option.

## Figure 9: Pull-Up Characteristics



- 40. Random addressing changing and 50 percent of data changing at every transfer.
- 41. Random addressing changing and 100 percent of data changing at every transfer.



- 42. CKE must be active (high) during the entire time a refresh command is executed. That is, from the time the AUTO REFRESH command is registered, CKE must be active at each rising clock edge, until <sup>t</sup>REF later.
- 43. IDD2N specifies the DQ, DQS, and DM to be driven to a valid high or low logic level. IDD2Q is similar to IDD2F except IDD2Q specifies the address and control inputs to remain stable. Although IDD2F, IDD2N, and IDD2Q are similar, IDD2F is "worst case."
- 44. Whenever the operating frequency is altered, not including jitter, the DLL is required to be reset. This is followed by 200 clock cycles.


- 45. Leakage number reflects the worst case leakage possible through the module pin, not what each memory device contributes.
- 46. When an input signal is HIGH or LOW, it is defined as a steady state logic HIGH or LOW.
- 47. This is the DC voltage supplied at the DDR SDRAM device and is inclusive of all noise up to 20 MHz. Any noise above 20 MHz at the DDR SDRAM device generated from any source other than the device itself may not exceed the DC voltage range of  $\pm 2.5V \pm 0.2V$ .

#### Initialization

To ensure device operation the DRAM must be initialized as described below:

- 1. Simultaneously apply power to VDD and VDDQ.
- 2. Apply VREF and then VTT power.
- 3. Assert and hold CKE at a LVCMOS logic low.
- 4. Provide stable CLOCK signals.
- 5. Wait at least 200 µs.
- 6. Bring CKE high and provide at least one NOP or DESELECT command. At this point the CKE input changes from a LVCMOS input to a SSTL2 input only and will remain a SSTL\_2 input unless a power cycle occurs.
- 7. Perform a PRECHARGE ALL command.
- 8. Wait at least <sup>t</sup>RP time, during this time NOPs or DESELECT commands must be given.
- 9. Using the LMR command program the Extended Mode Register (E0 = 0 to enable the DLL and E1 = 0 for normal drive or E1 = 1 for reduced drive, E2 through En must be set to 0; where n = most significant bit).
- 10. Wait at least <sup>t</sup>MRD time, only NOPs or DESELECT commands are allowed.
- 11. Using the LMR command program the Mode Register to set operating parameters and to reset the DLL. Note at least 200 clock cycles are required between a DLL reset and any READ command.
- 12. Wait at least <sup>t</sup>MRD time, only NOPs or DESELECT commands are allowed.
- 13. Issue a PRECHARGE ALL command.
- 14. Wait at least <sup>t</sup>RP time, only NOPs or DESELECT commands are allowed.
- 15. Issue an AUTO REFRESH command (Note this may be moved prior to step 13).
- 16. Wait at least <sup>t</sup>RFC time, only NOPs or DESELECT commands are allowed.
- 17. Issue an AUTO REFRESH command (Note this may be moved prior to step 13).
- 18. Wait at least <sup>t</sup>RFC time, only NOPs or DESELECT commands are allowed.
- 19. Although not required by the Micron device, JEDEC requires a LMR command to clear the DLL bit (set M8 = 0). If a LMR command is issued the same operating parameters should be utilized as in step 11.
- 20. Wait at least <sup>t</sup>MRD time, only NOPs or DESELECT commands are allowed.
- 21. At this point the DRAM is ready for any valid command. Note 200 clock cycles are required between step 11 (DLL Reset) and any READ command.


## Figure 10: Initialization Flow Diagram



## **Table 15: PLL Clock Driver Timing Requirements and Switching Characteristics Note: 1**

			$0^{\circ}C \le T_{A} \le 70^{\circ}C$ VDD = 2.5V ± 0.2			
PARAMETER	SYMBOL	MIN	NOMINAL	MAX	UNITS	NOTES
Operating Clock Frequency	<sup>f</sup> CK	60	-	170	MHz	2, 3
Input Duty Cycle	<sup>t</sup> DC	40	-	60	%	
Stabilization Time	<sup>t</sup> STAB	=	-	100	ms	4
Cycle to Cycle Jitter	<sup>t</sup> JIT <sub>cc</sub>	-75	-	75	ps	
Static Phase Offset	<sup>t</sup> Ø	-50	0	50	ps	5
Output Clock Skew	<sup>t</sup> SK <sub>o</sub>	-	-	100	ps	
Period Jitter	<sup>t</sup> JIT <sub>PER</sub>	-75	-	75	ps	6
Half-Period Jitter	<sup>t</sup> JIT <sub>HPER</sub>	-100	-	100	ps	6
Input Clock Slew Rate	<sup>t</sup> LS <sub>I</sub>	1.0	-	4	V/ns	
Output Clock Slew Rate	<sup>t</sup> LS <sub>o</sub>	1.0	-	2	V/ns	7

- 1. The timing and switching specifications for the PLL listed above are critical for proper operation of the DDR SDRAM Registered DIMMs. These are meant to be a subset of the parameters for the specific device used on the module. Detailed information for this PLL is available in JEDEC Standard JESD82.
- 2. The PLL must be able to handle spread spectrum induced skew.
- 3. Operating clock frequency indicates a range over which the PLL must be able to lock, but in which it is not required to meet the other timing parameters. (Used for low-speed system debug.)
- 4. Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal after power up.
- 5. Static Phase Offset does not include Jitter.
- 6. Period Jitter and Half-Period Jitter specifications are separate specifications that must be met independently of each other.
- 7. The Output Slew Rate is determined from the IBIS model:





100 Ambient Temperature = 25° C 90 I<sub>max</sub>- memory stress software 80 **Degrees Celsius** 70 Tave- memory stress software 60 50 Tave- 3D gaming software 40 30 Minimum Air Flow 20 0.5 0.0 Air Flow (meters/sec)

Figure 11: Component Case Temperature vs. Air Flow

- 1. Micron Technology, Inc. recommends a minimum air flow of 1 meter/second (~197 LFM) across all modules.
- 2. The component case temperature measurements shown above were obtained experimentally. The typical system to be used for experimental purposes is a dual-processor 600 MHz work station, fully loaded, with four comparable registered memory modules. Case temperatures charted represent worst-case component locations on modules installed in the internal slots of the system.
- 3. Temperature versus air speed data is obtained by performing experiments with the system motherboard removed from its case and mounted in a Eiffel-type low air speed wind tunnel. Peripheral devices installed on the system motherboard for testing are the processor(s) and video card, all other peripheral devices are mounted outside of the wind tunnel test chamber.
- 4. The memory diagnostic software used for determining worst-case component temperatures is a memory diagnostic software application developed for internal use by Micron Technology, Inc.



#### SPD Clock and Data Conventions

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (as shown in Figure 12, Data Validity, and Figure 13, Definition of Start and Stop).


#### **SPD Start Condition**

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

#### **SPD Stop Condition**

All communications are terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device into standby power mode.

Figure 12: Data Validity



#### SPD Acknowledge

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (as shown in Figure 14, Acknowledge Response from Receiver).

The SPD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a WRITE operation have been selected, the SPD device will respond with an acknowledge after the receipt of each subsequent eight-bit word. In the read mode the SPD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.

Figure 13: Definition of Start and Stop





Figure 14: Acknowledge Response from Receiver





## **Table 16: EEPROM Device Select Code**


Most significant bit (b7) is sent first

SELECT CODE		DEVICE TYPE IDENTIFIER				IP ENAB	R₩	
SEECT CODE	b7	b6	b5	b4	b3	b2	b1	b0
Memory Area Select Code (two arrays)	1	0	1	0	SA2	SA1	SA0	RW
Protection Register Select Code	0	1	1	0	SA2	SA1	SA0	RW

**Table 17: EEPROM Operating Modes** 

MODE	RW BIT	WC	BYTES	INITIAL SEQUENCE
Current Address Read	1	VIH or VIL	1	START, Device Select, RW = '1'
Random Address Read	0	VIH or VIL	1	START, Device Select, $R\overline{W} = '0'$ , Address
	1	VIH or VIL	1	reSTART, Device Select, RW = '1'
Sequential Read	1	VIH or VIL	≥ 1	Similar to Current or Random Address Read
Byte Write	0	VIL	1	START, Device Select, RW = '0'
Page Write	0	VIL	≤ 16	START, Device Select, RW = '0'

Figure 15: SPD EEPROM Timing Diagram



## **Table 18: Serial Presence-Detect EEPROM DC Operating Conditions**

All voltages referenced to Vss; VDDSPD = +2.3V to +3.6V

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS
SUPPLY VOLTAGE	VDD	2.3	3.6	V
INPUT HIGH VOLTAGE: Logic 1; All inputs	VIH	VDD x 0.7	VDD + 0.5	V
INPUT LOW VOLTAGE: Logic 0; All inputs	VIL	-1	VDD x 0.3	V
OUTPUT LOW VOLTAGE: IOUT = 3mA	Vol	-	0.4	V
INPUT LEAKAGE CURRENT: VIN = GND to VDD	lu	-	10	μΑ
OUTPUT LEAKAGE CURRENT: VOUT = GND to VDD	ILO	-	10	μΑ
STANDBY CURRENT:	ISB	-	30	μΑ
SCL = SDA = VDD - 0.3V; All other inputs = Vss or VDD				
POWER SUPPLY CURRENT: SCL clock frequency = 100 KHz	IDD	-	2	mA

## **Table 19: Serial Presence-Detect EEPROM AC Operating Conditions**

All voltages referenced to Vss; VDDSPD = +2.3V to +3.6V

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
SCL LOW to SDA data-out valid	<sup>t</sup> AA	0.2	0.9	μs	1
Time the bus must be free before a new transition can start	<sup>t</sup> BUF	1.3		μs	
Data-out hold time	<sup>t</sup> DH	200		ns	
SDA and SCL fall time	<sup>t</sup> F		300	ns	2
Data-in hold time	<sup>t</sup> HD:DAT	0		μs	
Start condition hold time	<sup>t</sup> HD:STA	0.6		μs	
Clock HIGH period	<sup>t</sup> HIGH	0.6		μs	
Noise suppression time constant at SCL, SDA inputs	<sup>t</sup> l		50	ns	
Clock LOW period	<sup>t</sup> LOW	1.3		μs	
SDA and SCL rise time	<sup>t</sup> R		0.3	μs	2
SCL clock frequency	<sup>f</sup> SCL		400	KHz	
Data-in setup time	<sup>t</sup> SU:DAT	100		ns	
Start condition setup time	<sup>t</sup> SU:STA	0.6		μs	3
Stop condition setup time	<sup>t</sup> SU:STO	0.6		μs	
WRITE cycle time	<sup>t</sup> WRC		10	ms	4

- 1. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL = 1 and the falling or rising edge of SDA.
- 2. This parameter is sampled.
- 3. For a reSTART condition, or following a WRITE cycle.
- 4. The SPD EEPROM WRITE cycle time (<sup>t</sup>WRC) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal erase/program cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistor, and the EEPROM does not respond to its slave address.



## **Table 20: Serial Presence- Detect Matrix**

"1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"

BYTE	DESCRIPTION	ENTRY (VERSION)	MT18VDDT12872PH		
0	Number of Bytes Used by Micron	128	80		
1	Total Number of Bytes in SPD Device	256	08		
2	Fundamental Memory Type	SDRAM DDR	07		
3	Number of Rows Addresses on Assembly	13	0D		
4	Number of Column Addresses on Assembly	11	0B		
5	Number of Physical Ranks on DIMM	2	02		
6	Module Data With	72	48		
7	Module Data With (Continued)	0	00		
8	Moduel Voltage Interface Levels	SSTL 2.5V	04		
9	SDRAM Cycle Time, ( <sup>t</sup> CK), CAS Latency = 2.5 (see note 1)	6ns (-335) 7ns (-262/-26A)	60 70		
	, ,	7.5ns( -265)	75		
10	SDRAM Access from Clock,( <sup>t</sup> AC), CAS Latency = 2.5	0.7ns (-335) 0.75ns (-262/-26A/-265)	70 75		
11	Module Configuration Type	ECC	02		
12	Refresh Rate/Type	7.8µs/SELF	82		
13	SDRAM Device Width (Primary SDRAM)	8	08		
14	Error-checking SDRAM Data Width	8	08		
15	Minimum Clock Delay, Back-to-Back Random Column Access	1 clock	01		
16	Burst Lengths Supported	2, 4, 8	0E		
17	Number of Banks on SDRAM Device	4	04		
18	CAS Latencies Supported	2.5, 2	OC		
19	CS Latency	0	01		
20	WE Latency	1	02		
21	SDRAM Module Attributes	Unbuffered/Diff. Clock	24		
22	SDRAM Device Attributes: General	Fast/Concurrent AP	CO		
23	SDRAM Cycle Time, <sup>t</sup> CK, CAS Latency = 2 (see note 1)	7.5ns (-335/-262/-26A) 10ns (-265)	75 A0		
24	SDRAM Access from CK, <sup>t</sup> AC, CAS Latency = 2	0.7ns (-335) 0.75ns (-262/-26A/-265)	70 75		
25	SDRAM Cycle Time, <sup>t</sup> CK, CAS Latency = 1.5	N/A	00		
26	SDRAM Access From CK, <sup>t</sup> AC, CAS Latency = 1.5	N/A	00		
27	Minimum Row Precharge Time, <sup>t</sup> RP (see note 4)	18ns (-335) 15ns (-262) 20ns (-26A/-265)	48 3C 50		
28	Minimum Row to Row Active, <sup>t</sup> RRD	12ns (-335) 15 ns (-262/-26A/-265)	30 3C		
29	Minimum RAS# to CAS# Delay, <sup>†</sup> RCD (see note 4)	18ns (-335) 15ns (-262) 20ns (-26A/-265)	48 3C 50		
30	Minimum RAS# Pulse Width, <sup>t</sup> RAS (see note 2)	42ns (-335) 45ns (-262/-26A/-265)	2A 2D		
31	Module Rank Density	512MB	80		
32	Address and Command Setup Time, <sup>†</sup> IS (see note 3)	0.8ns (-335) 1ns (-262/-26A/-265)	80 A0		

## **Table 20: Serial Presence- Detect Matrix (Continued)**


"1"/"0": Serial Data, "driven to HIGH"/" driven to LOW"

BYTE	DESCRIPTION	ENTRY (VERSION)	MT18VDDT12872PH
33	Address and Command Hold Time, <sup>t</sup> IH (see note 3)	0.8ns (-335) 1ns (-262/-26A/-265)	80 A0
34	Data/ Data Mask Input Setup Time, <sup>t</sup> DS	0.45ns (-335) 0.5ns (-262/-26A/-265)	45 50
35	Data/ Data Mask Input Hold Time, <sup>t</sup> DH	0.45ns (-335) 0.5ns (-262/-26A/-265)	45 50
36-40	Reserved		00
41	Minimum Active Auto Refresh Time, <sup>t</sup> RC	60ns (-335/-262) 65ns (-26A/-265)	3C 41
42	Minimum Auto Refresh to Active/Auto Refresh Command Period, <sup>t</sup> RFC	72ns (-335) 75ns (-262/-26A/-265)	48 4B
43	SDRAM Device Max Cycle Time, <sup>t</sup> CK <sub>MAX</sub>	12ns (-335) 13ns (-262/-26A/-265)	30 34
44	SDRAM Device Max DQS–DQ Skew Time, <sup>t</sup> DQSQ	0.40ns (-335) 0.5ns (-262/-26A/-265)	2D 32
45	SDRAM Device Max Read Data Hold Skew Factor, <sup>†</sup> QHS	0.5ns (-335) 0.75ns (-262/-26A/-265)	55 75
46	Reserved		00
47	DIMM Height		01
48–61	Reserved		00
62	SPD Revision	Release 1.0	10
63	Checksum for Bytes 0–62	-335 -262 -26A -265	7F 12 3F 6F
64	Manufacturer's JEDEC ID Code	MICRON	2C
65-71	Manufacturer's JEDEC ID Code (Continued)		00
72	Manufacturing Location	01–12	01-0C
73-90	Module Part Number (ASCII)		Variable Data
91	PCB Identification Code	1–9	01–09
92	Identification Code (Continued)	0	00
93	Year of Manufacture in BCD		Variable Data
94	Week of Manufacture in BCD		Variable Data
95-98	Module Serial Number		Variable Data
99-127	Manufacturer-Specific Data (RSVD)		-

- 1. Device latencies used for SPD values.
- 2. The value of <sup>t</sup>RAS used for -262/-26A/-265 modules is calculated from <sup>t</sup>RC <sup>t</sup>RP. Actual device spec value is 40 ns.
- 3. The JEDEC SPD specification allows fast or slow slew rate values for these bytes. The worst-case (slow slew rate) value is represented here. Systems requiring the fast slew rate setup and hold values are supported, provided the faster minimum slew rate is met.
- 4. The value of <sup>t</sup>RP, <sup>t</sup>RCD, and <sup>t</sup>RAP for -335 modules indicated as 18ns to align with industry specifications; actual DDR SDRAM device specification is 15ns.



Figure 16: 200-Pin SODIMM Dimensions



NOTE:

All dimensions are in inches (millimeters);  $\frac{MAX}{MIN}$  or typical where noted.

## **Data Sheet Designation**

**Released (No Mark):** This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production

devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900

E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992

Micron, the M logo, and the Micron logo are trademarks and/or service marks of Micron Technology, Inc.

All other trademarks are the property of their respective owners.