SMALL-OUTLINE DDR SDRAM DIMM

MT18VDDT12872PH(I) – 1GB

For the lastest data sheet, please refer to the Micron® Web site: www.micron.com/module.

Features

- 200-pin, small-outline, dual in-line memory module (SODIMM)
- Supports ECC error detection and correction
- Fast data transfer rate: PC2100 and PC2700
- Utilizes 267 MT/s and 333 MT/s DDR SDRAM components
- 1GB (128 Meg x 72, stacked)
- $V_{DD} = V_{DDQ} = +2.5V$
- $V_{DDSPD} = +2.3V$ to $+3.6V$
- 2.5V I/O (SSTL_2 compatible)
- Commands entered on each positive CK edge
- DQS edge-aligned with data for READs; center-aligned with data for WRITEs
- Internal, pipelined double data rate (DDR) architecture; two data accesses per clock cycle
- Bidirectional data strobe (DQS) transmitted/received with data—i.e., source-synchronous data capture
- Differential clock inputs CK and CK#
- Four internal device banks for concurrent operation
- Programmable burst lengths: 2, 4, or 8
- Auto precharge option
- Auto Refresh and Self Refresh Modes
- $7.8125\mu s$ maximum average periodic refresh interval
- Serial Presence Detect (SPD) with EEPROM
- Programmable READ CAS latency
- Gold edge contacts

Figure 1: 200-Pin SODIMM (MO-224)

Height 1.25in. (31.75mm)

OPTIONS	MARKING
• Operating Temperature Range	
Commercial ($0°C \le T_A \le +70°C$)	None
Industrial ($-40°C \le T_A \le +85°C$)	I^2
• Package	
200-pin SODIMM (standard)	G
200-pin SODIMM (lead-free)	Y
• Clock Frequency/CAS Latency	
167 MHz (333 MT/s) CL = 2.5[1]	-335
133 MHz (266 MT/s) CL = 2[1]	-262
133 MHz (266 MT/s) CL = 2[1]	-26A
133 MHz (266 MT/s) CL = 2.5[1]	-265
• PCB Height	
Standard 1.25in. (31.75mm)	

NOTE: 1. CL = Device CAS (READ) Latency.
        2. Consult Micron for product availability.

Table 1:   Address Table

	1GB
Refresh Count	8K
Row Addressing	8K (A0–A12)
Device Bank Addressing	4 (BA0, BA1)
Base Device Configuration	512Mb (64 Meg x 8)
Column Addressing	2K (A0–A9, A11)
Module Rank Addressing	2 (S0#, S1#)

Table 2: Part Numbers and Timing Parameters

| PART NUMBER	MODULE DENSITY	CONFIGURATION	MODULE BANDWIDTH	MEMORY CLOCK/ DATA RATE	CLOCK LATENCY (CL - ^{t}RCD - ^{t}RP)
MT18VDDT12872PHG-335__	1GB	128 Meg x 72	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT18VDDT12872PHY-335__	1GB	128 Meg x 72	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT18VDDT12872PHG-262__	1GB	128 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-2-2
MT18VDDT12872PHY-262__	1GB	128 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-2-2
MT18VDDT12872PHG-26A__	1GB	128 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-3-3
MT18VDDT12872PHY-26A__	1GB	128 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-3-3
MT18VDDT12872PHG-265__	1GB	128 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3
MT18VDDT12872PHY-265__	1GB	128 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3

NOTE:

All part numbers end with a two-place code (not shown), designating component and PCB revisions. Consult factory for current revision codes. Example: MT18VDDT12872PHG-335A1.

Table 3: Pin Assignment (200-Pin SODIMM Front)

PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
1	VREF	51	VSS	101	A9	151	DQ42
3	VSS	53	DQ19	103	VSS	153	DQ43
5	DQ0	55	DQ24	105	A7	155	VDD
7	DQ1	57	VDD	107	A5	157	VDD
9	Vdd	59	DQ25	109	A3	159	VSS
11	DQS0	61	DQS3	111	A1	161	VSS
13	DQ2	63	VSS	113	VDD	163	DQ48
15	VSS	65	DQ26	115	A10/AP	165	DQ49
17	DQ3	67	DQ27	117	BA0	167	VDD
19	DQ8	69	VDD	119	WE#	169	DQS6
21	VDD	71	CB0	121	S0#	171	DQ50
23	DQ9	73	CB1	123	NC	173	VSS
25	DQS1	75	VSS	125	VSS	175	DQ51
27	VSS	77	DQS8	127	DQ32	177	DQ56
29	DQ10	79	CB2	129	DQ33	179	VDD
31	DQ11	81	VDD	131	VDD	181	DQ57
33	VDD	83	CB3	133	DQS4	183	DQS7
35	CK0	85	NC	135	DQ34	185	VSS
37	CK0#	87	VSS	137	VSS	187	DQ58
39	VSS	89	NC	139	DQ35	189	DQ59
41	DQ16	91	NC	141	DQ40	191	VDD
43	DQ17	93	VDD	143	VDD	193	SDA
45	VDD	95	CKE1	145	DQ41	195	SCL
47	DQS2	97	NC	147	DQS5	197	VDDSPD
49	DQ18	99	A12	149	VSS	199	NC

Table 4: Pin Assignment (200-Pin SODIMM Back)

PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
2	VREF	52	VSS	102	A8	152	DQ46
4	VSS	54	DQ23	104	VSS	154	DQ47
6	DQ4	56	DQ28	106	A6	156	VDD
8	DQ5	58	VDD	108	A4	158	NC
10	VDD	60	DQ29	110	A2	160	NC
12	DM0	62	DM3	112	A0	162	VSS
14	DQ6	64	VSS	114	VDD	164	DQ52
16	VSS	66	DQ30	116	BA1	166	DQ53
18	DQ7	68	DQ31	118	RAS#	168	VDD
20	DQ12	70	VDD	120	CAS#	170	DM6
22	VDD	72	CB4	122	S1#	172	DQ54
24	DQ13	74	CB5	124	NC	174	VSS
26	DM1	76	VSS	126	VSS	176	DQ55
28	VSS	78	DM8	128	DQ36	178	DQ60
30	DQ14	80	CB6	130	DQ37	180	VDD
32	DQ15	82	VDD	132	VDD	182	DQ61
34	VDD	84	CB7	134	DM4	184	DM7
36	VDD	86	NC	136	DQ38	186	VSS
38	VSS	88	VSS	138	VSS	188	DQ62
40	VSS	90	VSS	140	DQ39	190	DQ63
42	DQ20	92	VDD	142	DQ44	192	VDD
44	DQ21	94	VDD	144	VDD	194	SA0
46	VDD	96	CKE0	146	DQ45	196	SA1
48	DM2	98	NC	148	DM5	198	SA2
50	DQ22	100	A11	150	VSS	200	NC

Figure 2: Module Layout

Front View

Back View

PIN 1   (all odd pins)   PIN 199

PIN 200   (all even pins)   PIN 2

■ Indicates a VDD or VDDQ pin   ■ Indicates a VSS pin

Table 5: Pin Descriptions

Pin numbers may not correlate with symbols; refer to Pin Assignment Tables on page 3 for more information

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
118, 119, 120	WE#, CAS#, RAS#	Input	Command Inputs: RAS#, CAS#, and WE# (along with S#) define the command being entered.
35, 37	CK0, CK0#	Input	Clock: CK and CK# are differential clock inputs distributed through an on-board PLL to all devices. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK#. Output data (DQ and DQS) is referenced to the crossings of CK and CK#.
95, 96	CKE0, CKE1	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock, input buffers.and output drivers. Taking CKE LOW provides PRECHARGE POWER- DOWN and SELF REFRESH operations (all device banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any device bank). CKE is synchronous for POWER-DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit and for disabling the outputs. CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK, CK# and CKE) are disabled during POWER-DOWN. Input buffers (excluding CKE) are disabled during SELF REFRESH. CKE is an SSTL_2 input but will detect an LVCMOS LOW level after VDD is applied and until CKE is first brought HIGH. After CKE is brought HIGH, it becomes an SSTL_2 input only.
121, 122	S0#, S1#	Input	Chip Select: S# enables (registered LOW) and disables (registered HIGH) the command decoder. All com- mands are masked when S# is registered HIGH. S# is considered part of the command code.
117, 116	BA0, BA1	Input	Bank Address: BA0 and BA1 define to which device bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied.
99, 100, 101,102, 105, 106, 107, 108, 109, 110, 111, 112, 115	A0–A12	Input	Address Inputs: A0–A12 provide the row address for ACTIVE commands, and the column address, and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective device bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one device bank (A10 LOW, device bank selected by BA0, BA1) or all device banks (A10 HIGH). The address inputs also provide the op-code during a MODE REGISTER SET command. BA0 and BA1 define which mode register (mode register or extended mode register) is loaded during the LOAD MODE REGISTER command.
11, 25, 47, 61, 77, 133, 147,169, 183	DQS0–DQS8	Input/ Output	Data Strobe: Output with READ data, input with WRITE data. DQS is edge-aligned with READ data, centered in WRITE data. Used to capture data.
12, 26, 48, 62, 78, 134, 148, 170, 184	DM0–DM8	Input	Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM pins are input-only, the DM loading is designed to match that of DQ and DQS pins.
71, 72, 73, 74, 79, 80, 83, 84	CB0–CB7	Input/ Output	Check Bits.

Table 5: Pin Descriptions

Pin numbers may not correlate with symbols; refer to Pin Assignment Tables on page 3 for more information

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
5, 6, 7, 8, 13, 14, 17, 18, 19, 20, 23, 24, 29, 30, 31, 32, 41, 42, 43, 44, 49, 50, 53, 54, 55, 56, 59, 60, 61, 65, 66, 67, 68, 127, 128, 129, 130, 135, 136, 139, 140, 141, 142, 145, 146, 151, 152, 153, 154, 163, 164, 165, 166, 171, 172, 175, 176, 177, 181, 182, 187, 188, 189, 190	DQ0–DQ63	Input/ Output	Data I/Os: Data bus.
195	SCL	Input	Serial Clock for Presence-Detect: SCL is used to synchronize the presence-detect data transfer to and from the module.
194, 196, 198	SA0–SA2	Input	Presence-Detect Address Inputs: These pins are used to configure the presence-detect device.
193	SDA	Input/ Output	Serial Presence-Detect Data: SDA is a bidirectional pin used to transfer addresses and data into and out of the presence-detect portion of the module.
1, 2	V_{REF}	Supply	SSTL_2 reference voltage.
9, 10, 21, 22, 33, 34, 36, 45, 46, 57, 58, 69, 70, 81, 82, 92, 93, 94, 113, 114, 131, 132, 143, 144, 155, 156, 157, 167, 168, 179, 180, 191, 192	V_{DD}	Supply	DQ Power Supply: +2.5V ±0.2V.
3, 4, 15, 16, 27, 28, 38, 39, 40, 51, 52, 63, 64, 75, 76, 87, 88, 90, 103, 104, 125, 126, 137, 138, 149, 150, 159, 161, 162, 173, 174, 185, 186	V_{SS}	Supply	Ground.
197	V_{DDSPD}	Supply	Serial EEPROM positive power supply: +2.3V to +3.6V.
85, 86, 89, 91, 97, 98, 123, 124, 158, 160, 200	NC	–	No Connect: These pins should be left unconnected.

Figure 3: Functional Block Diagram

NOTE:

1. All resistor values are 22Ω unless otherwise specified.
2. 'b' = bottom portion of stacked SDRAM, 't' = top portion of stacked SDRAM.
3. Per industry standard, Micron modules utilize various component speed grades, as referenced in the module part numbering guide at www.micron.com/numberguide.

Standard modules use the following DDR SDRAM devices:
MT46V64M8TG (1GB)

Low-power modules use the following DDR SDRAM devices:
MT46V64M8P (1GB)

Contact Micron for information on IT modules.

General Description

The MT18VDDT12872PH is a high-speed CMOS, dynamic random-access, 1GB memory module organized in x72 (ECC) configuration. DDR SDRAM modules use internally configured quad-bank DDR SDRAM devices.

DDR SDRAM modules use a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR SDRAM module effectively consists of a single 2n-bit wide, one-clock-cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is an intermittent strobe transmitted by the DDR SDRAM device during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs.

DDR SDRAM modules operate from differential clock inputs (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK. A phase-lock loop (PLL) device on the module is used to redrive the differential clock signals to the DDR SDRAM devices to minimize system clock loading.

Read and write accesses to DDR SDRAM modules are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the device bank and row to be accessed (BA0, BA1 select device bank; A0–A12 select the row address). The address bits registered coincident with the READ or WRITE command are used to select the device bank and the starting device column location for the burst access.

DDR SDRAM modules provide for programmable read or write burst lengths of 2, 4, or 8 locations. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

The pipelined, multibank architecture of DDR SDRAM modules allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided, along with a power-saving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL_2. All outputs are SSTL_2, Class II compatible. For more information regarding DDR SDRAM operation, refer to the 512Mb DDR SDRAM data sheets.

PLL Operation

A phase-lock loop (PLL) on the module is used to redrive the differential clock signals CK and CK# to the DDR SDRAM devices to minimize system clock loading.

Serial Presence-Detect Operation

These DDR SDRAM modules incorporate serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 128 bytes can be programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/ WRITE operations between the master (system logic) and the slave EEPROM device (module) occur via a standard I^2C bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA (2:0), which provide eight unique DIMM/EEPROM addresses. Write protect (WP) is tied to ground on the module, permanently disabling hardware write protect.

Mode Register Definition

The mode register is used to define the specific mode of operation of the DDR SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency and an operating mode, as shown in the Mode Register Diagram. The mode register is programmed via the MODE REGISTER SET command (with BA0 = 0 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power (except for bit A8, which is self-clearing).

Reprogramming the mode register will not alter the contents of the memory, provided it is performed correctly. The mode register must be loaded (reloaded) when all device banks are idle and no bursts are in progress, and the controller must wait the specified

time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

Mode register bits A0–A2 specify the burst length, A3 specifies the type of burst (sequential or interleaved), A4–A6 specify the CAS latency, and A7–A12 specify the operating mode.

Burst Length

Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable, as shown in Figure 4, Mode Register Definition Diagram. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 2, 4, or 8 locations are available for both the sequential and the interleaved burst types.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1–A*i* when the burst length is set to two, by A2–A*i* when the burst length is set to four and by A3–A*i* when the burst length is set to eight (where A*i* is the most significant column address bit for a given configuration; see note 5 of Table 6, Burst Definition Table, on page 9). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both read and write bursts.

Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 6, Burst Definition Table, on page 9.

Read Latency

The READ latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The latency can be set to 2 or 2.5 clocks, as shown in Figure 5, CAS Latency Diagram, on page 9.

Figure 4: Mode Register Definition Diagram

Address Bus: BA1 BA0 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0

Mode Register (Mx): 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0

0* | 0* | Operating Mode | CAS Latency | BT | Burst Length

* M14 and M13 (BA1 and BA0) must be "0, 0" to select the base mode register (vs. the extended mode register).

			Burst Length
M2	M1	M0	M3 = 0
0	0	0	Reserved
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

M3	Burst Type
0	Sequential
1	Interleaved

M6	M5	M4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2
0	1	1	3
1	0	0	Reserved
1	0	1	Reserved
1	1	0	2.5
1	1	1	Reserved

M12	M11	M10	M9	M8	M7	M6-M0	Operating Mode
0	0	0	0	0	0	Valid	Normal Operation
0	0	0	0	1	0	Valid	Normal Operation/Reset DLL
-	-	-	-	-	-	-	All other states reserved

Table 6: Burst Definition Table

BURST LENGTH	STARTING COLUMN ADDRESS			ORDER OF ACCESSES WITHIN A BURST	
				TYPE = SEQUENTIAL	TYPE = INTERLEAVED
2			A0		
			0	0-1	0-1
			1	1-0	1-0
4		A1	A0		
		0	0	0-1-2-3	0-1-2-3
		0	1	1-2-3-0	1-0-3-2
		1	0	2-3-0-1	2-3-0-1
		1	1	3-0-1-2	3-2-1-0
8	A2	A1	A0		
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0

NOTE:

1. For a burst length of two, A1–Ai select the two- data-element block; A0 selects the first access within the block.
2. For a burst length of four, A2–Ai select the four- data-element block; A0–A1 select the first access within the block.
3. For a burst length of eight, A3–Ai select the eight-data-element block; A0–A2 select the first access within the block.
4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
5. ii = 9, 11

Table 7: CAS Latency (CL) Table

SPEED	ALLOWABLE OPERATING CLOCK FREQUENCY (MHZ)	
	CL = 2	CL = 2.5
-335	75 ≤ f ≤ 133	75 ≤ f ≤ 167
-262	75 ≤ f ≤ 133	75 ≤ f ≤ 133
-26A	75 ≤ f ≤ 133	75 ≤ f ≤ 133
-265	75 ≤ f ≤ 100	75 ≤ f ≤ 133

Figure 5: CAS Latency Diagram

Burst Length = 4 in the cases shown
Shown with nominal ^tAC, ^tDQSCK, and ^tDQSQ

TRANSITIONING DATA   DON'T CARE

If a READ command is registered at clock edge *n*, and the latency is *m* clocks, the data will be available nominally coincident with clock edge *n* + *m*. Table 7, CAS Latency (CL) Table, on page 9, indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

Operating Mode

The normal operating mode is selected by issuing a MODE REGISTER SET command with bits A7–A12 each set to zero, and bits A0–A6 set to the desired values.

A DLL reset is initiated by issuing a MODE REGISTER SET command with bits A7 and and A9–A12 each set to zero, bit A8 set to one, and bits A0–A6 set to the desired values. Although not required by the Micron device, JEDEC specifications recommend when a LOAD MODE REGISTER command is issued to reset the DLL, it should always be followed by a LOAD MODE REGISTER command to select normal operating mode.

All other combinations of values for A7–A12 are reserved for future use and/or test modes. Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

Extended Mode Register

The extended mode register controls functions beyond those controlled by the mode register; these additional functions are DLL enable/disable and output drive strength. These functions are controlled via the bits shown in the Extended Mode Register Definition Diagram. The extended mode register is programmed via the LOAD MODE REGISTER command to the mode register (with BA0 = 1 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power. The enabling of the DLL should always be followed by a LOAD MODE REGISTER command to the mode register (BA0, BA1 both low) to reset the DLL.

The extended mode register must be loaded when all device banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation.

DLL Enable/Disable

The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having

disabled the DLL for the purpose of debug or evaluation. (When the device exits self refresh mode, the DLL is enabled automatically.) Any time the DLL is enabled, 200 clock cycles must occur before a READ command can be issued.

Figure 6: Extended Mode Register Definition Diagram

NOTE:
1. E14 and E13 (BA1 and BA0) must be "0, 1" to select the Extended Mode Register (vs. the base Mode Register).
2. The QFC# option is not supported.

Commands

Table 8, Commands Truth Table, and Table 9, DM Operation Truth Table, provide a general reference of available commands. For a more detailed description of commands and operations, refer to the Micron 512Mb DDR SDRAM component data sheets.

Table 8:   Commands Truth Table

CKE is HIGH for all commands shown except SELF REFRESH

NAME (FUNCTION)	CS#	RAS#	CAS#	WE#	ADDR	NOTES
DESELECT (NOP)	H	X	X	X	X	1
NO OPERATION (NOP)	L	H	H	H	X	1
ACTIVE (Select device bank and activate row)	L	L	H	H	Bank/Row	2
READ (Select device bank and column, and start READ burst)	L	H	L	H	Bank/Col	3
WRITE (Select device bank and column, and start WRITE burst)	L	H	L	L	Bank/Col	3
BURST TERMINATE	L	H	H	L	X	4
PRECHARGE (Deactivate row in device bank or banks)	L	L	H	L	Code	5
AUTO REFRESH or SELF REFRESH (Enter self refresh mode)	L	L	L	H	X	6, 7
LOAD MODE REGISTER	L	L	L	L	Op-Code	8

NOTE:
1. DESELECT and NOP are functionally interchangeable.
2. BA0–BA1 provide device bank address and A0–A12 provide row address.
3. BA0–BA1 provide device bank address; A0–A9, A11 (1GB) provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), and A10 LOW disables the auto precharge feature.
4. Applies only to read bursts with auto precharge disabled; this command is undefined (and should not be used) for READ bursts with auto precharge enabled and for WRITE bursts.
5. A10 LOW: BA0–BA1 determine which device bank is precharged. A10 HIGH: all device banks are precharged and BA0–BA1 are "Don't Care."
6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
7. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.
8. BA0–BA1 select either the mode register or the extended mode register (BA0 = 0, BA1 = 0 select the mode register; BA0 = 1, BA1 = 0 select extended mode register; other combinations of BA0–BA1 are reserved). A0–A12 provide the op-code to be written to the selected mode register.

Table 9:   DM Operation Truth Table

Used to mask write data; provided coincident with the corresponding data

NAME (FUNCTION)	DM	DQS
Write Enable	L	Valid
Write Inhibit	H	X

Absolute Maximum Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

VDD Supply Voltage Relative to VSS . . . . -1V to +3.6V
VDDQ Supply Voltage Relative to VSS . . . -1V to +3.6V
VREF and Inputs Voltage
    Relative to VSS . . . . -1V to +3.6V
I/O Pins Voltage
    Relative to VSS. . . . . -0.5V to VDDQ +0.5V

Operating Temperature
    TA (commercial - ambient) . . . . .0°C to +70°C
    TA (industrial - ambient) . . . . -40°C to +85°C
Storage Temperature (plastic) . . . . . . -55°C to +150°C
Short Circuit Output Current. 50mA

Table 10:   DC Electrical Characteristics and Operating Conditions

Notes: 1–5, 14, 46; notes appear on pages 16–19; 0°C ≤ TA ≤ +70°C; VDD = VDDQ = +2.5V ±0.2V

PARAMETER/CONDITION		SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage		VDD	2.3	2.7	V	31, 35
I/O Supply Voltage		VDDQ	2.3	2.7	V	31, 35, 38
I/O Reference Voltage		VREF	0.49 x VDDQ	0.51 x VDDQ	V	6, 38
I/O Termination Voltage (system)		VTT	VREF - 0.04	VREF + 0.04	V	7, 38
Input High (Logic 1) Voltage		VIH(DC)	VREF + 0.15	VDD + 0.3	V	25
Input Low (Logic 0) Voltage		VIL(DC)	-0.3	VREF - 0.15	V	25
INPUT LEAKAGE CURRENT Any input 0V ≤ VIN ≤ VDD, VREF pin 0V ≤ VIN ≤ 1.35V (All other pins not under test = 0V)	Command/Address, RAS#, CAS#, WE#, CKE	II	-36	36	µA	45
	S#	II	-18	18	µA	
	CK,CK#	II	-5	5	µA	
	DM	II	-4	4	µA	
OUTPUT LEAKAGE CURRENT (DQ disabled; 0V ≤ VOUT ≤ VDDQ)	DQ, DQS	IOZ	-10	10	µA	45
OUTPUT LEVELS: High Current (VOUT = VDDQ-0.373V, minimum VREF, minimum VTT) Low Current (VOUT = 0.373V, maximum VREF, maximum VTT)		IOH	-16.8	–	mA	32, 33
		IOL	16.8	–	mA	

Table 11:   AC Input Operating Conditions

Notes: 1–5, 14, 46; notes appear on pages 16–19; 0°C ≤ TA ≤ +70°C; VDD = VDDQ = +2.5V ±0.2V

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage	VIH(AC)	VREF + 0.310	–	V	12, 25, 34
Input Low (Logic 0) Voltage	VIL(AC)	–	VREF - 0.310	V	12, 25, 34
I/O Reference Voltage	VREF(AC)	0.49 x VDDQ	0.51 x VDDQ	V	6

Table 12: I_{DD} Specifications and Conditions – 1GB

DDR SDRAM devices only;

Notes: 1–5, 8, 10, 12, 46; notes appear on pages 16–19; $0°C \leq T_A \leq +70°C$; $V_{DD} = V_{DDQ} = +2.5V \pm 0.2V$

PARAMETER/CONDITION		SYMBOL	MAX			UNITS	NOTES
			-335	-262	-26A/-265		
OPERATING CURRENT: One device bank; Active-Precharge; ^{t}RC = ^{t}RC (MIN); ^{t}CK = ^{t}CK (MIN); DQ, DM and DQS inputs changing once per clock cyle; Address and control inputs changing once every two clock cycles		I_{DD0}[a]	1,215	1,215	1,080	mA	20, 40
OPERATING CURRENT: One device bank; Active-Read-Precharge; Burst = 4; ^{t}RC = ^{t}RC (MIN); ^{t}CK = ^{t}CK (MIN); I_{OUT} = 0mA; Address and control inputs changing once per clock cycle		I_{DD1}[a]	1,485	1,485	1,350	mA	20, 40
PRECHARGE POWER-DOWN STANDBY CURRENT: All device banks idle; Power-down mode; ^{t}CK = ^{t}CK (MIN); CKE = (LOW)		I_{DD2P}[b]	90	90	90	mA	21, 28, 42
IDLE STANDBY CURRENT: CS# = HIGH; All device banks idle; ^{t}CK = ^{t}CK MIN; CKE = HIGH; Address and other control inputs changing once per clock cycle. V_{IN} = V_{REF} for DQ, DQS, and DM		I_{DD2F}[b]	810	810	720	mA	43
ACTIVE POWER-DOWN STANDBY CURRENT: One device bank active; Power-down mode; ^{t}CK = ^{t}CK (MIN); CKE = LOW		I_{DD3P}[b]	630	630	540	mA	21, 28, 42
ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH; One device bank; Active-Precharge; ^{t}RC = RAS (MAX); ^{t}CK = ^{t}CK (MIN); DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle		I_{DD3N}[b]	810	810	720	mA	
OPERATING CURRENT: Burst = 2; Reads; Continuous burst; One device bank active; Address and control inputs changing once per clock cycle; CK = ^{t}CK (MIN); I_{OUT} = 0mA		I_{DD4R}[a]	1,530	1,530	1,350	mA	20, 40
OPERATING CURRENT: Burst = 2; Writes; Continuous burst; One device bank active; Address and control inputs changing once per clock cycle; ^{t}CK = ^{t}CK (MIN); DQ, DM, and DQS inputs changing twice per clock cycle		I_{DD4W}[a]	1,620	1,440	1,260	mA	20
AUTO REFRESH CURRENT	^{t}REFC = ^{t}RFC (MIN)	I_{DD5}[b]	5,220	5,220	5,040	mA	20, 42
	^{t}REFC = 7.8125μs	I_{DD5A}[b]	180	180	180	mA	24, 42
SELF REFRESH CURRENT: CKE ≤ 0.2V		I_{DD6}[b]	90	90	90	mA	9
OPERATING CURRENT: Four bank interleaving READs (BL=4) with auto precharge with, ^{t}RC = ^{t}RC (MIN); ^{t}CK = ^{t}CK (MIN); Address and control inputs change only during Active READ, or WRITE commands		I_{DD7}[a]	3,690	3,645	3,195	mA	20, 41

NOTE:

a - Value calculated as one module rank in this operating condition, and all other module ranks in I_{DD2P} (CKE LOW) Mode.

b - Value calculated reflects all module ranks in this operating condition.

Table 13: Capacitance

Note: 11; notes appear on pages 16–19

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Input/Output Capacitance: DQ, DQS, DM	C_{IO}	8.0	-	10.0	pF
Input Capacitance: Command and Address	C_{I1}	36.0	-	54.0	pF
Input Capacitance: S#	C_{I2}	18.0	-	27.0	pF
Input Capacitance: CK, CK#	C_{I3}	-	7.7	-	pF
Input Capacitance: CKE	C_{I4}	18.0	-	27.0	pF

Table 14: Electrical Characteristics and Recommended AC Operating Conditions

DDR SDRAM components only; notes appear on pages 16–19
Notes: 1–5, 12–15, 29, 46; 0°C ≤ T_A ≤ +70°C; V_{DD} = V_{DDQ} = +2.5V ±0.2V

| AC CHARACTERISTICS			-335		-262		-26A/-265			
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Access window of DQ from CK/CK#		^tAC	-0.70	+0.70	-0.75	+0.75	-0.75	0.75	ns	
CK high-level width		^tCH	0.45	0.55	0.45	0.55	0.45	0.55	^tCK	26
CK low-level width		^tCL	0.45	0.55	0.45	0.55	0.45	0.55	^tCK	26
Clock cycle time	CL = 2.5	^tCK (2.5)	6	13	7.5	13	7.5	13	ns	39, 44
	CL = 2	^tCK (2)	7.5	13	7.5	13	7.5/10	13	ns	39, 44
DQ and DM input hold time relative to DQS		^tDH	0.45		0.5		0.5		ns	23, 27
DQ and DM input setup time relative to DQS		^tDS	0.45		0.5		0.5		ns	23, 27
DQ and DM input pulse width (for each input)		^tDIPW	1.75		1.75		1.75		ns	27
Access window of DQS from CK/CK#		^tDQSCK	-0.60	+0.60	-0.75	+0.75	-0.75	+0.75	ns	
DQS input high pulse width		^tDQSH	0.35		0.35		0.35		^tCK	
DQS input low pulse width		^tDQSL	0.35		0.35		0.35		^tCK	
DQS-DQ skew, DQS to last DQ valid, per group, per access		^tDQSQ		0.4		0.5		0.5	ns	22, 23
Write command to first DQS latching transition		^tDQSS	0.75	1.25	0.75	1.25	0.75	1.25	^tCK	
DQS falling edge to CK rising - setup time		^tDSS	0.20		0.20		0.2		^tCK	
DQS falling edge from CK rising - hold time		^tDSH	0.20		0.20		0.2		^tCK	
Half clock period		^tHP	$^tCH,^tCL$		$^tCH,^tCL$		$^tCH, ^tCL$		ns	31
Data-out high-impedance window from CK/CK#		^tHZ		+0.70		+0.75		+0.75	ns	16, 36
Data-out low-impedance window from CK/CK#		^tLZ	-0.70		-0.75		-0.75		ns	16, 37
Address and control input hold time (1 V/ns)		^tIH_F	0.75		0.90		0.90		ns	12
Address and control input setup time (1 V/ns)		^tIS_F	0.75		0.90		0.90		ns	12
Address and control input hold time (0.5 V/ns)		^tIH_S	0.8		1		1		ns	12
Address and control input setup time (0.5 V/ns)		^tIS_S	0.8		1		1		ns	12
Address and Control input pulse width (for each input)		^tIPW	2.2		2.2		2.2		ns	
LOAD MODE REGISTER command cycle time		^tMRD	12		15		15		ns	

Table 14: Electrical Characteristics and Recommended AC Operating Conditions (Continued)

DDR SDRAM components only; notes appear on pages 16–19

AC CHARACTERISTICS		-335		-262		-26A/-265			
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
DQ-DQS hold, DQS to first DQ to go non-valid, per access	^{t}QH	^{t}HP - ^{t}QHS		^{t}HP - ^{t}QHS		^{t}HP - ^{t}QHS		ns	22, 23
Data Hold Skew Factor	^{t}QHS		0.50		0.75		0.75	ns	
ACTIVE to PRECHARGE command	^{t}RAS	42	70,000	40	120,000	40	120,000	ns	30
ACTIVE to READ with Auto precharge command	^{t}RAP	15		15		20		ns	
ACTIVE to ACTIVE/AUTO REFRESH command period	^{t}RC	60		60		65		ns	
AUTO REFRESH command period	^{t}RFC	72		75		78		ns	42
ACTIVE to READ or WRITE delay	^{t}RCD	15		15		20		ns	
PRECHARGE command period	^{t}RP	15		15		20		ns	
DQS read preamble	^{t}RPRE	0.9	1.1	0.9	1.1	0.9	1.1	^{t}CK	36
DQS read postamble	^{t}RPST	0.4	0.6	0.4	0.6	0.4	0.6	^{t}CK	
ACTIVE bank *a* to ACTIVE bank *b* command	^{t}RRD	12		15		15		ns	
DQS write preamble	^{t}WPRE	0.25		0.25		0.25		^{t}CK	
DQS write preamble setup time	^{t}WPRES	0		0		0		ns	18, 19
DQS write postamble	^{t}WPST	0.4	0.6	0.4	0.6	0.4	0.6	^{t}CK	17
Write recovery time	^{t}WR	15		15		15		ns	
Internal WRITE to READ command delay	^{t}WTR	1		1		1		^{t}CK	
Data valid output window (DVW)	na	^{t}QH - ^{t}DQSQ		^{t}QH - ^{t}DQSQ		^{t}QH - ^{t}DQSQ		ns	22
REFRESH to REFRESH command interval	^{t}REFC		70.3		70.3		70.3	μs	21
Average periodic refresh interval	^{t}REFI		7.8		7.8		7.8	μs	21
Terminating voltage delay to V$_{DD}$	^{t}VTD	0		0		0		ns	
Exit SELF REFRESH to non-READ command	^{t}XSNR	75		75		75		ns	
Exit SELF REFRESH to READ command	^{t}XSRD	200		200		200		^{t}CK	

Notes

1. All voltages referenced to V_{SS}.
2. Tests for AC timing, I_{DD}, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
3. Outputs measured with equivalent load:

4. AC timing and I_{DD} tests may use a V_{IL}-to-V_{IH} swing of up to 1.5V in the test environment, but input timing is still referenced to V_{REF} (or to the crossing point for CK/CK#), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 1V/ns in the range between $V_{IL}(AC)$ and $V_{IH}(AC)$.
5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
6. V_{REF} is expected to equal $V_{DDQ}/2$ of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on V_{REF} may not exceed ±2 percent of the DC value. Thus, from $V_{DDQ}/2$, V_{REF} is allowed ±25mV for DC error and an additional ±25mV for AC noise. This measurement is to be taken at the nearest V_{REF} bypass capacitor.
7. V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} and must track variations in the DC level of V_{REF}.
8. I_{DD} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time at CL = 2 for -262, and -26A, CL = 2.5 for -335 and -265 with the outputs open.
9. Enables on-chip refresh and address counters.
10. I_{DD} specifications are tested after the device is properly initialized, and is averaged at the defined cycle rate.
11. This parameter is sampled. V_{DD} = +2.5V ±0.2V, V_{DDQ} = +2.5V ±0.2V, V_{REF} = V_{SS}, f = 100 MHz, T_A = 25°C, $V_{OUT}(DC)$ = $V_{DDQ}/2$, V_{OUT} (peak to peak) = 0.2V. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
12. For slew rates < 1 V/ns and ≥ to 0.5 Vns. If the slew rate is < 0.5V/ns, timing must be derated: ^tIS has an additional 50ps per each 100 mV/ns reduction in slew rate from 500mV/ns, while ^tIH is unaffected. If the slew rate exceeds 4.5 V/ns, functionality is uncertain. For -335, slew rates must be ≥ 0.5 V/ns.
13. The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross; the input reference level for signals other than CK/CK# is V_{REF}.
14. Inputs are not recognized as valid until V_{REF} stabilizes. Exception: during the period before V_{REF} stabilizes, CKE ≤ 0.3 x V_{DDQ} is recognized as LOW.
15. The output timing reference level, as measured at the timing reference point indicated in Note 3, is V_{TT}.
16. ^tHZ and ^tLZ transitions occur in the same access time windows as data valid transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins driving (LZ).
17. The intent of the Don't Care state after completion of the postamble is the DQS-driven signal should either be high, low, or high-Z and that any signal transition within the input switching region must follow valid input requirements. That is, if DQS transitions high [above V_{IHDC} (MIN)] then it must not transition low (below V_{IHDC}) prior to ^tDQSH (MIN).
18. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
19. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITEs were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on ^tDQSS.
20. MIN (^tRC or ^tRFC) for I_{DD} measurements is the smallest multiple of ^tCK that meets the minimum absolute value for the respective parameter. ^tRAS (MAX) for I_{DD} measurements is the largest multiple of ^tCK that meets the maximum absolute value for ^tRAS.
21. The refresh period 64ms. This equates to an average refresh rate of or 7.8251µs. However, an AUTO REFRESH command must be asserted at least once every 70.3µs; burst refreshing or posting by

the DRAM controller greater than eight refresh cycles is not allowed.

22. The valid data window is derived by achieving other specifications: ^{t}HP (^{t}CK/2), ^{t}DQSQ, and ^{t}QH (^{t}QH = ^{t}HP - ^{t}QHS). The data valid window derates directly porportional with the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycle variation of 45/55, beyon which functionality is uncertain. Figure 7, Derating Data Valid Window, shows derating curves for duty cycles ranging between 50/50 and 45/55.

23. Each byte lane has a corresponding DQS.

24. This limit is actually a nominal value and does not result in a fail value. CKE is HIGH during REFRESH command period (^{t}RFC [MIN]) else CKE is LOW (i.e., during standby).

25. To maintain a valid level, the transitioning edge of the input must:
    a. Sustain a constant slew rate from the current AC level through to the target AC level, $V_{IL}(AC)$ or $V_{IH}(AC)$.

b. Reach at least the target AC level.

c. After the AC target level is reached, continue to maintain at least the target DC level, $V_{IL}(DC)$ or $V_{IH}(DC)$.

26. JEDEC specifies CK and CK# input slew rate must be ≤ 1V/ns (2V/ns differentially).

27. DQ and DM input slew rates must not deviate from DQS by more than 10 percent. If the DQ/DM/DQS slew rate is less than 0.5V/ns, timing must be derated: 50ps must be added to ^{t}DS and ^{t}DH for each 100mv/ns reduction in slew rate. If slew rate exceeds 4V/ns, functionality is uncertain.

28. V_{DD} must not vary more than 4 percent if CKE is not active while any bank is active.

29. The clock is allowed up to ±150ps of jitter. Each timing parameter is allowed to vary by the same amount.

30. READs and WRITEs with auto precharge are not allowed to be issued until ^{t}RAS (MIN) can be satisfied prior to the internal precharge command being issued.

Figure 7: Derating Data Valid Window

31. Any positive glitch must be less than 1/3 of the clock and not more than +300mV or 2.9V, whichever is less. Any negative glitch must be less than 1/3 of the clock cycle and not exceed either -300mV or 2.3V, whichever is more positive.

32. Normal Output Drive Curves:

  a. The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure 8, Pull-Down Characteristics.

  b. The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 8, Pull-Down Characteristics.

  c. The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure 9, Pull-Up Characteristics

  d. The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 9, Pull-Up Characteristics.

  e. The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between 0.71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0V, and at the same voltage and temperature.

  f. The full variation in the ratio of the nominal pull-up to pull-down current should be unity ±10 percent, for device drain-to-source voltages from 0.1V to 1.0V.

33. The voltage levels used are derived from a minimum V_{DD} level and the referenced test load. In practice, the voltage levels obtained from a properly terminated bus will provide significantly different voltage values.

34. V_{IH} overshoot: $V_{IH}(MAX) = V_{DDQ} + 1.5V$ for a pulse width ≤ 3ns and the pulse width can not be greater than 1/3 of the cycle rate. V_{IL} undershoot: $V_{IL}(MIN) = -1.5V$ for a pulse width ≤ 3ns and the pulse width can not be greater than 1/3 of the cycle rate.

35. V_{DD} and V_{DDQ} must track each other.

36. ^tHZ (MAX) will prevail over ^tDQSCK (MAX) + ^tRPST (MAX) condition. ^tLZ (MIN) will prevail over ^tDQSCK (MIN) + ^tRPRE (MAX) condition.

37. ^tRPST end point and ^tRPRE begin point are not referenced to a specific voltage level but specify when the device output is no longer driving (^tRPST), or begins driving (^tRPRE).

38. During initialization, V_{DDQ}, V_{TT}, and V_{REF} must be equal to or less than V_{DD} + 0.3V. Alternatively, V_{TT} may be 1.35V maximum during power up, even if V_{DD}/V_{DDQ} are 0Vs, provided a minimum of 42Ω of series resistance is used between the V_{TT} supply and the input pin.

39. The current Micron part operates below the slowest JEDEC operating frequency of 83 MHz. As such, future die may not reflect this option.

Figure 8: Pull-Down Characteristics

Figure 9: Pull-Up Characteristics

40. Random addressing changing and 50 percent of data changing at every transfer.

41. Random addressing changing and 100 percent of data changing at every transfer.

42. CKE must be active (high) during the entire time a refresh command is executed. That is, from the time the AUTO REFRESH command is registered, CKE must be active at each rising clock edge, until ^tREF later.

43. I<small>DD</small>2N specifies the DQ, DQS, and DM to be driven to a valid high or low logic level. I<small>DD</small>2Q is similar to I<small>DD</small>2F except I<small>DD</small>2Q specifies the address and control inputs to remain stable. Although I<small>DD</small>2F, I<small>DD</small>2N, and I<small>DD</small>2Q are similar, I<small>DD</small>2F is "worst case."

44. Whenever the operating frequency is altered, not including jitter, the DLL is required to be reset. This is followed by 200 clock cycles.

45. Leakage number reflects the worst case leakage possible through the module pin, not what each memory device contributes.

46. When an input signal is HIGH or LOW, it is defined as a steady state logic HIGH or LOW.

47. This is the DC voltage supplied at the DDR SDRAM device and is inclusive of all noise up to 20 MHz. Any noise above 20 MHz at the DDR SDRAM device generated from any source other than the device itself may not exceed the DC voltage range of +2.5V ±0.2V.

Initialization

To ensure device operation the DRAM must be initialized as described below:

1. Simultaneously apply power to VDD and VDDQ.
2. Apply VREF and then VTT power.
3. Assert and hold CKE at a LVCMOS logic low.
4. Provide stable CLOCK signals.
5. Wait at least 200µs.
6. Bring CKE high and provide at least one NOP or DESELECT command. At this point the CKE input changes from a LVCMOS input to a SSTL2 input only and will remain a SSTL_2 input unless a power cycle occurs.
7. Perform a PRECHARGE ALL command.
8. Wait at least ^{t}RP time, during this time NOPs or DESELECT commands must be given.
9. Using the LMR command program the Extended Mode Register (E0 = 0 to enable the DLL and E1 = 0 for normal drive or E1 = 1 for reduced drive, E2 through En must be set to 0; where n = most significant bit).
10. Wait at least ^{t}MRD time, only NOPs or DESELECT commands are allowed.
11. Using the LMR command program the Mode Register to set operating parameters and to reset the DLL. Note at least 200 clock cycles are required between a DLL reset and any READ command.
12. Wait at least ^{t}MRD time, only NOPs or DESELECT commands are allowed.
13. Issue a PRECHARGE ALL command.
14. Wait at least ^{t}RP time, only NOPs or DESELECT commands are allowed.
15. Issue an AUTO REFRESH command (Note this may be moved prior to step 13).
16. Wait at least ^{t}RFC time, only NOPs or DESELECT commands are allowed.
17. Issue an AUTO REFRESH command (Note this may be moved prior to step 13).
18. Wait at least ^{t}RFC time, only NOPs or DESELECT commands are allowed.
19. Although not required by the Micron device, JEDEC requires a LMR command to clear the DLL bit (set M8 = 0). If a LMR command is issued the same operating parameters should be utilized as in step 11.
20. Wait at least ^{t}MRD time, only NOPs or DESELECT commands are allowed.
21. At this point the DRAM is ready for any valid command. Note 200 clock cycles are required between step 11 (DLL Reset) and any READ command.

## Figure 10: Initialization Flow Diagram

Step	
1	VDD and VDDQ Ramp
2	Apply VREF and VTT
3	CKE must be LVCMOS Low
4	Apply stable CLOCKs
5	Wait at least 200us
6	Bring CKE High with a NOP command
7	PRECHARGE ALL
8	Assert NOP or DESELECT for ^{t}RP time
9	Configure Extended Mode Register
10	Assert NOP or DESELECT for ^{t}MRD time
11	Configure Load Mode Register and reset DLL
12	Assert NOP or DESELECT for ^{t}MRD time
13	PRECHARGE ALL
14	Assert NOP or DESELECT for ^{t}RP time
15	Issue AUTO REFRESH command
16	Assert NOP or DESELECT commands for ^{t}RFC
17	Issue AUTO REFRESH command
18	Assert NOP or DESELECT for ^{t}RFC time
19	Optional LMR command to clear DLL bit
20	Assert NOP or DESELECT for ^{t}MRD time
21	DRAM is ready for any valid command

Table 15: PLL Clock Driver Timing Requirements and Switching Characteristics

Note: 1

PARAMETER	SYMBOL	$0°C \leq T_A \leq 70°C$ VDD = 2.5V ± 0.2V			UNITS	NOTES
		MIN	NOMINAL	MAX		
Operating Clock Frequency	^{f}CK	60	-	170	MHz	2, 3
Input Duty Cycle	^{t}DC	40	-	60	%	
Stabilization Time	^{t}STAB	-	-	100	ms	4
Cycle to Cycle Jitter	^{t}JIT$_{CC}$	-75	-	75	ps	
Static Phase Offset	$^t\varnothing$	-50	0	50	ps	5
Output Clock Skew	^{t}SK$_O$	-	-	100	ps	
Period Jitter	^{t}JIT$_{PER}$	-75	-	75	ps	6
Half-Period Jitter	^{t}JIT$_{HPER}$	-100	-	100	ps	6
Input Clock Slew Rate	^{t}LS$_I$	1.0	-	4	V/ns	
Output Clock Slew Rate	^{t}LS$_O$	1.0	-	2	V/ns	7

NOTE:

1. The timing and switching specifications for the PLL listed above are critical for proper operation of the DDR SDRAM Registered DIMMs. These are meant to be a subset of the parameters for the specific device used on the module. Detailed information for this PLL is available in JEDEC Standard JESD82.
2. The PLL must be able to handle spread spectrum induced skew.
3. Operating clock frequency indicates a range over which the PLL must be able to lock, but in which it is not required to meet the other timing parameters. (Used for low-speed system debug.)
4. Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal after power up.
5. Static Phase Offset does not include Jitter.
6. Period Jitter and Half-Period Jitter specifications are separate specifications that must be met independently of each other.
7. The Output Slew Rate is determined from the IBIS model:

Figure 11: Component Case Temperature vs. Air Flow

NOTE:

1. Micron Technology, Inc. recommends a minimum air flow of 1 meter/second (~197 LFM) across all modules.
2. The component case temperature measurements shown above were obtained experimentally. The typical system to be used for experimental purposes is a dual-processor 600 MHz work station, fully loaded, with four comparable registered memory modules. Case temperatures charted represent worst-case component locations on modules installed in the internal slots of the system.
3. Temperature versus air speed data is obtained by performing experiments with the system motherboard removed from its case and mounted in a Eiffel-type low air speed wind tunnel. Peripheral devices installed on the system motherboard for testing are the processor(s) and video card, all other peripheral devices are mounted outside of the wind tunnel test chamber.
4. The memory diagnostic software used for determining worst-case component temperatures is a memory diagnostic software application developed for internal use by Micron Technology, Inc.

SPD Clock and Data Conventions

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (as shown in Figure 12, Data Validity, and Figure 13, Definition of Start and Stop).

SPD Start Condition

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

SPD Stop Condition

All communications are terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device into standby power mode.

SPD Acknowledge

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (as shown in Figure 14, Acknowledge Response from Receiver).

The SPD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a WRITE operation have been selected, the SPD device will respond with an acknowledge after the receipt of each subsequent eight-bit word. In the read mode the SPD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.

Figure 12: Data Validity

## Figure 13: Definition of Start and Stop


Figure 14: Acknowledge Response from Receiver

Table 16: EEPROM Device Select Code

Most significant bit (b7) is sent first

SELECT CODE	DEVICE TYPE IDENTIFIER				CHIP ENABLE			R$\overline{W}$
	b7	b6	b5	b4	b3	b2	b1	b0
Memory Area Select Code (two arrays)	1	0	1	0	SA2	SA1	SA0	R$\overline{W}$
Protection Register Select Code	0	1	1	0	SA2	SA1	SA0	R$\overline{W}$

Table 17: EEPROM Operating Modes

MODE	R$\overline{W}$ BIT	$\overline{WC}$	BYTES	INITIAL SEQUENCE
Current Address Read	1	V$_{IH}$ or V$_{IL}$	1	START, Device Select, R$\overline{W}$ = '1'
Random Address Read	0	V$_{IH}$ or V$_{IL}$	1	START, Device Select, R$\overline{W}$ = '0', Address
	1	V$_{IH}$ or V$_{IL}$	1	reSTART, Device Select, R$\overline{W}$ = '1'
Sequential Read	1	V$_{IH}$ or V$_{IL}$	≥ 1	Similar to Current or Random Address Read
Byte Write	0	V$_{IL}$	1	START, Device Select, R$\overline{W}$ = '0'
Page Write	0	V$_{IL}$	≤ 16	START, Device Select, R$\overline{W}$ = '0'

## Figure 15: SPD EEPROM Timing Diagram

UNDEFINED

Table 18: Serial Presence-Detect EEPROM DC Operating Conditions

All voltages referenced to V_{SS}; V_{DDSPD} = +2.3V to +3.6V

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS
SUPPLY VOLTAGE	V_{DD}	2.3	3.6	V
INPUT HIGH VOLTAGE: Logic 1; All inputs	V_{IH}	V_{DD} x 0.7	V_{DD} + 0.5	V
INPUT LOW VOLTAGE: Logic 0; All inputs	V_{IL}	-1	V_{DD} x 0.3	V
OUTPUT LOW VOLTAGE: I_{OUT} = 3mA	V_{OL}	–	0.4	V
INPUT LEAKAGE CURRENT: V_{IN} = GND to V_{DD}	I_{LI}	–	10	µA
OUTPUT LEAKAGE CURRENT: V_{OUT} = GND to V_{DD}	I_{LO}	–	10	µA
STANDBY CURRENT: SCL = SDA = V_{DD} - 0.3V; All other inputs = V_{SS} or V_{DD}	I_{SB}	–	30	µA
POWER SUPPLY CURRENT: SCL clock frequency = 100 KHz	I_{DD}	–	2	mA

Table 19: Serial Presence-Detect EEPROM AC Operating Conditions

All voltages referenced to V_{SS}; V_{DDSPD} = +2.3V to +3.6V

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
SCL LOW to SDA data-out valid	t_{AA}	0.2	0.9	µs	1
Time the bus must be free before a new transition can start	t_{BUF}	1.3		µs	
Data-out hold time	t_{DH}	200		ns	
SDA and SCL fall time	t_F		300	ns	2
Data-in hold time	$t_{HD:DAT}$	0		µs	
Start condition hold time	$t_{HD:STA}$	0.6		µs	
Clock HIGH period	t_{HIGH}	0.6		µs	
Noise suppression time constant at SCL, SDA inputs	t_I		50	ns	
Clock LOW period	t_{LOW}	1.3		µs	
SDA and SCL rise time	t_R		0.3	µs	2
SCL clock frequency	f_{SCL}		400	KHz	
Data-in setup time	$t_{SU:DAT}$	100		ns	
Start condition setup time	$t_{SU:STA}$	0.6		µs	3
Stop condition setup time	$t_{SU:STO}$	0.6		µs	
WRITE cycle time	t_{WRC}		10	ms	4

NOTE:

1. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL = 1 and the falling or rising edge of SDA.
2. This parameter is sampled.
3. For a reSTART condition, or following a WRITE cycle.
4. The SPD EEPROM WRITE cycle time (t_{WRC}) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal erase/program cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistor, and the EEPROM does not respond to its slave address.

Table 20: Serial Presence- Detect Matrix

"1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"

BYTE	DESCRIPTION	ENTRY (VERSION)	MT18VDDT12872PH
0	Number of Bytes Used by Micron	128	80
1	Total Number of Bytes in SPD Device	256	08
2	Fundamental Memory Type	SDRAM DDR	07
3	Number of Rows Addresses on Assembly	13	0D
4	Number of Column Addresses on Assembly	11	0B
5	Number of Physical Ranks on DIMM	2	02
6	Module Data With	72	48
7	Module Data With (Continued)	0	00
8	Moduel Voltage Interface Levels	SSTL 2.5V	04
9	SDRAM Cycle Time, (^{t}CK), CAS Latency = 2.5 (see note 1)	6ns (-335) 7ns (-262/-26A) 7.5ns(-265)	60 70 75
10	SDRAM Access from Clock,(^{t}AC), CAS Latency = 2.5	0.7ns (-335) 0.75ns (-262/-26A/-265)	70 75
11	Module Configuration Type	ECC	02
12	Refresh Rate/Type	7.8µs/SELF	82
13	SDRAM Device Width (Primary SDRAM)	8	08
14	Error-checking SDRAM Data Width	8	08
15	Minimum Clock Delay, Back-to-Back Random Column Access	1 clock	01
16	Burst Lengths Supported	2, 4, 8	0E
17	Number of Banks on SDRAM Device	4	04
18	CAS Latencies Supported	2.5, 2	0C
19	CS Latency	0	01
20	WE Latency	1	02
21	SDRAM Module Attributes	Unbuffered/Diff. Clock	24
22	SDRAM Device Attributes: General	Fast/Concurrent AP	C0
23	SDRAM Cycle Time, ^{t}CK, CAS Latency = 2 (see note 1)	7.5ns (-335/-262/-26A) 10ns (-265)	75 A0
24	SDRAM Access from CK, ^{t}AC, CAS Latency = 2	0.7ns (-335) 0.75ns (-262/-26A/-265)	70 75
25	SDRAM Cycle Time, ^{t}CK, CAS Latency = 1.5	N/A	00
26	SDRAM Access From CK, ^{t}AC, CAS Latency = 1.5	N/A	00
27	Minimum Row Precharge Time, ^{t}RP (see note 4)	18ns (-335) 15ns (-262) 20ns (-26A/-265)	48 3C 50
28	Minimum Row to Row Active, ^{t}RRD	12ns (-335) 15 ns (-262/-26A/-265)	30 3C
29	Minimum RAS# to CAS# Delay, ^{t}RCD (see note 4)	18ns (-335) 15ns (-262) 20ns (-26A/-265)	48 3C 50
30	Minimum RAS# Pulse Width, ^{t}RAS (see note 2)	42ns (-335) 45ns (-262/-26A/-265)	2A 2D
31	Module Rank Density	512MB	80
32	Address and Command Setup Time, ^{t}IS (see note 3)	0.8ns (-335) 1ns (-262/-26A/-265)	80 A0

## Table 20: Serial Presence- Detect Matrix (Continued)

"1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"

BYTE	DESCRIPTION	ENTRY (VERSION)	MT18VDDT12872PH
33	Address and Command Hold Time, ^tIH (see note 3)	0.8ns (-335) 1ns (-262/-26A/-265)	80 A0
34	Data/ Data Mask Input Setup Time, ^tDS	0.45ns (-335) 0.5ns (-262/-26A/-265)	45 50
35	Data/ Data Mask Input Hold Time, ^tDH	0.45ns (-335) 0.5ns (-262/-26A/-265)	45 50
36-40	Reserved		00
41	Minimum Active Auto Refresh Time, ^tRC	60ns (-335/-262) 65ns (-26A/-265)	3C 41
42	Minimum Auto Refresh to Active/Auto Refresh Command Period, ^tRFC	72ns (-335) 75ns (-262/-26A/-265)	48 4B
43	SDRAM Device Max Cycle Time, $^tCK_{MAX}$	12ns (-335) 13ns (-262/-26A/-265)	30 34
44	SDRAM Device Max DQS–DQ Skew Time, ^tDQSQ	0.40ns (-335) 0.5ns (-262/-26A/-265)	2D 32
45	SDRAM Device Max Read Data Hold Skew Factor, ^tQHS	0.5ns (-335) 0.75ns (-262/-26A/-265)	55 75
46	Reserved		00
47	DIMM Height		01
48–61	Reserved		00
62	SPD Revision	Release 1.0	10
63	Checksum for Bytes 0–62	-335 -262 -26A -265	7F 12 3F 6F
64	Manufacturer's JEDEC ID Code	MICRON	2C
65-71	Manufacturer's JEDEC ID Code (Continued)		00
72	Manufacturing Location	01–12	01–0C
73-90	Module Part Number (ASCII)		Variable Data
91	PCB Identification Code	1–9	01–09
92	Identification Code (Continued)	0	00
93	Year of Manufacture in BCD		Variable Data
94	Week of Manufacture in BCD		Variable Data
95-98	Module Serial Number		Variable Data
99-127	Manufacturer-Specific Data (RSVD)		–

NOTE:

1. Device latencies used for SPD values.

2. The value of ^tRAS used for -262/-26A/-265 modules is calculated from ^tRC - ^tRP. Actual device spec value is 40 ns.

3. The JEDEC SPD specification allows fast or slow slew rate values for these bytes. The worst-case (slow slew rate) value is represented here. Systems requiring the fast slew rate setup and hold values are supported, provided the faster minimum slew rate is met.

4. The value of ^tRP, ^tRCD, and ^tRAP for -335 modules indicated as 18ns to align with industry specifications; actual DDR SDRAM device specification is 15ns.

Figure 16: 200-Pin SODIMM Dimensions

FRONT VIEW

BACK VIEW

NOTE:

All dimensions are in inches (millimeters); $\frac{MAX}{MIN}$ or typical where noted.

Data Sheet Designation

Released (No Mark): This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.