

DDR SDRAM DIMM MODULE

256MB, 512MB (ECC x72) 184-pin DDR SDRAM DIMMs

MT18VDDT3272AG - 256MB MT18VDDT6472AG - 512MB

For the latest data sheet, please refer to the Micron Web site: www.micron.com/datasheets

FEATURES

- 184-pin dual in-line memory module (DIMM)
- Utilizes 200 Mb/s and 266 Mb/s DDR SDRAM components
- ECC-optimized pinout
- 256MB (32 Meg x 72), 512MB (64 Meg x 72)
- $VDD = VDDQ = +2.5V \pm 0.2V$
- VDDSPD = +2.2V to +5.5V
- 2.5V I/O (SSTL_2 compatible)
- Commands entered on each positive CK edge
- DQS edge-aligned with data for READs; centeraligned with data for WRITEs
- Internal, pipelined double data rate (DDR) architecture; two data accesses per clock cycle
- Bidirectional data strobe (DQS) transmitted/ received with data—i.e., source-synchronous data capture
- Differential clock inputs (CK and CK# can be multiple clocks, CK0/CK0#, CK1/CK1#, etc.)
- Four internal device banks for concurrent operation
- Programmable burst lengths: 2, 4, or 8
- Auto precharge option
- Auto Refresh and Self Refresh Modes
- 15.6µs (MT18VDDT3272AG), 7.8125µs (MT18VDDT6472AG) maximum average periodic refresh interval
- Serial Presence Detect (SPD) with EEPROM
- Fast data transfer rates PC2100 or PC1600
- Programmable READ CAS latency
- Gold-plated edge contacts

184-Pin DIMM MO-206

OPTIONS

•	Package	
	Unbuffered	Α
	184-pin DIMM (gold)	G
•	Frequency/CAS Latency	

MARKING

Prequency/CAS Latency
 266 MHz/CL = 2 (133 MHz DDR SDRAMs) -26A
 266 MHz/CL = 2.5 (133 MHz DDR SDRAMs) -265
 200 MHz/CL = 2 (100 MHz DDR SDRAMs) -202

ADDRESS TABLE

	256MB	512MB
Refresh Count	4K	8K
Row Addressing	4K (A0–A11)	8K (A0–A12)
Device Bank Addressing	4 (BA0, BA1)	4 (BA0, BA1)
Device Configuration	16 Meg x 8	32 Meg x 8
Column Addressing	1K (A0–A9)	1K (A0–A9)
Module Bank Addressing	2 (S0#, S1#)	2 (S0#, S1#)

PART NUMBER	PART MARKING		CONFIGURATION	TRANSFER RATE	MEMORY CLOCK/ DATA FREQUENCY	LATENCY (CL - 'RCD - 'RP)
MT18VDDT3272AG-26A	-26A	256MB	32 Meg x 72	2.1 GB/s	7.5ns/266 Mb/s	2-3-3
MT18VDDT3272AG-265	-265	256MB	32 Meg x 72	2.1 GB/s	7.5ns/266 Mb/s	2.5-3-3
MT18VDDT3272AG-202	-202	256MB	32 Meg x 72	1.6 GB/s	10ns/200 Mb/s	2-2-2
MT18VDDT6472AG-26A	-26A	512MB	64 Meg x 72	2.1 GB/s	7.5ns/266 Mb/s	2-3-3
MT18VDDT6472AG-265	-265	512MB	64 Meg x 72	2.1 GB/s	7.5ns/266 Mb/s	2.5-3-3
MT18VDDT6472AG-202	-202	512MB	64 Meg x 72	1.6 GB/s	10ns/200 Mb/s	2-2-2

PART NUMBERS AND TIMING PARAMETERS

NOTE: All part numbers end with a two-place code (not shown), designating component and PCB revisions. Consult factory for current revision codes. Example: MT18VDDT6472AG-265A1




PIN ASSIGNMENT (184-PIN DIMM Front)

PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
1	VREF	24	DQ17	47	DQS8	70	Vdd
2	DQ0	25	DQS2	48	A0	71	NC
3	Vss	26	Vss	49	CB2	72	DQ48
4	DQ1	27	A9	50	Vss	73	DQ49
5	DQS0	28	DQ18	51	CB3	74	Vss
6	DQ2	29	A7	52	BA1	75	CK2#
7	Vdd	30	Vdd	53	DQ32	76	CK2
8	DQ3	31	DQ19	54	Vdd	77	Vdd
9	NC	32	A5	55	DQ33	78	DQS6
10	NC	33	DQ24	56	DQS4	79	DQ50
11	Vss	34	Vss	57	DQ34	80	DQ51
12	DQ8	35	DQ25	58	Vss	81	Vss
13	DQ9	36	DQS3	59	BA0	82	NC
14	DQS1	37	A4	60	DQ35	83	DQ56
15	Vdd	38	Vdd	61	DQ40	84	DQ57
16	CK1	39	DQ26	62	Vdd	85	Vdd
17	CK1#	40	DQ27	63	WE#	86	DQS7
18	Vss	41	A2	64	DQ41	87	DQ58
19	DQ10	42	Vss	65	CAS#	88	DQ59
20	DQ11	43	A1	66	Vss	89	Vss
21	CKE0	44	CB0	67	DQS5	90	NC
22	Vdd	45	CB1	68	DQ42	91	SDA
23	DQ16	46	Vdd	69	DQ43	92	SCL

PIN ASSIGNMENT	(184-PIN DIMM Back)	

PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	
93	Vss	116	Vss	139	Vss	162	DQ47	
94	DQ4	117	DQ21	140	DQS17	163	NC	
95	DQ5	118	A11	141	A10	164	Vdd	
96	Vdd	119	DQS11	142	CB6	165	DQ52	
97	DQS9	120	Vdd	143	Vdd	166	DQ53	
98	DQ6	121	DQ22	144	CB7	167	NC	
99	DQ7	122	A8	145	Vss	168	Vdd	
100	Vss	123	DQ23	146	DQ36	169	DQS15	
101	NC	124	Vss	147	DQ37	170	DQ54	
102	NC	125	A6	148	Vdd	171	DQ55	
103	NC	126	DQ28	149	DQS13	172	Vdd	
104	Vdd	127	DQ29	150	DQ38	173	NC	
105	DQ12	128	Vdd	151	DQ39	174	DQ60	
106	DQ13	129	DQS12	152	Vss	175	DQ61	
107	DQS10	130	A3	153	DQ44	176	Vss	
108	Vdd	131	DQ30	154	RAS#	177	DQS16	
109	DQ14	132	Vss	155	DQ45	178	DQ62	
110	DQ15	133	DQ31	156	Vdd	179	DQ63	
111	CKE1	134	CB4	157	S0#	180	Vdd	
112	Vdd	135	CB5	158	S1#	181	SA0	
113	NC	136	Vdd	159	DQS14	182	SA1	
114	DQ20	137	CK0	160	Vss	183	SA2	
115	NC/A12*	138	СК0#	161	DQ46	184	VddSPD	

* Pin 115 is 'No Connect' for the 256MB module, and 'A12' for the 512MB module.





PIN DESCRIPTIONS


SYMBOL	ТҮРЕ	DESCRIPTION
WE#, CAS#, RAS#	Input	Command Inputs: WE#, RAS#, and CAS# (along with S0#, S1#) define the command being entered.
СК0, СК0#, СК1, СК1#, СК2, СК2#	Input	Clocks: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK#. Output data (DQs and DQS) is referenced to the crossings of CK and CK#.
CKE0, CKE1	Input	Clock Enables: CKE0 and CKE1 activate (HIGH) and deactivate (LOW) internal clock signals, and device input buffers and output drivers. Deactivating the clock provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all device banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any device bank). CKE0 and CKE1 are synchronous for all functions except for disabling outputs, which is achieved asynchronously. CKE0 and CKE1 must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK0, CK0# and CKE) are disabled during POWER-DOWN. Input buffers (excluding CKE0 and CKE1) are disabled during SELF REFRESH. CKE0 and CKE1 are SSTL_2 inputs but will detect an LVCMOS LOW level after VDD is applied.
S0#, S1#	Input	Chip Select: S0#, S1# enable (registered LOW) and disable (registered HIGH) the command decoder. All commands are masked when S0#, S1# are registered HIGH. S0#, S1# provide module bank selection. S0#, S1# are considered part of the command code.
BA0, BA1	Input	Bank Addresses: BA0 and BA1 define to which device bank an ACTIVE, READ, WRITE or PRECHARGE command is being applied.
A0-A11 (256MB) A0-A12 (512MB)	Input	Address Inputs: A0-A11/A12 are sampled during the ACTIVE command (row-address A0-A11/A12) and READ/WRITE command (column-address A0-A9, with A10 defining auto precharge) to select one location out of the memory array in the respective device device bank. A10 is sampled during a PRECHARGE command to determine whether the PRECHARGE applies to one device bank (A10 LOW) or all device banks (A10 HIGH). The address inputs also provide the op-code during a MODE REGISTER SET command.
Vref	Input	SSTL_2 reference voltage.
SCL	Input	Serial Clock for Presence-Detect: SCL is used to synchronize the presence-detect data transfer to and from the module.
SA0-SA2	Input	Presence-Detect Address Inputs: These pins are used to configure the presence-detect device.
CB0-CB7	Input/Output	Data I/Os: Check bits.
DQS0-DQS17	Input/Output	Data Strobes: Output with read data, input with write data. Edge- aligned with read data, centered in write data. Used to capture write data.
DQ0-DQ63	Input/Output	Data I/Os: Data bus.
SDA	Input/Output	Serial Presence-Detect Data: SDA is a bidirectional pinused to transfer addresses and data into and out of the presence-detect portion of the module.
Vdd	Supply	Power Supply: +2.5V <u>+</u> 0.2V.



PIN DESCRIPTIONS (continued)

SYMBOL	ТҮРЕ	DESCRIPTION
Vss	Supply	Ground.
Vddspd	Supply	Serial EEPROM positive power supply: 2.2V to 3.7V. This supply is isolated from the VDD/VDDQ supply.
NC	_	No Connects.





FUNCTIONAL BLOCK DIAGRAM 256MB and 512MB Modules

NOTE: All resistor values are 22 ohms unless otherwise specified.

MT46V16M8TG DDR SDRAMs, 256MB Modules MT46V32M8TG DDR SDRAMs, 512MB Modules



GENERAL DESCRIPTION

The MT18VDDT3272AG and MT18VDDT6472AG are high-speed CMOS, dynamic random-access, 256MB and 512MB memory modules organized in a x72 (ECC) configuration. These modules use internally configured quad-bank DDR SDRAM devices.

These DDR SDRAM modules use a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2*n*-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR SDRAM module effectively consists of a single 2*n*-bit wide, one-clock-cycle data transfer at the internal DRAM core and two corresponding *n*-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is an intermittent strobe transmitted by the DDR SDRAM during READs and by the memory controller during WRITES. DQS is edge-aligned with data for READs and center-aligned with data for WRITES.

These DDR SDRAM modules operate from a differential clock (CK0 and CK0#); the crossing of CK0 going HIGH and CK0# going LOW will be referred to as the positive edge of CK0. Commands (address and control signals) are registered at every positive edge of CK0. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK0.

Read and write accesses to the DDR SDRAM modules are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the device bank and row to be accessed (BA0, BA1 select devices bank; A0-A11 select device row for the 256MB module, A0-A12 select device row for the 512MB module). The address bits registered coincident with the READ or WRITE command are used to select the device bank and the starting device column location for the burst access.

These DDR SDRAM modules provide for programmable READ or WRITE burst lengths of 2, 4, or 8 locations. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard SDR SDRAM modules, the pipelined, multibank architecture of DDR SDRAM modules allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

256MB, 512MB (ECC x72) 184-pin DDR SDRAM DIMMs

An auto refresh mode is provided, along with a powersaving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL_2. All outputs are SSTL_2, Class II compatible. For more information regarding DDR SDRAM operation, refer to the 128Mb and 256Mb DDR SDRAM data sheet.

SERIAL PRESENCE-DETECT OPERATION

These DDR SDRAM modules incorporate serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 128 bytes can be programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device (DIMM) occur via a standard IIC bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA(2:0), which provide eight unique DIMM/EEPROM addresses.

REGISTER DEFINITION MODE REGISTER

The mode register is used to define the specific mode of operation of the DDR SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency and an operating mode, as shown in the Mode Register Diagram. The mode register is programmed via the MODE REGISTER SET command (with BA0 = 0 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power (except for bit A8, which is self-clearing).

Reprogramming the mode register will not alter the contents of the memory, provided it is performed correctly. The mode register must be loaded (reloaded) when all device banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

Mode register bits A0-A2 specify the burst length, A3 specifies the type of burst (sequential or interleaved), A4-A6 specify the CAS latency, and A7-A11 (for the 256MB module) or A7-A12 (for the 512MB module) specify the operating mode.


Burst Length

Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable, as shown in Mode Register Diagram. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 2, 4, or 8 locations are available for both the sequential and the interleaved burst types.



Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1-An when the burst length is set to two, by A2-Ai when the burst length is set to four and by A3-Ai when the burst length is set to eight (where Ai is the most significant column address bit for a given configuration). The re-



Mode Register Definition Diagram

maining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both READ and WRITE bursts.

Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Burst Definition Table.

Burst Definition Table

Burst	Starti	ng Co	olumn	Order of Accesses Within a Burst			
Length				Type = Sequential	Type = Interleaved		
	A0						
2			0	0-1	0-1		
2			1	1-0	1-0		
	A1 A0		A0				
		0	0	0-1-2-3	0-1-2-3		
4		0	1	1-2-3-0	1-0-3-2		
-		1	0	2-3-0-1	2-3-0-1		
		1	1	3-0-1-2	3-2-1-0		
	A2	A1	A0				
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7		
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6		
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5		
8	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4		
0	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3		
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2		
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1		
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0		

- **NOTE:** 1. For a burst length of two, A1-A*i* select the twodata-element block; A0 selects the first access within the block.
 - 2. For a burst length of four, A2-A*i* select the fourdata-element block; A0-A1 select the first access within the block.
 - 3. For a burst length of eight, A3-A*i* select the eightdata-element block; A0-A2 select the first access within the block.
 - 4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.

i = 11 for 256MB module, or 12 for 512MB module




Read Latency

The READ latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The latency can be set to 2 or 2.5 clocks, as shown in CAS Latency Diagram.

If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available nominally coincident with clock edge n + m. The CAS Latency Table indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.



CAS Latency Diagram

CAS Latency (CL) Table

	ALLOWABLE OPERATING FREQUENCY (MHz)					
SPEED	CL = 2 CL = 2.5					
-26A	$75 \le f \le 133$	75 ≤ f ≤133				
-265	$75 \le f \le 100$	75 ≤ f ≤133				
-202	$75 \le f \le 100$	75 ≤ f ≤125				

Operating Mode

The normal operating mode is selected by issuing a MODE REGISTER SET command with bits A7-A11 (for the 256MB), or A7-A12 (for the 512MB module) each set to zero, and bits A0-A6 set to the desired values. A DLL reset is initiated by issuing a MODE REGISTER SET command with bits A7 and A9-A11 (for 256MB module), or A7 and A9-A12 (for 512MB module) each set to zero, bit A8 set to one, and bits A0-A6 set to the desired values. Although not required by the Micron device, JEDEC specifications recommend when a LOAD MODE REGISTER command is issued to reset the DLL, it should always be followed by a LOAD MODE REGISTER command to select normal operating mode.

All other combinations of values for A7-A11, or A7-A12 are reserved for future use and/or test modes. Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.



EXTENDED MODE REGISTER

The extended mode register controls functions beyond those controlled by the mode register; these additional functions are DLL enable/disable, output drive strength, and QFC#. These functions are controlled via the bits shown in the Extended Mode Register Definition Diagram. The extended mode register is programmed via the LOAD MODE REGISTER command to the mode register (with BA0 = 1 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power. The enabling of the DLL should always be followed by a LOAD MODE REGISTER command to the mode register (BA0/BA1 both LOW) to reset the DLL.

The extended mode register must be loaded when all device banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation.


Output Drive Strength

The normal full drive strength for all outputs are specified to be SSTL2, Class II.

For detailed information on output drive strength option, refer to 128Mb and 256Mb DDR SDRAM data sheets.

DLL Enable/Disable

The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation. (When the device exits self refresh mode, the DLL is enabled automatically.) Any time the DLL is enabled, 200 clock cycles must occur before a READ command can be issued.



⁽BA0 and BA1) must be "1, 0" to select the Extended Mode Register (vs. the base Mode Register).

2. The QFC# option is not supported.

Extended Mode Register Definition Diagram



COMMANDS

The Truth Tables below provides a general reference of available commands. For a more detailed description

of commands and operations, refer to the 128Mb and 256Mb DDR SDRAM data sheets.

TRUTH TABLE – COMMANDS

(Note: 1)

NAME (FUNCTION)	CS#	RAS#	CAS#	WE#	ADDR	NOTES
DESELECT (NOP)	н	х	Х	Х	Х	9
NO OPERATION (NOP)	L	н	Н	Н	Х	9
ACTIVE (Select bank and activate row)	L	L	Н	Н	Bank/Row	3
READ (Select bank and column, and start READ burst)	L	н	L	Н	Bank/Col	4
WRITE (Select bank and column, and start WRITE burst)	L	н	L	L	Bank/Col	4
BURST TERMINATE	L	н	Н	L	Х	8
PRECHARGE (Deactivate row in bank or banks)	L	L	Н	L	Code	5
AUTO REFRESH or SELF REFRESH (Enter self refresh mode)	L	L	L	Н	Х	6, 7
LOAD MODE REGISTER	L	L	L	L	Op-Code	2

TRUTH TABLE – DM OPERATION

(Note: 10)

NAME (FUNCTION)	DM	DQs
WRITE Enable	L	Valid
WRITE Inhibit	Н	Х

NOTE: 1. CKE is HIGH for all commands shown except SELF REFRESH.

- BA0-BA1 select either the mode register or the extended mode register (BA0 = 0, BA1 = 0 select the mode register; BA0 = 1, BA1 = 0 select extended mode register; other combinations of BA0-BA1 are reserved). A0-A11 (for 256MB module) or A0-A12 (for 512MB module) provide the op-code to be written to the selected mode register.
- 3. BA0-BA1 provide device bank address and A0-A11 (256MB) or A0-A12 (512MB) provide device row address.
- 4. BA0-BA1 provide device bank address; A0-A9 provide device column address; A10 HIGH enables the auto precharge feature (nonpersistent), and A10 LOW disables the auto precharge feature.
- 5. A10 LOW: BA0-BA1 determine which device bank is precharged. A10 HIGH: all device banks are precharged and BA0-BA1 are "Don't Care."
- 6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
- 7. Internal refresh counter controls device row addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 8. Applies only to read bursts with auto precharge disabled; this command is undefined (and should not be used) for READ bursts with auto precharge enabled and for WRITE bursts.
- 9. DESELECT and NOP are functionally interchangeable.
- 10. Used to mask write data; provided coincident with the corresponding data.



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vdd Supply
Relative to Vss1V to +3.6V
Voltage on VDDQ Supply
Relative to Vss1V to +3.6V
Voltage on VREF and Inputs
Relative to Vss1V to +3.6V
Voltage on I/O Pins
Relative to Vss0.5V to VDDQ +0.5V
Operating Temperature, T _A (ambient) 0°C to +70°C
Storage Temperature (plastic)55°C to +150°C
Power Dissipation18W
Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(Notes: 1–5, 14; notes appear following parameter tables) (0°C \leq T_A \leq +70°C; V_{DD} = +2.5V ±0.2V, V_{DD}Q = +2.5V ±0.2V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vdd	2.3	2.7	V	32, 36
I/O Supply Voltage	VddQ	2.3	2.7	V	32, 36, 39
I/O Reference Voltage	Vref	0.49 x VddQ	0.51 x VddQ	V	6, 39
I/O Termination Voltage (system)	VTT	Vref - 0.04	Vref + 0.04	V	7, 39
Input High (Logic 1) Voltage	Vih(dc)	Vref + 0.15	Vdd + 0.3	V	25
Input Low (Logic 0) Voltage	Vil(dc)	-0.3	Vref - 0.15	V	25
INPUT LEAKAGE CURRENT Any input $0V \le V_{IN} \le V_{DD}$, V_{REF} pin $0V \le V_{IN} \le 1.35V$ (All other pins not under test = 0V)	h	-36	36	μA	
OUTPUT LEAKAGE CURRENT (DQs are disabled; $0V \le Vout \le VddQ$)	loz	-90	90	μA	
OUTPUT LEVELS: High Current (Vout = VddQ-0.373V, minimum Vref, minimum Vπ)	Іон	-302.4	-	mA	33, 36
Low Current (Vout = 0.373V, maximum VREF, maximum VTT)	IOL	302.4	-	mA	

AC INPUT OPERATING CONDITIONS

(Notes: 1–5, 12, 14; notes appear following parameter tables) (0°C \leq T_A \leq +70°C; V_{DD} = +2.5V ±0.2V, V_{DD}Q = +2.5V ±0.2V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage	Vih(ac)	Vref + 0.310	-	V	25, 35
Input Low (Logic 0) Voltage	VIL(AC)	-	Vref - 0.310	V	25, 35
I/O Reference Voltage	Vref(ac)	0.49 x VddQ	0.51 x VddQ	V	6



IDD SPECIFICATIONS AND CONDITIONS* 256MB Module

(Notes: 1–5, 8, 10, 12; notes appear following parameter tables) (0°C \leq T_A \leq +70°C; V_DDQ = +2.5V ±0.2V, V_DD = +2.5V ±0.2V)

A	, ,					
PARAMETER/CONDITION	SYMBOL	-26A/-265	-202	UNITS	NOTES	
OPERATING CURRENT: One device bank; Active-Pr ^t RC = ^t RC (MIN); ^t CK = ^t CK (MIN); DQ, DM, and DC inputs changing once per clock cycle; Address and changing once every two clock cycles;	ξS	IDD0ª	972	927	mA	20, 43
OPERATING CURRENT: One device bank; Active-Re Burst = 2; ${}^{t}RC = {}^{t}RC$ (MIN); ${}^{t}CK = {}^{t}CK$ (MIN); IOUT = 0 Address and control inputs changing once per cloc	mA;	IDD1ª	1107	1017	mA	20, 43
PRECHARGE POWER-DOWN STANDBY CURRENT: A idle; Power-down mode; ^t CK = ^t CK (MIN); CKE = LC		Idd2p ^b	54	54	mA	21, 28, 45
IDLE STANDBY CURRENT: CS# = HIGH; All device bat ${}^{t}CK = {}^{t}CK$ (MIN); CKE = HIGH; Address and other co changing once per clock cycle. VIN = VREF for DQ, D	Idd2f ^b	810	630	mA	46	
ACTIVE POWER-DOWN STANDBY CURRENT: One d active; Power-down mode; ^t CK = ^t CK (MIN); CKE =		DD3P ^b	324	324	mA	21, 28, 45
ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIG bank; Active-Precharge; ^t RC = ^t RAS (MAX); ^t CK = ^t C DM, and DQS inputs changing twice per clock cycle other control inputs changing once per clock cycle	K (MIN); DQ, e; Address and	Idd3n _p	630	630	mA	42
OPERATING CURRENT: Burst = 2; Reads; Continuou One device bank active; Address and control input once per clock cycle; ${}^{t}CK = {}^{t}CK$ (MIN); Iout = 0mA		Idd4R ^a	1017	837	mA	20, 43
OPERATING CURRENT: Burst = 2; Writes; Continuou device bank active; Address and control inputs cha per clock cycle; ${}^{t}CK = {}^{t}CK$ (MIN); DQ, DM, and DQS i changing twice per clock cycle	nging once	Idd4W ^a	1017	837	mA	20
AUTO REFRESH CURRENT	^t RC = ^t RFC (MIN)	DD5 ^b	3960	3690	mA	20, 45
	^t RC = 15.625µs	Idd6 ^b	90	90	mA	25, 45
SELF REFRESH CURRENT: CKE \leq 0.2V	SELF REFRESH CURRENT: CKE ≤ 0.2V			54	mA	9
OPERATING CURRENT: Four device bank interleaving READs (BL=4) with auto precharge, ${}^{t}RC = {}^{t}RC$ (MIN); ${}^{t}CK = {}^{t}CK$ (MIN); Address and control inputs change only during Active, READ, or WRITE commands.		IDD8ª	2952	2367	mA	20, 44

*DRAM components only

a - Value calculated as one module bank in this operating condition, and all other module banks in IDD2P (CKE LOW) Mode.

b - Value calculated reflects all module banks in this operating condition.



IDD SPECIFICATIONS AND CONDITIONS* 512MB Module

(Notes: 1-5, 8, 10, 12; notes appear following parameter tables) (0°C \leq T_A \leq +70°C; V_{DD}Q = +2.5V ±0.2V, V_{DD} = +2.5V ±0.2V)

$0 C \le T_A \le +70 C$, $VDDQ = +2.5V \pm 0.2V$, $VDD = +2.5V \le$	±0.2V)	MAX SYMBOL -26A/ -265 -202 UNITS				
PARAMETER/CONDITION		SYMBOL	-26A/ -265	-202	UNITS	NOTES
OPERATING CURRENT: One device bank; Active-Precl ^t RC = ^t RC (MIN); ^t CK = ^t CK (MIN); DQ, DM and DQS ir once per clock cyle; Address and control inputs chan every two clock cycles;	puts changing	Idd0ª	TBD	TBD	mA	20, 43
OPERATING CURRENT: One device bank; Active-Reac Burst = 2; ${}^{t}RC = {}^{t}RC$ (MIN); ${}^{t}CK = {}^{t}CK$ (MIN); IOUT = 0m. Address and control inputs changing once per clock	A;	IDD1ª	TBD	TBD	mA	20, 43
PRECHARGE POWER-DOWN STANDBY CURRENT: All idle; Power-down mode; ${}^{t}CK = {}^{t}CK$ (MIN); CKE = (LOV		Idd2p b	54	54	mA	21, 28, 45
IDLE STANDBY CURRENT: CS# = HIGH; All device ban ^t CK = ^t CK MIN; CKE = HIGH; Address and other contr changing once per clock cycle. $V_{IN} = V_{REF}$ for DQ, DQS	Idd2f ^b	630	540	mA	46	
ACTIVE POWER-DOWN STANDBY CURRENT: One dev Power-down mode; ^t CK = ^t CK (MIN); CKE = LOW	vice bank active;	Idd3p þ	TBD	TBD	mA	21, 28, 45
ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH bank; Active-Precharge; ^t RC = ^t RAS (MAX); ^t CK = ^t CK DM andDQS inputs changing twice per clock cycle; A other control inputs changing once per clock cycle	(MIN); DQ,	Idd3N _p	630	540	mA	20
OPERATING CURRENT: Burst = 2; Reads; Continuous One bank active; Address and control inputs changir clock cycle; ^t CK = ^t CK (MIN); IouT = 0mA		Idd4rª	TBD	TBD	mA	20, 43
OPERATING CURRENT: Burst = 2; Writes; Continuous One device bank active; Address and control inputs of per clock cycle; ${}^{t}CK = {}^{t}CK$ (MIN); DQ, DM, and DQS in twice per clock cycle	hanging once	Idd4W ^a	TBD	TBD	mA	20
AUTO REFRESH CURRENT	^t RC = ^t RC(MIN)	IDD5 ^b	TBD	TBD	mA	24, 45
	^t RC = 7.8125µs	IDD6 ^b	108	108	mA	24, 45
SELF REFRESH CURRENT: CKE ≤ 0.2V	· · · ·	Idd7 ^b	TBD	TBD	mA	9
OPERATING CURRENT: Four device bank interleaving READs (BL=4) with auto precharge, ${}^{t}RC = {}^{t}RC$ (MIN); ${}^{t}CK = {}^{t}CK$ (MIN); Address and control inputs change only during Active READ, or WRITE commands.		IDD8ª	TBD	TBD	mA	20, 44

*DRAM components only

a - Value calculated as one module bank in this operating condition, and all other module banks in IDD2P (CKE LOW) Mode.

b - Value calculated reflects all module banks in this operating condition.



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 1–5, 12–15, 31; notes appear following parameter tables) (0°C \leq T_A \leq +70°C; V_DDQ = +2.5V ±0.2V, V_DD = +2.5V ±0.2V)

AC CHARACTERISTICS			-2	6A	-2	65	-2	02		
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Access window of DQs from CK/CK#		^t AC	-0.75	+0.75	-0.75	+0.75	-0.8	+0.8	ns	
CK high-level width			-0.45	+0.55	0.45	0.55	0.45	0.55	^t CK	26
CK low-level width		tCL	0.45	0.55	0.45	0.55	0.45	0.55	^t CK	26
Clock cycle time	CL = 2.5	^t CK (2.5)	7.5	13	7.5	13	8	13	ns	40, 47, 48
	CL = 2	^t CK (2)	7.5	13	10	13	10	13	ns	40, 47
DQ and DM input hold time relative to DQS		^t DH	0.5		0.5		0.6		ns	23, 27
DQ and DM input setup time relative to DQ	S	^t DS	0.5		0.5		0.6		ns	23, 27
DQ and DM input pulse width (for each input	ut)	^t DIPW	1.75		1.75		2		ns	27
Access window of DQS from CK/CK#		^t DQSCK	-0.75	+0.75	-0.75	+0.75	-0.8	+0.8	ns	
DQS input high pulse width		^t DQSH	0.35		0.35		0.35		^t CK	
DQS input low pulse width		^t DQSL	0.35		0.35		0.35		^t CK	
DQS-DQ skew, DQS to last DQ valid, per group,				0.5		0.5		0.6	ns	22, 25
Write command to first DQS latching transit	ion	^t DQSS	0.75	1.25	0.75	1.25	0.75	1.25	^t CK	
DQS falling edge to CK rising - setup time		^t DSS	0.2		0.2		0.2		^t CK	
DQS falling edge from CK rising - hold time		^t DSH	0.2		0.2		0.2		^t CK	
Half clock period		tHP	^t CH, ^t CL		^t CH, ^t CL		^t CH, ^t CL		ns	30
Data-out high-impedance window from CK/		^t HZ		+0.75		+0.75		+0.8	ns	16, 37
Data-out low-impedance window from CK/0		^t LZ	-0.75		-0.75		-0.8		ns	16, 38
Address and control input hold time (fast sle	-	^t IH _₽	.90		.90		1.1		ns	12
Address and control input setup time (fast s	^t IS _F	.90		.90		1.1		ns	12	
Address and control input hold time (slow s	^t IH _s	1		1		1.1		ns	12	
Address and control input setup time (slow slew rate)		^t IS _s	1		1		1.1		ns	12
LOAD MODE REGISTER command cycle time		^t MRD	15		15		16		ns	
DQ-DQS hold, DQS to first DQ to go non-valid,	per access	^t QH	tHP -	tQHS	tHP ·	^t QHS	^t HP-	tQHS	ns	22, 23
Data hold skew factor		^t QHS		0.75		0.75		1	ns	
ACTIVE to PRECHARGE command		^t RAS	40	120,000		120,000	40	120,000	ns	31
ACTIVE to READ with Auto precharge comm		^t RAP		^t RAS(N	1IN) - (bur	st length	* ^t CK/2)		ns	41
ACTIVE to ACTIVE/AUTO REFRESH command	period	^t RC	65		65		70		ns	
AUTO REFRESH command period		^t RFC	75		75		80		ns	45
ACTIVE to READ or WRITE delay		tRCD	20		20		20		ns	
PRECHARGE command period		^t RP	20		20		20		ns	
DQS read preamble		tRPRE	0.9	1.1	0.9	1.1	0.9	1.1	^t CK	37
DQS read postamble		tRPST	0.4	0.6	0.4	0.6	0.4	0.6	^t CK	
ACTIVE bank a to ACTIVE bank b command		^t RRD	15		15		15		ns	
DQS write preamble		tWPRE	0.25		0.25		0.25		^t CK	
DQS write preamble setup time		tWPRES	0		0		0		ns	18, 19
DQS write postamble		tWPST	0.4	0.6	0.4	0.6	0.4	0.6	^t CK	17
Write recovery time		^t WR	15		15		15		ns	
Internal WRITE to READ command delay		tWTR	1	ļ	1		1	ļ	^t CK	
Data valid output window		na	^t QH -	^t DQSQ	^t QH -	^t DQSQ	^t QH -	^t DQSQ	ns	22
REFRESH to REFRESH command interval		^t REFC		140.6		140.6		140.6	μs	21
Average periodic refresh interval		^t REFI		15.6		15.6		15.6	μs	21
Terminating voltage delay to VDD		^t VTD	0		0		0		ns	
Exit SELF REFRESH to non-READ command		^t XSNR	75		75		80		ns	
Exit SELF REFRESH to READ command		^t XSRD	200		200		200		^t CK	



CAPACITANCE (All Modules)


(Note: 11; notes appear following parameter tables)

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input/Output Capacitance: DQs, DQSs	Сю	8.0	10.0	рF
Input Capacitance: Command and Address	Cı1	36.0	54.0	рF
Input Capacitance: S0#, S1#	Cı2	18.0	27.0	рF
Input Capacitance: CK0, CK0#; CK1, CK1#; CK2, CK2#	Сіз	12.0	18.0	рF
Input Capacitance: CKE0, CKE1	Cı4	18.0	27.0	pF



NOTES

- 1. All voltages referenced to Vss.
- 2. Tests for AC timing, IDD, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. Outputs measured with equivalent load:



- 4. AC timing and IDD tests may use a VIL-to-VIH swing of up to 1.5V in the test environment, but input timing is still referenced to VREF (or to the crossing point for CK/CK#), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is IV/ns in the range between VIL(AC) and VIH(AC).
- 5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
- 6. VREF is expected to equal VDDQ/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on VREF may not exceed ±2 percent of the DC value. Thus, from VDDQ/2, VREF is allowed ±25mV for DC error and an additional ±25mV for AC noise. This measurement is to be taken at the nearest VREF by-pass capacitor.
- 7. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF and must track variations in the DC level of VREF.
- 8. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time at CL = 2 for -26A and -202, CL = 2.5 for -265 with the outputs open.
- 9. Enables on-chip refresh and address counters.
- 10. IDD specifications are tested after the device is properly initialized, and is averaged at the defined cycle rate.

256MB, 512MB (ECC x72) 184-pin DDR SDRAM DIMMs


- 11. This parameter is sampled. $VDD = +2.5V \pm 0.2V$, $VDDQ = +2.5V \pm 0.2V$, VREF = VSS, f = 100 MHz, $T_A = 25^{\circ}C$, VOUT(DC) = VDDQ/2, VOUT (peak to peak) = 0.2V. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
- 12. Command/Address input slew rate = 0.5V/ns. For 265 with slew rates 1V/ns and faster, ^tIS and ^tIH are reduced to 900ps. If the slew rate is less than 0.5V/ ns, timing must be derated: ^tIS has an additional 50ps per each 100mV/ns reduction in slew rate from the 500mV/ns. ^tIH has 0ps added, that is, it remains constant. If the slew rate exceeds 4.5V/ns, functionality is uncertain.
- 13. The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross; the input reference level for signals other than CK/CK# is VREF.
- 14. Inputs are not recognized as valid until VREF stabilizes. Exception: during the period before VREF stabilizes, $CKE \le 0.3 \text{ x VDDQ}$ is recognized as LOW.
- 15. The output timing reference level, as measured at the timing reference point indicated in Note 3, is VTT.
- 16. ^tHZ and ^tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins driving (LZ).
- 17. The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
- 18. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
- 19. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITEs were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on ^tDQSS.
- 20. MIN (^tRC or ^tRFC) for IDD measurements is the smallest multiple of ^tCK that meets the minimum absolute value for the respective parameter. ^tRAS (MAX) for IDD measurements is the largest multiple of ^tCK that meets the maximum absolute value for ^tRAS.



NOTES (continued)

- 21. The refresh period 64ms. This equates to an average refresh rate of 15.625µs for 128MB module or 7.8125µs for the 256MB module. However, an AUTO REFRESH command must be asserted at least once every 140.6µs for the 128MB module or 70.3µs for the 256MB module; burst refreshing or posting by the DRAM controller greater than eight refresh cycles is not allowed.
- 22. The valid data window is derived by achieving other specifications - ^tHP (^tCK/2), ^tDQSQ, and ^tQH (^tQH = ^tHP - ^tQHS). The data valid window derates directly porportional with the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycle variation of 45/55. Functionality is uncertain when operating beyond a 45/55 ratio. The data valid window derating curves are provided below for duty cycles ranging between 50/50 and 45/55.
- 23. Referenced to each output group: x4 = DQS with DQ0–DQ3; x8 = DQS with DQ0–DQ7; x16 = LDQS with DQ0–DQ7; and UDQS with DQ8–DQ15.

- 24. This limit is actually a nominal value and does not result in a fail value. CKE is HIGH during RE-FRESH command period (^tRFC [MIN]) else CKE is LOW (i.e., during standby).
- 25. To maintain a valid level, the transitioning edge of the input must:
 - a) Sustain a constant slew rate from the current AC level through to the target AC level, VIL(AC) or VIH(AC).
 - b) Reach at least the target AC level.
 - c) After the AC target level is reached, continue to maintain at least the target DC level, VIL(DC) or $V_{IH(DC)}$.
- 26. CK and CK# input slew rate must be ≥ 1 V/ns (≥ 2 V/ns if measured differentially).
- 27. DQ and DM input slew rates must not deviate from DQS by more than 10%. If the DQ/DM/DQS slew rate is less than 0.5V/ns, timing must be derated: 50ps must be added to ^tDS and ^tDH for each 100mv/ns reduction in slew rate. If slew rate exceeds 4V/ns, functionality is uncertain.







NOTES (continued)

- 28. VDD must not vary more than 4% if CKE is not active while any device bank is active.
- 29. The clock is allowed up to ± 150 ps of jitter. Each timing parameter is allowed to vary by the same amount.
- 30. ^tHPmin is the lesser of ^tCL minimum and ^tCH minimum actually applied to the device CK and CK/ inputs, collectively during bank active.
- 31. READs and WRITEs with auto precharge are not allowed to be issued until ^tRASmin can be satisfied prior to the internal precharge command being issued.
- 32. Any positive glitch must be less than 1 /3 of the clock cycle and not more than +400mV or 2.9 volts, whichever is less. Any negative glitch must be less than 1 /3 of the clock cycle and not exceed either 300mV or 2.2 volts, whichever is more positive.
- 33. Normal Output Drive Curves:

- a) The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure A.
- b) The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure A.
- c) The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure B.
- d) The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure B.
- e) The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between .71 and 1.4, for device drainto-source voltages from 0.1V to 1.0 Volt, and at the same voltage and temperature.
- f) The full variation in the ratio of the nominal pull-up to pull-down current should be unity $\pm 10\%$, for device drain-to-source voltages from 0.1V to 1.0 volt.







NOTES (continued)

- 34. The voltage levels used are derived from a minimum VDD level and the refernced test load. In practice, the voltage levels obtained from a properly terminated bus will provide significantly different voltage values.
- 35. VIH overshoot: VIH(MAX) = VDDQ+1.5V for a pulse width ≤ 3ns and the pulse width can not be greater than 1/3 of the cycle rate. VIL undershoot: VIL(MIN) = -1.5V for a pulse width ≤ 3ns and the pulse width can not be greater than 1/3 of the cycle rate.
- 36. Vdd and VddQ must track each other.
- 37. This maximum value is derived from the referenced test load. In practice, the values obtained in a typical terminated design may reflect up to 310ps less for ^tHZ(MAX) and the last DVW. ^tHZ(MAX) will prevail over ^tDQSCK(MAX) + ^tRPST(MAX) condition. ^tLZ(MIN) will prevail over ^tDQSCK(MIN) + ^tRPRE(MAX) condition.
- 38. For slew rates of greater than 1V/ns the (LZ) transition will start about 310ps earlier.
- 39. During initialzation, VDDQ, VTT, and VREF must be equal to or less than VDD + 0.3V. Alternatively, VTT may be 1.35V maximum during power up, even if VDD/VDDQ are 0 volts, provided a minimum of 42 ohms of series resistance is used between the VTT supply and the input pin.

- 40. The current Micron part operates below the slowest JEDEC operating frequency of 83 MHz. As such, future die may not reflect this option.
- 41. Reserved for future use.
- 42. Reserved for future use.
- 43. Random addressing changing 50% of data changing at every transfer.
- 44. Random addressing changing 100% of data changing at every transfer.
- 45. CKE must be active (high) during the entire time a refresh command is executed. That is, from the time the AUTO REFRESH command is registered, CKE must be active at each rising clock edge, until ^tREF later.
- 46. IDD2N specifies the DQ, DQS and DM to be driven to a valid high or low logic level. IDD2Q is similar to IDD2F except IDD2Q specifies the address and control inputs to remain stable. Although IDD2F, IDD2N, and IDD2Q are similar, IDD2F is "worst case."
- 47. Whenever the operating frequency is altered, not including jitter, the DLL is required to be reset. This is followed by 200 clock cycles.
- 48. Min ^tCK value at CL=2.5 in the SPD for -26A modules is .7ns, to facilitate proper system operation.



SPD CLOCK AND DATA CONVENTIONS


Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (Figures 1 and 2).

SPD START CONDITION

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

SPD STOP CONDITION

All communications are terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device into standby power mode.



SPD ACKNOWLEDGE

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (Figure 3).

The SPD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a WRITE operation have been selected, the SPD device will respond with an acknowledge after the receipt of each subsequent eight-bit word. In the read mode the SPD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.





Figure 2 Definition of Start and Stop



Acknowledge Response From Receiver



EEPROM Device Select Code

Note: The most significant bit (b7) is sent first.


	DEVICE TYPE IDENTIFIER				СНІ	RW		
	b7	b6	b5	b4	b3	b2	b1	b0
Memory Area Select Code (two arrays)	1	0	1	0	E2	E1	EO	RW
Protection Register Select Code	0	1	1	0	E2	E1	EO	RW

EEPROM Operating Modes

MODE		WC ¹	BYTES	INITIAL SEQUENCE
Current Address Read	1	Х	1	START, Device Select, $R\overline{W} = '1'$
Random Address Read	0	Х	1	START, Device Select, $R\overline{W} = '0'$, Address
	1	Х	1	reSTART, Device Select, $R\overline{W}$ = '1'
Sequential Read	1	Х	≥ 1	Similar to Current or Random Address Read
Byte Write	0	VIL	1	START, Device Select, $R\overline{W} = '0'$
Page Write	0	VIL	≤ 16	START, Device Select, $R\overline{W} = '0'$

NOTE: 1. $X = V_{IH}$ or V_{IL} .

SPD EEPROM TIMING DIAGRAM



SERIAL PRESENCE-DETECT EEPROM TIMING PARAMETERS

SYMBOL	MIN	MAX	UNITS
^t AA	0.3	3.5	μs
^t BUF	4.7		μs
^t DH	300		ns
^t F		300	ns
^t HD:DAT	0		μs
^t HD:STA	4		μs

SYMBOL	MIN	MAX	UNITS
thigh	4		μs
^t LOW	4.7		μs
^t R		1	μs
^t SU:DAT	250		ns
^t SU:STA	4.7		μs
^t SU:STO	4.7		μs



SERIAL PRESENCE-DETECT EEPROM DC OPERATING CONDITIONS

(Note: 1) ($V_{DD} = +3.3V \pm 0.3V$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS
SUPPLY VOLTAGE	Vdd	3	3.6	V
INPUT HIGH VOLTAGE: Logic 1; All inputs	Vін	Vdd x 0.7	Vdd + 0.5	V
INPUT LOW VOLTAGE: Logic 0; All inputs	VIL	-1	Vdd x 0.3	V
OUTPUT LOW VOLTAGE: IOUT = 3mA	Vol	_	0.4	V
INPUT LEAKAGE CURRENT: VIN = GND to VDD	lu	_	10	μA
OUTPUT LEAKAGE CURRENT: Vout = GND to VDD	Ilo	_	10	μA
STANDBY CURRENT: SCL = SDA = VDD - 0.3V; All other inputs = GND or 3.3V +10%	Іѕв	-	30	μA
POWER SUPPLY CURRENT: SCL clock frequency = 100 KHz	lcc	-	2	mA

SERIAL PRESENCE-DETECT EEPROM AC OPERATING CONDITIONS

(Notes: 1) (VDD = $+3.3V \pm 0.3V$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
SCL LOW to SDA data-out valid	^t AA	0.3	3.5	μs	
Time the bus must be free before a new transition can start	^t BUF	4.7		μs	
Data-out hold time	^t DH	300		ns	
SDA and SCL fall time	tF		300	ns	
Data-in hold time	^t HD:DAT	0		μs	
Start condition hold time	^t HD:STA	4		μs	
Clock HIGH period	tHIGH	4		μs	
Noise suppression time constant at SCL, SDA inputs	tl		100	ns	
Clock LOW period	tLOW	4.7		μs	
SDA and SCL rise time	^t R		1	μs	
SCL clock frequency	^t SCL		100	KHz	
Data-in setup time	^t SU:DAT	250		ns	
Start condition setup time	^t SU:STA	4.7		μs	
Stop condition setup time	^t SU:STO	4.7		μs	
WRITE cycle time	tWRC		10	ms	2

NOTE: 1. All voltages referenced to Vss.

2. The refresh period is 64ms. This equates to an average refresh rate of 15.625µs. However, an AUTO REFRESH command must be asserted at least once every 31.2µs; burst refreshing or postings greater than 2 are not allowed.



SERIAL PRESENCE-DETECT MATRIX

(Note: 1)

IUMBER OF BYTES USED BY MICRON OTAL NUMBER OF SPD MEMORY BYTES MEMORY TYPE IUMBER OF ROW ADDRESSES IUMBER OF COLUMN ADDRESSES IUMBER OF BANKS MODULE DATA WIDTH MODULE DATA WIDTH (continued) MODULE VOLTAGE INTERFACE LEVELS DRAM CYCLE TIME, [†] CK CAS LATENCY = 2.5) (Note 2) DRAM ACCESS FROM CLOCK, [†] AC CAS LATENCY = 2.5) MODULE CONFIGURATION TYPE EFFRESH RATE/TYPE DRAM WIDTH (PRIMARY SDRAM) RROR-CHECKING SDRAM DATA WIDTH MINIMUM CLOCK DELAY, BACK-TO-BACK	128 256 SDRAM DDR 12 or 13 10 2 72 0 SSTL 2.5V 7 (-26A) 7.5 (-265) 8 (-202) 0.75 (-26A/-265) 0.8 (-202) ECC 15.6 or 7.81µs/SELF 8	80 08 07 0C 0A 02 48 00 04 70 75 80 75 80 75 80 02 80	80 08 07 0D 0A 02 48 00 04 70 75 80 75 80 02 82	
MEMORY TYPE JUMBER OF ROW ADDRESSES JUMBER OF COLUMN ADDRESSES JUMBER OF BANKS MODULE DATA WIDTH MODULE DATA WIDTH (continued) MODULE VOLTAGE INTERFACE LEVELS DRAM CYCLE TIME, ¹ CK CAS LATENCY = 2.5) (Note 2) DRAM ACCESS FROM CLOCK, ¹ AC CAS LATENCY = 2.5) MODULE CONFIGURATION TYPE EFRESH RATE/TYPE DRAM WIDTH (PRIMARY SDRAM) RROR-CHECKING SDRAM DATA WIDTH	SDRAM DDR 12 or 13 10 2 72 0 SSTL 2.5V 7 (-26A) 7.5 (-265) 8 (-202) 0.75 (-26A/-265) 0.8 (-202) ECC 15.6 or 7.81µs/SELF 8	07 0C 0A 02 48 00 04 70 75 80 75 80 75 80 02 80	07 0D 0A 02 48 00 04 70 75 80 75 80 75 80 02	
IUMBER OF ROW ADDRESSES IUMBER OF COLUMN ADDRESSES IUMBER OF BANKS MODULE DATA WIDTH MODULE DATA WIDTH (continued) MODULE VOLTAGE INTERFACE LEVELS DRAM CYCLE TIME, [†] CK CAS LATENCY = 2.5) (Note 2) DRAM ACCESS FROM CLOCK, [†] AC CAS LATENCY = 2.5) MODULE CONFIGURATION TYPE EFRESH RATE/TYPE DRAM WIDTH (PRIMARY SDRAM) RROR-CHECKING SDRAM DATA WIDTH	12 or 13 10 2 72 0 SSTL 2.5V 7 (-26A) 7.5 (-265) 8 (-202) 0.75 (-26A/-265) 0.8 (-202) ECC 15.6 or 7.81µs/SELF 8	0C 0A 02 48 00 04 70 75 80 75 80 75 80 02 80	0D 0A 02 48 00 04 70 75 80 75 80 02	
IUMBER OF COLUMN ADDRESSES IUMBER OF BANKS MODULE DATA WIDTH MODULE DATA WIDTH (continued) MODULE VOLTAGE INTERFACE LEVELS DRAM CYCLE TIME, [†] CK CAS LATENCY = 2.5) (Note 2) DRAM ACCESS FROM CLOCK, [†] AC CAS LATENCY = 2.5) MODULE CONFIGURATION TYPE EFRESH RATE/TYPE DRAM WIDTH (PRIMARY SDRAM) RROR-CHECKING SDRAM DATA WIDTH	10 2 72 0 SSTL 2.5V 7 (-26A) 7.5 (-265) 8 (-202) 0.75 (-26A/-265) 0.8 (-202) ECC 15.6 or 7.81µs/SELF 8	0A 02 48 00 04 70 75 80 75 80 02 80	0A 02 48 00 04 70 75 80 75 80 02	
IUMBER OF BANKS MODULE DATA WIDTH MODULE DATA WIDTH (continued) MODULE VOLTAGE INTERFACE LEVELS DRAM CYCLE TIME, ^t CK CAS LATENCY = 2.5) (Note 2) DRAM ACCESS FROM CLOCK, ^t AC CAS LATENCY = 2.5) MODULE CONFIGURATION TYPE EFRESH RATE/TYPE DRAM WIDTH (PRIMARY SDRAM) RROR-CHECKING SDRAM DATA WIDTH	2 72 0 SSTL 2.5V 7 (-26A) 7.5 (-265) 8 (-202) 0.75 (-26A/-265) 0.8 (-202) ECC 15.6 or 7.81µs/SELF 8	02 48 00 04 70 75 80 75 80 02 80	02 48 00 04 70 75 80 75 80 02	
MODULE DATA WIDTH MODULE DATA WIDTH (continued) MODULE VOLTAGE INTERFACE LEVELS DRAM CYCLE TIME, [†] CK CAS LATENCY = 2.5) (Note 2) DRAM ACCESS FROM CLOCK, [†] AC CAS LATENCY = 2.5) MODULE CONFIGURATION TYPE :EFRESH RATE/TYPE DRAM WIDTH (PRIMARY SDRAM) RROR-CHECKING SDRAM DATA WIDTH	72 0 SSTL 2.5V 7 (-26A) 7.5 (-265) 8 (-202) 0.75 (-26A/-265) 0.8 (-202) ECC 15.6 or 7.81µs/SELF 8	48 00 04 70 75 80 75 80 02 80	48 00 04 70 75 80 75 80 02	
MODULE DATA WIDTH (continued) MODULE VOLTAGE INTERFACE LEVELS DRAM CYCLE TIME, [†] CK CAS LATENCY = 2.5) (Note 2) DRAM ACCESS FROM CLOCK, [†] AC CAS LATENCY = 2.5) MODULE CONFIGURATION TYPE EFRESH RATE/TYPE DRAM WIDTH (PRIMARY SDRAM) RROR-CHECKING SDRAM DATA WIDTH	0 SSTL 2.5V 7 (-26A) 7.5 (-265) 8 (-202) 0.75 (-26A/-265) 0.8 (-202) ECC 15.6 or 7.81µs/SELF 8	00 04 70 75 80 75 80 02 80	00 04 70 75 80 75 80 02	
ADDULE VOLTAGE INTERFACE LEVELS DRAM CYCLE TIME, ^t CK CAS LATENCY = 2.5) (Note 2) DRAM ACCESS FROM CLOCK, ^t AC CAS LATENCY = 2.5) ADDULE CONFIGURATION TYPE EFRESH RATE/TYPE DRAM WIDTH (PRIMARY SDRAM) RROR-CHECKING SDRAM DATA WIDTH	SSTL 2.5V 7 (-26A) 7.5 (-265) 8 (-202) 0.75 (-26A/-265) 0.8 (-202) ECC 15.6 or 7.81µs/SELF 8	04 70 75 80 75 80 02 80	04 70 75 80 75 80 02	
DRAM CYCLE TIME, [†] CK CAS LATENCY = 2.5) (Note 2) DRAM ACCESS FROM CLOCK, [†] AC CAS LATENCY = 2.5) MODULE CONFIGURATION TYPE EFRESH RATE/TYPE DRAM WIDTH (PRIMARY SDRAM) RROR-CHECKING SDRAM DATA WIDTH	7 (-26A) 7.5 (-265) 8 (-202) 0.75 (-26A/-265) 0.8 (-202) ECC 15.6 or 7.81µs/SELF 8	70 75 80 75 80 02 80	70 75 80 75 80 02	
CAS LATENCY = 2.5) (Note 2) DRAM ACCESS FROM CLOCK, [†] AC CAS LATENCY = 2.5) MODULE CONFIGURATION TYPE EFRESH RATE/TYPE DRAM WIDTH (PRIMARY SDRAM) RROR-CHECKING SDRAM DATA WIDTH	7.5 (-265) 8 (-202) 0.75 (-26A/-265) 0.8 (-202) ECC 15.6 or 7.81µs/SELF 8	75 80 75 80 02 80	75 80 75 80 02	
(Note 2) DRAM ACCESS FROM CLOCK, [†] AC CAS LATENCY = 2.5) MODULE CONFIGURATION TYPE EFRESH RATE/TYPE DRAM WIDTH (PRIMARY SDRAM) RROR-CHECKING SDRAM DATA WIDTH	8 (-202) 0.75 (-26A/-265) 0.8 (-202) ECC 15.6 or 7.81µs/SELF 8	80 75 80 02 80	80 75 80 02	
DRAM ACCESS FROM CLOCK, [†] AC CAS LATENCY = 2.5) MODULE CONFIGURATION TYPE EFRESH RATE/TYPE DRAM WIDTH (PRIMARY SDRAM) RROR-CHECKING SDRAM DATA WIDTH	0.75 (-26A/-265) 0.8 (-202) ECC 15.6 or 7.81µs/SELF 8	75 80 02 80	75 80 02	
CAS LATENCY = 2.5) MODULE CONFIGURATION TYPE EFRESH RATE/TYPE DRAM WIDTH (PRIMARY SDRAM) RROR-CHECKING SDRAM DATA WIDTH	0.8 (-202) ECC 15.6 or 7.81µs/SELF 8	80 02 80	80 02	
AODULE CONFIGURATION TYPE EFRESH RATE/TYPE DRAM WIDTH (PRIMARY SDRAM) RROR-CHECKING SDRAM DATA WIDTH	ECC 15.6 or 7.81µs/SELF 8	02 80	02	
EFRESH RATE/TYPE DRAM WIDTH (PRIMARY SDRAM) RROR-CHECKING SDRAM DATA WIDTH	15.6 or 7.81µs/SELF 8	80	-	
DRAM WIDTH (PRIMARY SDRAM) RROR-CHECKING SDRAM DATA WIDTH	8		82	
RROR-CHECKING SDRAM DATA WIDTH	-	00		
		08	08	
INIMUM CLOCK DELAY BACK-TO-BACK	8	08	08	
	1	01	01	
ANDOM COLUMN ACCESS				
URST LENGTHS SUPPORTED	2, 4, 8	0E	0E	
IUMBER OF BANKS ON SDRAM DEVICE	4	04	04	
AS LATENCIES SUPPORTED	2, 2.5	0C	0C	
S LATENCY	0	01	01	
VE LATENCY	1	02	02	
DRAM MODULE ATTRIBUTES		20	20	
DRAM DEVICE ATTRIBUTES: GENERAL	Fast concurrent A/P	00/C0*	00/C0	
DRAM CYCLE TIME, ^t CK	7.5 (-26A)	75	75	
CAS LATENCY = 2)	10 (-265/-202)	A0	A0	
DRAM CYCLE TIME, ^t CK	7.5 (-26A/-265)	75	75	
CAS LATENCY = 2) (Note 2)	8 (-202)	80	80	
DRAM CYCLE TIME. ^t CK	_	00	00	
CAS LATENCY = 1)				
DRAM ACCESS FROM CK / ^t AC	_	00	00	
CAS LATENCY = 1)				
/INIMUM ROW PRECHARGE TIME, ^t RP	20	50	50	
	15	3C	3C	
	20	50	50	
/IINIMUM RAS# TO CAS# DELAY, 'RCD	40	28	28	
	-		40	
/INIMUM RAS# PULSE WIDTH, ^t RAS	128MB or 256MB		A0	
	128MB or 256MB 1.0 (-26A/-265)	A0		
	AS LATENCY = 2) PRAM CYCLE TIME, ^t CK AS LATENCY = 2) (Note 2) PRAM CYCLE TIME, ^t CK AS LATENCY = 1) PRAM ACCESS FROM CK , ^t AC AS LATENCY = 1) INIMUM ROW PRECHARGE TIME, ^t RP INIMUM ROW ACTIVE TO ROW ACTIVE, ^t RRD INIMUM RAS# TO CAS# DELAY, ^t RCD	AS LATENCY = 2)10 (-265/-202)ORAM CYCLE TIME, ${}^{t}CK$ 7.5 (-26A/-265)AS LATENCY = 2) (Note 2)8 (-202)ORAM CYCLE TIME, ${}^{t}CK$ -AS LATENCY = 1)-ORAM ACCESS FROM CK , ${}^{t}AC$ -ORAM ACCESS FROM CK , ${}^{t}AC$ -AS LATENCY = 1)10INIMUM ROW PRECHARGE TIME, ${}^{t}RP$ 20INIMUM ROW ACTIVE TO ROW ACTIVE, ${}^{t}RRD$ 15INIMUM RAS# TO CAS# DELAY, ${}^{t}RCD$ 20INIMUM RAS# PULSE WIDTH, ${}^{t}RAS$ 40ODULE BANK DENSITY128MB or 256MB	AS LATENCY = 2) 10 (-265/-202) A0 DRAM CYCLE TIME, ${}^{t}CK$ 7.5 (-26A/-265) 75 AS LATENCY = 2) (Note 2) 80 80 DRAM CYCLE TIME, ${}^{t}CK$ - 00 DRAM CYCLE TIME, ${}^{t}CK$ - 00 DRAM CYCLE TIME, ${}^{t}CK$ - 00 DRAM ACCESS FROM CK , ${}^{t}AC$ - 00 AS LATENCY = 1) - 00 DRAM ACCESS FROM CK , ${}^{t}AC$ - 00 AS LATENCY = 1) - 00 INIMUM ROW PRECHARGE TIME, ${}^{t}RP$ 20 50 INIMUM ROW ACTIVE TO ROW ACTIVE, ${}^{t}RRD$ 15 3C INIMUM RAS# TO CAS# DELAY, ${}^{t}RCD$ 20 50 INIMUM RAS# PULSE WIDTH, ${}^{t}RAS$ 40 28 ODULE BANK DENSITY 128MB or 256MB 20	

*Supports concurrent auto precharge. Contact factory for additional information regarding this option.

NOTE: 1. "1"/"0": Serial Data, "driven to HIGH"/"driven to LOW."

2. The value of ^tCK for -26A modules is set at 7.0ns. Component spec. value is 7.5ns.



SERIAL PRESENCE-DETECT MATRIX (continued)

(Note: 1, 2)


BYTE	DESCRIPTION	ENTRY (VERSION)	MT18VDDT3272AG	MT18VDDT6472AG
33	ADDRESS AND COMMAND HOLD TIME, ^t IH	1.0 (-26A/-265)	A0	A0
		1.1 (-202)	B0	BO
34	DATA/DATA MASK INPUT SETUP TIME, ^t DS	0.5 (-26A/-265)	50	50
		0.6 (-202)	60	60
35	DATA/DATA MASK INPUT HOLD TIME, ^t DH	0.5 (-26A/-265)	50	50
		0.6 (-202)	60	60
36-40	RESERVED		00	00
41	MINIMUM ACTIVE/AUTO REFRESH TIME,	65ns (-26A/-265)	41	41
	(^t RC)	70ns (-202)	46	46
42	MINIMUM AUTO REFRESH TO ACTIVE/	75ns (-26A/-265)	4B	4B
	AUTO REFRESH COMMAND PERIOD, (^t RFC)	80ns (-202)	50	50
43	MAXIMUM CYCLE TIME, (^t CK (MAX))	^t CK (MAX) = 13ns	34	34
44	MAXIMUM DQS-DQ SKEW TIME,	0.5ns (-26A/-265)	32	32
	(^t DQSQ)	0.6ns (-202)	3C	3C
45	MAXIMUM READ DATA HOLD SKEW	0.75 (-26A/-265)	75	75
	FACTOR, (^t QHS)	1.0ns (-202)	A0	A0
46-61	RESERVED		00	00
62	SPD REVISION	0	00	00
63	CHECKSUM FOR BYTES 0-62	-26A	06/C6*	E9
		-265	36/F6*	19
		-202	D1/91*	B4
64	MANUFACTURER'S JEDECID CODE	MICRON	2C	2C
65-71	MANUFACTURER'S JEDEC ID CODE (continued)		00	00
72	MANUFACTURING LOCATION	01–11	01–0B	01–0B
73-90	MODULE PART NUMBER (ASCII)		х	x
91	PCB IDENTIFICATION CODE	1–9	01–09	01–09
92	IDENTIFICATION CODE (continued)	0	00	00
93	YEAR OF MANUFACTURE IN BCD		Х	x
94	WEEK OF MANUFACTURE IN BCD		Х	x
95-98	MODULE SERIAL NUMBER		Х	x
99-127	MANUFACTURER-SPECIFIC DATA (RSVD)		-	_

*Supports concurrent auto precharge. Contact factory for additional information regarding this option.

NOTE: 1. "1"/"0": Serial Data, "driven to HIGH"/"driven to LOW."


2. x = Variable Data.





184-PIN DIMM 256MB and 512MB Modules

BACK VIEW



NOTE: All dimensions in inches (millimeters) $\frac{MAX}{MIN}$ or typical where noted.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992 Micron is a registered trademark and the Micron logo and M logo are trademarks of Micron Technology, Inc.