

## High Efficiency Boost for White LED's and/or OLED Displays with Dual Current Sinks and I2C Compatible Brightness Control

## Features

- Integrated OLED Display Power Supply and LED Driver
- Drives up to 10 LED's at 30 mA
- Drives up to 5 LED's at 20 mA and delivers up to 21 V at 40 mA
- Over 90\% Efficient
- 32 Exponential Dimming Steps
- $0.15 \%$ Accurate Current Matching Between Strings
- Internal Soft-Start Limits Inrush Current
- True Shutdown Isolation for LED's
- Wide 2.7V to 5.5V Input Voltage Range
- 21V Over-Voltage Protection
- 1.27MHz Fixed Frequency Operation
- Low Profile 10 -pin LLP Package ( $3 \mathrm{~mm} \times 3 \mathrm{~mm} \times 0.8 \mathrm{~mm}$ )
- General Purpose I/O
- Active Low Hardware Reset


## Applications

- Dual Display LCD Backlighting for Portable Applications
- Large Format LCD Backlighting
- OLED Panel Power Supply

Typical Application Circuits


Dual White LED Bias Supply


## Connection Diagram



## Ordering Information

| Order Number | Package Type | NSC Package Drawing | Top Mark | Supplied As |
| :---: | :---: | :---: | :---: | :---: |
| LM3509SD | 10-Pin LLP | SDA010A | L3509 | 1000 units, Tape-and-Reel, No-Lead |
| LM3509SDX | 10-Pin LLP | SDA010A | L3509 | 4500 units, Tape-and-Reel, No Lead |

## Pin Descriptions/Functions

| Pin | Name | Function |
| :---: | :---: | :--- |
| 1 | MAIN | Main Current Sink Input. |
| 2 | SUB/FB | Secondary Current Sink Input or 1.25V Feedback Connection for Constant Voltage Output. |
| 3 | SET | LED Current Setting Connection. Connect a resistor from SET to GND to set the maximum LED <br> current into MAIN or SUB/FB (when in LED mode), where I IED_MAX $=192 \times 1.244 \mathrm{~V} / \mathrm{R}_{\text {SET }}$. |
| 4 | VIO | Logic Voltage Level Input |
| 5 | $\overline{\text { RESET/GPIO }}$ | Active Low Hardware Reset and Programmable General Purpose I/O. |
| 6 | SW | Drain Connection for Internal NMOS Switch |
| 7 | OVP | Over-Voltage Protection Sense Connection. Connect OVP to the positive terminal of the output <br> capacitor. |
| 8 | IN | Input Voltage Connection. Connect IN to the input supply, and bypass to GND with a 1 1 FF ceramic <br> capacitor. |
| 9 | SDA | Serial Data Input/Output |
| 10 | SCL | Serial Clock Input |
| DAP | GND | Ground |

Absolute Maximum Ratings (Notes 1, 2)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
$V_{\text {IN }}$
$V_{\text {sw }}, V_{\text {ovp }}$,
$\mathrm{V}_{\text {SUB/FB }}, \mathrm{V}_{\text {MAIN }}$
$\mathrm{V}_{\text {SCL }}, \mathrm{V}_{\text {SDA }}, \mathrm{V}_{\text {RESETIGPIO }}, \mathrm{V}_{\text {IO }}$,
$V_{\text {SET }}$
Continuous Power Dissipation
Junction Temperature ( $\mathrm{T}_{\text {J-MAX }}$ )
Storage Temperature Range
Maximum Lead Temperature (Soldering, 10s)(Note 3)
ESD Rating(Note 10)
Human Body Model

$$
-0.3 \mathrm{~V} \text { to } 6 \mathrm{~V}
$$

-0.3 V to 25 V
-0.3 V to 23 V
-0.3 V to 6 V
Internally Limited $+150^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$+300^{\circ} \mathrm{C}$
2.5 kV

Operating Ratings (Notes 1, 2)
$V_{\text {IN }}$
2.7V to 5.5 V
$V_{\text {SW }}, V_{\text {ovP }}$,
$\mathrm{V}_{\text {SUB/FB }}, \mathrm{V}_{\text {MAIN }}$
Junction Temperature Range
( $\mathrm{T}_{\mathrm{J}}$ )(Note 4)
Ambient Temperature Range
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ $\left(\mathrm{T}_{\mathrm{A}}\right)($ Note 5)

## Thermal Properties

Junction to Ambient Thermal $54^{\circ} \mathrm{C} / \mathrm{W}$ Resistance $\left(\theta_{\mathrm{JA}}\right)$ (Note 6)

## ESD Caution Notice

National Semiconductor recommends that all integrated circuits be handled with appropriate ESD precautions. Failure to observe proper ESD handling techniques can result in damage to the device.

## Electrical Characteristics

Specifications in standard type face are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and those in boldface type apply over the Operating Temperature Range of $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Unless otherwise specified $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{I O}=1.8 \mathrm{~V}, \mathrm{~V}_{\overline{\mathrm{RESET} / G P I O}}=\mathrm{V}_{I N}, \mathrm{~V}_{\text {SUB/FB }}=\mathrm{V}_{\text {MAIN }}=0.5 \mathrm{~V}, \mathrm{R}_{\text {SEI }}=$ $12.0 \mathrm{k} \Omega$, OLED = ' 0 ', ENM = ENS = '1', BSUB = BMAIN = Full Scale.(Notes 2, 7)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{l}_{\text {LED }}$ | Output Current Regulation MAIN or SUB/FB Enabled | UNI = '0', or '1' | 18.6 | 20 | 21.8 | mA |
|  | Maximum Current Per Current Sink | $\mathrm{R}_{\text {SET }}=8.0 \mathrm{k} \Omega$ |  | 30 |  |  |
| $\overline{I_{\text {LED-MATCH }}}$ | $I_{\text {MAIN }}$ to $I_{\text {SUB/FB }}$ Current Matching | UNI = '1' (Note 11) |  | 0.15 | 1 | \% |
| $\mathrm{V}_{\text {SET }}$ | SET Pin Voltage | $3.0 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5 \mathrm{~V}$ |  | 1.244 |  | V |
| $\mathrm{I}_{\text {LED }} / \mathrm{ISET}$ | $\mathrm{I}_{\text {LED }}$ Current to $\mathrm{I}_{\text {SET }}$ Current Ratio |  |  | 192 |  |  |
| $\mathrm{V}_{\text {REG_CS }}$ | Regulated Current Sink Headroom Voltage |  |  | 500 |  | mV |
| $\mathrm{V}_{\text {REG_OLED }}$ | $\mathrm{V}_{\text {SUB/FB }}$ Regulation Voltage in OLED Mode | $3.0 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}, \mathrm{OLED}=$ ' 1 ' | 1.172 | 1.21 | 1.239 | V |
| $\mathrm{V}_{\mathrm{HR}}$ | Current Sink Minimum Headroom Voltage | $\mathrm{I}_{\text {LED }}=95 \%$ of nominal |  | 300 |  | mV |
| $\mathrm{R}_{\text {DSON }}$ | NMOS Switch On Resistance | $\mathrm{l}_{\mathrm{sw}}=100 \mathrm{~mA}$ |  | 0.58 |  | $\Omega$ |
| $\mathrm{I}_{\mathrm{CL}}$ | NMOS Switch Current Limit | $\mathrm{V}_{\text {IN }}=3.0 \mathrm{~V}$ | 650 | 770 | 875 | A |
| $\mathrm{V}_{\text {OVP }}$ | Output Over-Voltage | ON Threshold | 21.2 | 22 | 22.9 | V |
|  | Protection | OFF Threshold | 19.7 | 20.6 | 21.2 |  |
| $\mathrm{f}_{\mathrm{sw}}$ | Switching Frequency |  | 1.0 | 1.27 | 1.4 | MHz |
| $\mathrm{D}_{\text {MAX }}$ | Maximum Duty Cycle |  |  | 90 |  | \% |
| $\mathrm{D}_{\text {MIN }}$ | Minimum Duty Cycle |  |  | 10 |  | \% |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current, Device Not Switching | $\begin{aligned} & \mathrm{V}_{\text {MAIN }} \text { and } \mathrm{V}_{\text {SUB/FB }}> \\ & \mathrm{V}_{\text {REG_CS }}, \mathrm{BSUB}=\mathrm{BMAIN}= \\ & 0 \times 00 \end{aligned}$ |  | 400 | 440 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \hline \mathrm{V}_{\text {SUB/FB }}>\mathrm{V}_{\text {REG_OLED }}, \\ & \text { OLED='1', ENM=ENS='0' } \end{aligned}$ |  | 250 | 305 |  |
| $\mathrm{I}_{\text {SHDN }}$ | Shutdown Current | ENM = ENS = OLED = '0' |  | 3.6 | 5 | $\mu \mathrm{A}$ |


| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\overline{R E S E T} / G P I O ~ P i n ~ V o l t a g e ~ S p e c i f i c a t i o n s ~}$ |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input Logic Low | $\begin{aligned} & 2.7 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}, \text { MODE bit } \\ & =0 \end{aligned}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Logic High | $\begin{aligned} & 2.7 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}, \text { MODE bit } \\ & =0 \end{aligned}$ | 1.1 |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output Logic Low | $\mathrm{I}_{\text {LOAD }}=3 \mathrm{~mA}, \mathrm{MODE}$ bit $=1$ |  |  | 400 | mV |
| ${ }^{12} \mathrm{C}$ Compatible Voltage Specifications (SCL, SDA, VIO) |  |  |  |  |  |  |
| $\mathrm{V}_{10}$ | Serial Bus Voltage Level | $2.7 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}$ (Note 9) | 1.4 |  | $\mathrm{V}_{\text {IN }}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Logic Low | $2.7 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}$ |  |  | $0.36 \times V_{10}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Logic High | $2.7 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}$ | $0.7 \times \mathrm{V}_{10}$ |  | $\mathrm{V}_{10}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Logic Low | $\mathrm{I}_{\text {LOAD }}=3 \mathrm{~mA}$ |  |  | 400 | mV |
| ${ }^{2} \mathrm{C}$ Compatible Timing Specifications (SCL, SDA, VIO, see Figure 1) (Notes 8, 9) |  |  |  |  |  |  |
| $\mathrm{t}_{1}$ | SCL Clock Period |  | 2.5 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{2}$ | Data In Setup Time to SCL High |  | 100 |  |  | ns |
| $\mathrm{t}_{3}$ | Data Out Stable After SCL Low |  | 0 |  |  | ns |
| $\mathrm{t}_{4}$ | SDA Low Setup Time to SCL Low (Start) |  | 100 |  |  | ns |
| $\mathrm{t}_{5}$ | SDA High Hold Time After SCL High (Stop) |  | 100 |  |  | ns |

Note 1: Absolute maximum ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions for which the device is intended to be functional, but device parameter specifications may not be guaranteed. For guaranteed specifications and test conditions, see the Electrical Characteristics.
Note 2: All voltages are with respect to the potential at the GND pin.
Note 3: For detailed soldering specifications and information, please refer to National Semiconductor Application Note 1187: Leadless Lead frame Package (AN-1187).
Note 4: Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at $\mathrm{T}_{\mathrm{J}}=150^{\circ} \mathrm{C}$ (typ.) and disengages at $\mathrm{T}_{\mathrm{J}}=140^{\circ} \mathrm{C}$ (typ.).
Note 5: In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature ( $\mathrm{T}_{\mathrm{A}-\mathrm{MAX}}$ ) is dependent on the maximum operating junction temperature ( $\mathrm{TJ}-\mathrm{MAX}-\mathrm{OP}=+105^{\circ} \mathrm{C}$ ), the maximum power dissipation of the device in the application ( $\mathrm{P}_{\mathrm{D}-\mathrm{MAX}}$ ), and the junction-to ambient thermal resistance of the part/package in the application ( $\theta_{\mathrm{JA}}$ ), as given by the following equation: $\mathrm{T}_{\text {A-MAX }}=\mathrm{T}_{\text {J-MAX-OP }}-\left(\theta_{\mathrm{JA}} \times \mathrm{P}_{\mathrm{D} \text {-MAX }}\right)$
Note 6: Junction-to-ambient thermal resistance $\left(\theta_{\mathrm{JA}}\right)$ is taken from a thermal modeling result, performed under the conditions and guidelines set forth in the JEDEC standard JESD51-7. The test board is a 4-layer FR-4 board measuring $114 \mathrm{~mm} \times 76 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ with a $2 \times 1$ array of thermal vias. The ground plane on the board is $113 \mathrm{~mm} \times 75 \mathrm{~mm}$. Thickness of copper layers are $71.5 \mu \mathrm{~m} / 35 \mu \mathrm{~m} / 35 \mu \mathrm{~m} / 71.5 \mu \mathrm{~m}(2 \mathrm{oz} / 1 \mathrm{oz} / 1 \mathrm{oz} / 2 \mathrm{oz})$. Ambient temperature in simulation is $22^{\circ} \mathrm{C}$, still air. Power dissipation is 1 W . The value of $\theta_{\mathrm{JA}}$ of this product in the LLP package could fall in a range as wide as $50^{\circ} \mathrm{C} / \mathrm{W}$ to $150^{\circ} \mathrm{C} / \mathrm{W}$ (if not wider), depending on board material, layout, and environmental conditions. In applications where high maximum power dissipation exists special care must be paid to thermal dissipation issues. For more information on these topics, please refer to Application Note 1187: Leadless Leadframe Package (LLP) and the Power Efficiency and Power Dissipation section of this datasheet
Note 7: Min and Max limits are guaranteed by design, test, or statistical analysis. Typical (Typ) numbers are not guaranteed, but represent the most likely norm.
Note 8: SCL and SDA must be glitch-free in order for proper brightness control to be realized.
Note 9: SCL and SDA signals are referenced to VIO and GND for minimum VIO voltage testing.
Note 10: The human body model is a 100 pF capacitor discharged through $1.5 \mathrm{k} \Omega$ resistor into each pin. (MIL-STD-883 3015.7).
Note 11: The matching specification between MAIN and SUB is calculated as $100 \times\left(\left(I_{\text {MAIN }}\right.\right.$ or $\left.\left.I_{\text {SUB }}\right)-I_{\text {AVE }}\right) / I_{\text {AVE }}$. This simplifies out to be $100 \times\left(I_{\text {MAIN }}-I_{\text {SUB }}\right) /\left(I_{\text {MAIN }}+I_{\text {SUB }}\right)$.


FIGURE 1. I²C Timing

Typical Performance Characteristics $\mathrm{V}_{\mathbb{N}}=3.6 \mathrm{~V}$, LEDs are OSRAM (LW M67C), Cout $=14 F$ (LED Mode), $\mathrm{C}_{\text {OUT }}=2.2 \mu \mathrm{~F}$ (OLED Mode), $\mathrm{C}_{\mathrm{IN}}=1 \mu \mathrm{~F}, \mathrm{~L}=$ TDK VLF4012AT-100MR79, $\left(\mathrm{R}_{\mathrm{L}}=0.3 \Omega\right), \mathrm{R}_{\mathrm{SET}}=8.06 \mathrm{k} \Omega, \mathrm{UNI}=$ ' 1 ', $\mathrm{I}_{\mathrm{LED}}=$ $\mathrm{I}_{\text {SUB }}+\mathrm{I}_{\text {MAIN }}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise specified.


6 LED Efficiency vs $\mathrm{I}_{\text {LED }}$
(2 Strings of 3LEDs)


30004310

LED Efficiency vs $\mathrm{V}_{\text {IN }}$
( $\mathrm{L}=\mathrm{TDK}$ VLF3012AT-100MR49, $\mathrm{R}_{\mathrm{L}}=0.36 \Omega$, $\mathrm{I}_{\mathrm{LED}}=40 \mathrm{~mA}$ )


30004357

8 LED Efficiency vs $\mathrm{I}_{\text {LED }}$ (2 Strings of 4LEDs)


4 LED Efficiency vs $\mathrm{I}_{\text {LED }}$ (2 Strings of 2LEDs)


30004311

LED Efficiency vs $\mathrm{V}_{\text {IN }}$
( $\mathrm{L}=\mathrm{TDK}$ VLF5014AT-100MR92, $\mathrm{R}_{\mathrm{L}}=0.2 \Omega, \mathrm{I}_{\mathrm{LED}}=60 \mathrm{~mA}$ )


30004358


30004304


30004359



30004305


30004307



30004320

LED Current Matching vs. CODE (Note 11) (UNI = ' 1 ', $\mathrm{R}_{\mathrm{SET}}=12 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )


30004322
LED Current vs CODE
( $I_{\text {MAIN }}, I_{\text {SUB }}, I_{\text {IDEAL }}, R_{\text {SET }}=12 \mathrm{k} \Omega \pm 0.05 \%$ )



30004321

LED Current Accuracy vs CODE ( $\mathrm{R}_{\text {SET }}=12 \mathrm{k} \Omega \pm 0.05 \%$ )


30004323
$\mathrm{I}_{\text {LED }}$ vs Current Source Headroom Voltage



Channel 1: SDA (5V/div)
Channel 2: $\mathrm{V}_{\text {OUT }}$ (10V/div)
Channel 3: $\mathrm{I}_{\text {LED }}(50 \mathrm{~mA} / \mathrm{div})$
Channel 4: $\mathrm{I}_{\mathrm{IN}}(500 \mathrm{~mA} / \mathrm{div})$
Time Base: $400 \mu \mathrm{~s} / \mathrm{div}$
Load Step (OLED Mode)

$$
\left(\mathrm{V}_{\text {OUT }}=18 \mathrm{~V}, \mathrm{C}_{\mathrm{OUT}}=2.2 \mu \mathrm{~F}\right)
$$



30004326
Channel 1: $\mathrm{V}_{\text {OUT }}$ (AC Coupled, $500 \mathrm{mV} /$ div)
Channel 2: $\mathrm{I}_{\text {OUT }}$ ( $20 \mathrm{~mA} / \mathrm{div}$ )
Time Base: $200 \mu \mathrm{~s} / \mathrm{div}$
Transition From OLED to OLED + $1 \times 4$ LED)
$\left(\mathrm{V}_{\text {OUT }}=18 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=40 \mathrm{~mA}, \mathrm{I}_{\text {LED }}=20 \mathrm{~mA}, \mathrm{C}_{\text {OUT }}=2.2 \mu \mathrm{~F}\right)$


30004328
Channel 3: SDA (2V/div)
Channel 1: $\mathrm{V}_{\text {OUT }}$ (AC Coupled, $200 \mathrm{mV} /$ div)
Channel 2: $I_{\text {MAIN }}$ (20mA/div)
Time Base: $400 \mu \mathrm{~s} / \mathrm{div}$

## Start-Up Waveform (OLED Mode)

 $\left(\mathrm{V}_{\text {OUT }}=18 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=60 \mathrm{~mA}\right)$

Channel 1: SDA (5V/div)
Channel 2: $\mathrm{V}_{\text {OUT }}$ (10V/div)
Channel 3: $\mathrm{I}_{\text {OUT }}$ ( $50 \mathrm{~mA} / \mathrm{div}$ )
Channel 4: $\mathrm{I}_{\mathbb{N}}(500 \mathrm{~mA} / \mathrm{div})$
Time Base: $400 \mu \mathrm{~s} / \mathrm{div}$

## Line Step (LED Mode)

( $2 \times 5$ LEDs, 30 mA per String, $\mathrm{C}_{\text {out }}=1 \mu \mathrm{~F}$ )


30004354
Channel 1: $\mathrm{V}_{\text {OUT }}$ (AC Coupled, $500 \mathrm{mV} / \mathrm{div}$ )
Channel 2: $\mathrm{V}_{\text {IN }}$ (AC Coupled, $500 \mathrm{mV} /$ div)
Time Base: $200 \mu \mathrm{~s} / \mathrm{div}$
RESET Functionality


Channel 2: $I_{\text {SUB }}(20 \mathrm{~mA} / \mathrm{div})$
Channel R1: I $\mathrm{I}_{\text {MAIN }}(20 \mathrm{~mA} / \mathrm{div})$
Channel 1: $\overline{\operatorname{RESET}}$ (2V/div)
Time Base: 200ns/div


30004353
Channel 2: GPIO (2V/div)
Channel 3: SDA (2V/div)
Channel 1:SCL (2V/div)
Time Base: $40 \mu \mathrm{~s} / \mathrm{div}$
Ramp Rate Functionality
(RMP1, RMP0 = '01')


30004355
Channel 3: SDA (2V/div)
Channel 1: $I_{\text {MAIN }}$ ( $10 \mathrm{~mA} / \mathrm{div}$ )
Channel 4: $I_{\text {SUB }}(10 \mathrm{~mA} / \mathrm{div})$
Time Base: $100 \mathrm{~ms} / \mathrm{div}$
Ramp Rate Functionality
(RMP1, RMP0 = '11')


30004351
Channel 1:I $\mathrm{I}_{\text {MAIN }}(10 \mathrm{~mA} / \mathrm{div})$
Channel 4: $I_{\text {SUB }}(10 \mathrm{~mA} / \mathrm{div})$
Time Base: $400 \mathrm{~ms} / \mathrm{div}$


30004330
Channel 3: SDA (2V/div)
Channel 1: $I_{\text {MAIN }}(10 \mathrm{~mA} / \mathrm{div})$
Channel 4: $I_{\text {SUB }}(10 \mathrm{~mA} / \mathrm{div})$
Time Base: $40 \mu \mathrm{~s} / \mathrm{div}$
Ramp Rate Functionality
(RMP1, RMP0 = '10')


30004356
Channel $1: I_{\text {MAIN }}(10 \mathrm{~mA} /$ div $)$
Channel 4: $\mathrm{I}_{\text {SUB }}(10 \mathrm{~mA} / \mathrm{div})$
Time Base: $200 \mathrm{~ms} /$ div


30004333
FIGURE 2. LM3509 Block Diagram

## Operation Description

The LM3509 Current Mode PWM boost converter operates from a 2.7 V to 5.5 V input and provides two regulated outputs for White LED and OLED display biasing. The first output, MAIN, provides a constant current of up to 30 mA to bias up to 5 series white LED's. The second output, SUB/FB, can be configured as a current source for up to 5 series white LED's at at 30 mA , or as a feedback voltage pin to regulate a constant output voltage of up to 21 V . When both MAIN and SUB/FB are configured for white LED bias the current for each LED string is controlled independently or in unison via an I2C compatible interface. When MAIN is configured for white LED bias and SUB/FB is configured as a feedback voltage pin, the current into MAIN is controlled via the ${ }^{2} \mathrm{C}$ compatible interface and SUB/FB becomes the middle tap of a resistive divider used to regulate the output voltage of the boost converter.
The core of the LM3509 is a Current Mode Boost converter. Operation is as follows. At the start of each switching cycle the internal oscillator sets the PWM converter. The converter turns the NMOS switch on, allowing the inductor current to
ramp while the output capacitor supplies power to the white LED's and/or OLED panel. The error signal at the output of the error amplifier is compared against the sensed inductor current. When the sensed inductor current equals the error signal, or when the maximum duty cycle is reached, the NMOS switch turns off causing the external Schottky diode to pick up the inductor current. This allows the inductor current to ramp down causing its stored energy to charge the output capacitor and supply power to the load. At the end of the clock period the PWM controller is again set and the process repeats itself.

## ADAPTIVE REGULATION

When biasing dual white led strings (White LED mode) the LM3509 maximizes efficiency by adaptively regulating the output voltage. In this configuration the 500 mV reference is connected to the non-inverting input of the error amplifier via mux S2 (see Figure 2, Block Diagram). The lowest of either $\mathrm{V}_{\text {MAIN }}$ or $\mathrm{V}_{\text {SUB/FB }}$ is then applied to the inverting input of the error amplifier via mux S . This ensures that $\mathrm{V}_{\text {MAIN }}$ and $\mathrm{V}_{\text {SUB/ }}$ ${ }_{\mathrm{FB}}$ are at least 500 mV , thus providing enough voltage head-
room at the input to the current sinks for proper current regulation.
In the instance when there are unequal numbers of LEDs or unequal currents from string to string, the string with the highest voltage will be the regulation point.

## UNISON/NON-UNISON MODE

Within White LED mode there are two separate modes of operation, Unison and Non-Unison. Non-Unison mode provides for independent current regulation, while Unison mode gives up independent regulation for more accurate matching between LED strings. When in Non-Unison mode the LED currents $I_{\text {MAIN }}$ and $I_{\text {SUB/FB }}$ are independently controlled via registers BMAIN and BSUB respectively (see Brightness Registers (BMAIN and BSUB) section). When in Unison mode BSUB is disabled and both $\mathrm{I}_{\text {MAIN }}$ and $\mathrm{I}_{\text {SUB/FB }}$ are controlled via BMAIN only.

## START-UP

The LM3509 features an internal soft-start, preventing large inrush currents during start-up that can cause excessive voltage ripple on the input. For the typical application circuits when the device is brought out of shutdown the average input current ramps from zero to 450 mA in 1.2 ms . See Start Up Plots in the Typical Performance Characteristics.

## OLED MODE

When the LM3509 is configured for a single White LED bias + OLED display bias (OLED mode), the non-inverting input of the error amplifier is connected to the internal 1.21 V reference via MUX S2. MUX S1 switches SUB/FB to the inverting input of the error amplifier while disconnecting the internal current sink at SUB/FB. The voltage at MAIN is not regulated in OLED mode so when the application requires white LED + OLED panel biasing, ensure that at least 300 mV of headroom is maintained at MAIN to guarantee proper regulation of $I_{\text {MAIN }}$. (see the Typical Performance Characteristics for a plot of $\mathrm{I}_{\text {Led }}$ vs Current Source Headroom Voltage)

## PEAK CURRENT LIMIT

The LM3509's boost converter has a peak current limit for the internal power switch of 770 mA typical ( 650 mA minimum). When the peak switch current reaches the current limit the duty cycle is terminated resulting in a limit on the maximum output current and thus the maximum output power the LM3509 can deliver. Calculate the maximum LED current as a function of $\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\text {OUT }}, \mathrm{L}$ and $\mathrm{I}_{\text {PEAK }}$ as:

$$
\begin{aligned}
& \mathrm{I}_{\text {OUT_MAX }}=\frac{\left(\mathrm{I}_{\text {PEAK }}-\Delta I_{\mathrm{L}}\right) \times \eta \times \mathrm{V}_{\text {IN }}}{\mathrm{V}_{\text {OUT }}} \\
& \text { where } \\
& \Delta \mathrm{I}_{\mathrm{L}}=\frac{\mathrm{V}_{\text {IN }} \times\left(\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {IN }}\right)}{2 \times f_{\text {SW }} \times \mathrm{L} \times \mathrm{V}_{\text {OUT }}}
\end{aligned}
$$

$f_{\text {SW }}=1.27 \mathrm{MHz}$. Typical values for efficiency and $\mathrm{I}_{\text {PEAK }}$ can be found in the efficiency and $\mathrm{I}_{\text {PEAK }}$ curves in the Typical Performance Characteristics.

## OVER VOLTAGE PROTECTION

The LM3509's output voltage ( $\mathrm{V}_{\text {OUT }}$ ) is limited on the high end by the Output Over-Voltage Protection Threshold ( $\mathrm{V}_{\text {ovp }}$ ) of
21.2V. In White LED mode during output open circuit conditions the output voltage will rise to the over voltage protection threshold ( $\mathrm{V}_{\mathrm{OVP}}=21.2 \mathrm{~V} \mathrm{~min}$ ). When this happens the controller will stop switching causing $\mathrm{V}_{\text {OUT }}$ to droop. When the output voltage drops below 19.7 V ( min ) the device will resume switching. If the device remains in an over voltage condition the LM3509 will repeat the cycle causing the output to cycle between the high and low OVP thresholds. See waveform for OVP condition in the Typical Performance Characteristics

## OUTPUT CURRENT ACCURACY AND CURRENT MATCHING

The LM3509 provides both precise current accuracy (\% error from ideal value) and accurate current matching between the MAIN and SUB/FB current sinks. Two modes of operation affect the current matching between $I_{\text {MAIN }}$ and $I_{\text {SUB/FB }}$. The first mode (Non-Unison mode) is set by writing a 0 to bit 2 of the General Purpose register (UNI bit). Non-Unison mode allows for independent programming of $\mathrm{I}_{\text {MAIN }}$ and $\mathrm{I}_{\text {SUB/FB }}$ via registers BMAIN and BSUB respectively. In this mode typical matching between current sinks is $1 \%$.
Writing a 1 to UNI configures the device for Unison mode. In Unison mode, BSUB is disabled and $I_{\text {MAIN }}$ and $I_{\text {SUB/FB }}$ are both controlled via register BMAIN. In this mode typical matching is $0.15 \%$.

## LIGHT LOAD OPERATION

The LM3509 boost converter operates in three modes; continuous conduction, discontinuous conduction, and skip mode operation. Under heavy loads when the inductor current does not reach zero before the end of the switching period the device switches at a constant frequency. As the output current decreases and the inductor current reaches zero before the end of the switching cycle, the device operates in discontinuous conduction. At very light loads the LM3509 will enter skip mode operation causing the switching period to lengthen and the device to only switch as required to maintain regulation at the output.

## ACTIVE LOW RESET/GENERAL PURPOSE I/O ( $\overline{\text { RESET }}$ IGPIO)

The $\overline{\text { RESET/GPIO serves as an active low reset input or as a }}$ general-purpose logic input/output. Upon power-up of the device $\overline{R E S E T} / G P I O$ defaults to the active low reset mode. The functionality of RESET/GPIO is set via the GPIO register and is detailed in Table 6. When configured as an active low reset input, (Bit $0=0$ ), pulling RESET/GPIO low automatically programs all registers of the LM3509 with 0x00. Their state cannot be changed until RESET/GPIO is pulled high. The General Purpose I/O (GPIO) register is used to enable the GPIO function of the RESET/GPIO pin. The GPIO register is an 8-bit register with only the 3 LSB's active. The 5 MSB 's are not used. When configured as an output, RESET/GPIO is open drain and requires an external pull-up resistor.

## THERMAL SHUTDOWN

The LM3509 offers a thermal shutdown protection. When the die temperature reaches $+140^{\circ} \mathrm{C}$ the device will shutdown and not turn on again until the die temperature falls below $+120^{\circ} \mathrm{C}$.

## ${ }^{2}{ }^{2} \mathrm{C}$ COMPATIBLE INTERFACE

The LM3509 is controlled via an ${ }^{12} \mathrm{C}$ compatible interface. START and STOP conditions classify the beginning and the end of the ${ }^{2} \mathrm{C}$ session. A START condition is defined as SDA transitioning from HIGH to LOW while SCL is HIGH. A STOP condition is defined as SDA transitioning from LOW to HIGH while SCL is HIGH. The ${ }^{2}{ }^{2} \mathrm{C}$ master always generates START and STOP conditions. The I2 C bus is considered busy after a

START condition and free after a STOP condition. During data transmission, the ${ }^{12} \mathrm{C}$ master can generate repeated START conditions. A START and a repeated START conditions are equivalent function-wise. The data on SDA must be stable during the HIGH period of the clock signal (SCL). In other words, the state of SDA can only be changed when SCL is LOW.


FIGURE 3. Start and Stop Sequences

## I2C COMPATIBLE ADDRESS

The chip address for the LM3509 is 0110110 (36h). After the START condition, the ${ }^{2}{ }^{2} \mathrm{C}$ master sends the 7 -bit chip address followed by a read or write bit (R/W). R/W= 0 indicates a

WRITE and R/W = 1 indicates a READ. The second byte following the chip address selects the register address to which the data will be written. The third byte contains the data for the selected register.


30004338
FIGURE 4. Chip Address

## TRANSFERRING DATA

Every byte on the SDA line must be eight bits long, with the most significant bit (MSB) transferred first. Each byte of data must be followed by an acknowledge bit (ACK). The acknowledge related clock pulse (9th clock pulse) is generated by the master. The master releases SDA (HIGH) during the 9th clock
pulse. The LM3509 pulls down SDA during the 9th clock pulse, signifying an acknowledge. An acknowledge is generated after each byte has been received. Figure 5 is an example of a write sequence to the General Purpose register of the LM3509.


FIGURE 5. Write Sequence to the LM3509

There are 4, 8 bit registers within the LM3509 as detailed in Table 1.

## TABLE 1. LM3509 Register Descriptions

| Register Name | Hex Address | Power -On-Value |
| :--- | :---: | :---: |
| General Purpose (GP) | 10 | $0 \times C 0$ |
| Brightness Main (BMAIN) | A0 | $0 \times E 0$ |
| Brightness Sub (BSUB) | B0 | $0 \times E 0$ |
| General Purpose <br> I/O (GPIO) | 80 | $0 \times F 8$ |

## GENERAL PURPOSE REGISTER (GP)

The General Purpose register has four functions. It controls the on/off state of MAIN and SUB/FB, it selects between Unison or Non-Unison mode, provides for control over the rate of
change of the LED current (see Brightness Rate of Change Description), and selects between White LED and OLED mode. Figure 6 and Table 2 describes each bit available within the General Purpose Register.

| MSB | General Purpose Register <br> Register Address 0x10 |  |  |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathbf{1} \\ \text { Bit } 7 \end{gathered}$ | $\begin{gathered} 1 \\ \text { Bit } 6 \end{gathered}$ | $\begin{gathered} \text { OLED } \\ \text { Bit } 5 \end{gathered}$ | RMP1 $\text { Bit } 4$ | RMP0 <br> Bit 3 | $\begin{aligned} & \text { UNI } \\ & \text { Bit } 2 \end{aligned}$ | $\begin{aligned} & \text { ENS } \\ & \text { Bit } 1 \end{aligned}$ | $\begin{aligned} & \text { ENM } \\ & \text { Bit } 0 \end{aligned}$ |

30004340
FIGURE 6. General Purpose Register Description
TABLE 2. General Purpose Register Bit Function

| Bit | Name | Function | Power-On-Value |
| :---: | :---: | :--- | :---: |
| 0 | ENM | Enable MAIN. Writing a 1 to this bit enables the main current sink (MAIN). <br> Writing a 0 to this bit disables the main current sink and forces MAIN high <br> impedance. | 0 |
| 1 | ENS | Enable SUB/FB. Writing a 1 to this bit enables the secondary current sink (SUB/ <br> FB). Writing a 0 to this bit disables the secondary current sink and forces SUB/ <br> FB high impedance. | 0 |
| 2 | UNI | Unison Mode Select. Writing a 1 to this bit disables the BSUB register and <br> causes the contents of BMAIN to set the current in both the MAIN and SUB/ <br> FB current sinks. Writing a 0 to this bit allows the current into MAIN and SUB/ <br> FB to be independently controlled via the BMAIN and BSUB registers <br> respectively. | 0 |
| 3 | RMP0 | Brightness Rate of Change. Bits RMPO and RMP1 set the rate of change of <br> the LED current into MAIN and SUB/FB in response to changes in the contents <br> of registers BMAIN and BSUB (see brightness rate of change description). | 0 |
| 4 | RMP1 | OLED | OLED $=0$ places the LM3509 in White LED mode. In this mode both the MAIN <br> and SUB/FB current sinks are active. The boost converter ensures there is at <br> least 500mV at $V_{\text {MAIN }}$ and $V_{\text {SUB/FB. }}$ <br> OLED $=1$ places the LM3509 in OLED mode. In this mode the boost converter |
| 5 | OLE <br> regulates $V_{\text {SUB/FB }}$ to 1.25V. $V_{\text {MAIN }}$ is unregulated and must be > 400mV for the <br> MAIN current sink to maintain current regulation. | 0 |  |
| 6 | Don't Care | These are non-functional read only bits. They will always read back as a 1. | 0 |
| 7 |  |  |  |

TABLE 3. Operational Truth Table
$\left.\begin{array}{|c|c|c|c|c|}\hline \text { UNI } & \text { OLED } & \text { ENM } & \text { ENS } & \text { Result } \\ \hline \mathrm{X} & 0 & 0 & 0 & \text { LM3509 Disabled } \\ \hline 1 & 0 & 1 & \mathrm{X} & \text { MAIN and SUB/FB current sinks enabled. Current levels set by } \\ \text { contents of BMAIN. }\end{array}\right]$ MAIN and SUB/FB Disabled.

* ENM ,ENS, or OLED high enables analog circuitry.


## BRIGHTNESS REGISTERS (BMAIN and BSUB)

With the UNI bit (General Purpose register) set to 0 (NonUnison mode) both brightness registers (BMAIN and BSUB) independently control the LED currents $I_{\text {MAIN }}$ and $I_{\text {SUB/FB }}$ respectively. BMAIN and BSUB are both 8 bit, but with only the 5 LSB's controlling the current. The three MSB's are don't cares. The LED current control is designed to approximate an exponentially increasing response of the LED current vs increasing code in either BMAIN or BSUB (see Figure 9). Program led_max by connecting a resistor (RSET) from SET to GND, where:
. With the UNI bit (General Purpose register) set to 1 (Unison mode), BSUB is disabled and BMAIN sets both $\mathrm{I}_{\text {MAIN }}$ and $\mathrm{I}_{\text {SUB/ }}$ ${ }_{\mathrm{FB}}$. This prevents the independent control of $\mathrm{I}_{\text {MAIN }}$ and $\mathrm{I}_{\text {SUB/ }}$ ${ }_{\text {FB }}$, however matching between current sinks goes from typically $1 \%$ (with $\mathrm{UNI}=0$ ) to typically $0.15 \%$ (with $\mathrm{UNI}=1$ ). Figure 7 and Figure 8 show the register descriptions for the Brightness MAIN and Brightness SUB registers. Table 4 and Figure 9 show $I_{\text {MAIN }}$ and/or $I_{\text {SUB/FB }}$ vs. brightness data as a percentage of $\mathrm{I}_{\text {LED_MAX }}$.

$$
I_{\text {LED_MAX }}=192 \times \frac{1.244 \mathrm{~V}}{R_{\text {SET }}}
$$

| MSB | Brightness Main Register Register Address 0xA0 |  |  |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 1 \\ \text { Bit } 7 \end{gathered}$ | $\begin{gathered} 1 \\ \text { Bit } 6 \end{gathered}$ | $\begin{gathered} 1 \\ \text { Bit } 5 \end{gathered}$ | Data <br> Bit 4 | Data <br> Bit 3 | Data <br> Bit 2 | Data <br> Bit 1 | Data <br> Bit 0 |

30004342
FIGURE 7. Brightness MAIN Register Description


30004343
FIGURE 8. Brightness SUB Register Description

TABLE 4. ILED vs. Brightness Register Data

| BMAIN or BSUB Brightness <br> Data | \% of ILED_MAX | BMAIN or BSUB Brightness Data | \% of ILED_MAX |
| :---: | :---: | :---: | :---: |
| 00000 | $0.000 \%$ | 10000 | $8.750 \%$ |
| 00001 | $0.125 \%$ | 10001 | $10.000 \%$ |
| 00010 | $0.625 \%$ | 10010 | $12.500 \%$ |
| 00011 | $1.000 \%$ | 10011 | $15.000 \%$ |
| 00100 | $1.125 \%$ | 10100 | $16.875 \%$ |
| 00101 | $1.313 \%$ | 10101 | $18.750 \%$ |
| 00110 | $1.688 \%$ | 10110 | $22.500 \%$ |
| 00111 | $2.063 \%$ | 10111 | $26.250 \%$ |
| 01000 | $2.438 \%$ | 11000 | $31.250 \%$ |
| 01001 | $2.813 \%$ | 11001 | $37.500 \%$ |
| 01010 | $3.125 \%$ | 11010 | $43.750 \%$ |
| 01011 | $3.750 \%$ | 11011 | $52.500 \%$ |
| 01100 | $4.375 \%$ | 11100 | $61.250 \%$ |
| 01101 | $5.250 \%$ | 11101 | $70.000 \%$ |
| 01110 | $6.250 \%$ | 11110 | $87.500 \%$ |
| 01111 | $7.500 \%$ | 11111 | $100.000 \%$ |

 programmed via bits RMP0, RMP1

FIGURE 9. $I_{\text {MAIN }}$ or $I_{\text {SUB }}$ vs BMAIN or BSUB Data

## BRIGHTNESS RATE OF CHANGE DESCRIPTION

RMP0 and RMP1 control the rate of change of the LED current $I_{\text {MAIN }}$ and $I_{\text {SUB/FB }}$ in response to changes in BMAIN and / or BSUB. There are 4 user programmable LED current rates of change settings for the LM3509 (see Table 5).

## TABLE 5. Rate of Change Bits

| RMP0 | RMP1 | Change Rate <br> $\left(\mathbf{t}_{\text {STEP }}\right)$ |
| :---: | :---: | :--- |
| 0 | 0 | $51 \mu \mathrm{~s} / \mathrm{step}$ |
| 0 | 1 | $13 \mathrm{~ms} / \mathrm{step}$ |
| 1 | 0 | $26 \mathrm{~ms} / \mathrm{step}$ |
| 1 | 1 | $52 \mathrm{~ms} / \mathrm{step}$ |

For example, if $R_{\text {SET }}=12 \mathrm{k} \Omega$ then $\mathrm{I}_{\text {LED } \operatorname{mAX}}=20 \mathrm{~mA}$. With the contents of BMAIN set to $0 \times 1 \mathrm{~F}\left(I_{\text {MAIN }}=20 \mathrm{~mA}\right)$, suppose the contents of BMAIN are changed to $0 \times 00$ resulting in ( $\mathrm{I}_{\text {MAIN }}=$ 0 mA ). With RMP0 $=1$ and RMP1 $=1(52 \mathrm{~ms} /$ step $), \mathrm{I}_{\text {MAIN }}$ will change from 20 mA to 0 mA in 31 steps with 52 ms elapsing between steps, excluding the step from $0 \times 1 \mathrm{~F}$ to $0 \times 1 \mathrm{E}$, resulting in a full scale current change in 1560 ms . The total time to transition from one brightness code to another is:
$t_{\text {transition }}=\left(||n i t i a l C o d e ~-F i n a l C o d e|-1) \times t_{\text {STEP }}\right.$

The following 3 additional examples detail possible scenarios when using the brightness register in conjunction with the rate of change bits and the enable bits.

## Example 1:

Step 1: Write to BMAIN a value corresponding to $I_{\text {MAIN }}=20-$ mA .

Step 2: Write 1 to ENM (turning on MAIN)
Step 3: I $\mathrm{I}_{\text {MAIN }}$ ramps to 20 mA with a rate set by RMPO and RMP1. (RMP0 and RMP1 bits set the duration spent at one brightness code before incrementing to the next).
Step 4: ENM is set to 0 before 20 mA is reached, thus the LED current fades off at a rate given by RMP0 and RMP1 without $\mathrm{I}_{\text {MAIN }}$ going up to 20 mA .

## Example 2:

Step 1: ENM is 1, and BMAIN has been programmed with code $0 \times 01$. This results in a small current into MAIN.
Step 2: BMAIN is programmed with $0 \times 1 \mathrm{~F}$ (full scale current). This causes $I_{\text {MAIN }}$ to ramp toward full-scale at the rate selected by RMP0 and RMP1.
Step 3: Before $I_{\text {MAIN }}$ reaches full-scale BMAIN is programmed with $0 \times 09$. I MAIN will continue to ramp to full scale.
Step 4: When $I_{\text {MAIN }}$ has reached full-scale value it will ramp down to the current corresponding to $0 x 09$ at a rate set by RMP0 and RMP1.

## Example 3:

Step 1: Write to BMAIN a value corresponding to $I_{\text {MAIN }}=20-$ mA.
Step 2: Write a 1 to both RMP0 and RMP1.
Step 3: Write 1 to ENM (turning on MAIN).
Step 4: I MAIN ramps toward 20 mA with a rate set by RMP0 and RMP1. (RMP0 and RMP1 bits set the duration spent at one brightness code before incrementing to the next).
Step 5: After $1.04 \mathrm{~s} \mathrm{I}_{\text {MAIN }}$ has ramped to $16.875 \%$ of $\mathrm{I}_{\text {LED_MAX }}$ ( $0.16875 \times 20 \mathrm{~mA}=3.375 \mathrm{~mA}$ ). Simultaneously, RMPO and RMP1 are both programmed with 0 .
Step 6: $I_{\text {MAIN }}$ continues ramping from 3.375 mA to 20 mA , but at a new ramp rate of $51 \mu \mathrm{~s} /$ step.

## TABLE 6. GPIO Register Function

| Bits 7-3 | Data (Bit 2) | Mode (Bit 1) | Enable GPIO (Bit 0) | Function |
| :---: | :---: | :---: | :---: | :--- |
| X | X | X | 0 | $\bar{R} \mathrm{RESET} / \mathrm{GPIO}$ is configured as an active low reset <br> input. This is the default power on state. |
| X | Logic Input | 0 | 1 | RESET/GPIO is configured as a logic input. The logic <br> level applied to $\overline{\text { RESET/GPIO can be read via bit } 2 \text { of }}$ <br> the GPIO register. |
| X | Logic Output | 1 | 1 | $\overline{\text { RESET/GPIO is configured as a logic output. A } 0 \text { in }}$ <br> bit 2 forces $\overline{\text { RESET/GPIO low. A } 1 \text { in bit } 2 \text { forces }}$ <br> $\overline{R E S E T / G P I O ~ h i g h ~ i m p e d a n c e . ~}$ |



FIGURE 10. GPIO Register Description

## SHUTDOWN AND OUTPUT ISOLATION

The LM3509 provides a true shutdown for either MAIN or SUB/FB when configured as a White LED bias supply. Write a 0 to ENM (bit 1) of the General Purpose register to turn off the MAIN current sink and force MAIN high impedance. Write a 0 to ENS (bit 2) of the General Purpose register to turn off
the SUB/FB current sink and force SUB/FB high impedance. Writing a 1 to ENM or ENS turns on the MAIN and SUB/FB current sinks respectively. When in shutdown the leakage current into MAIN or SUB/FB is typically $3.6 \mu \mathrm{~A}$. See Typical Performance Plots for start-up responses of the LM3509 using the ENM and ENS bits in White LED and OLED modes.

## Application Information

## LED CURRENT SETTING/MAXIMUM LED CURRENT

Connect a resistor ( $\mathrm{R}_{\mathrm{SET}}$ ) from SET to GND to program the maximum LED current (ILED_MAX) into MAIN or SUB/FB. The $R_{\text {SET }}$ to $I_{\text {LED_MAX }}$ relationship is:

$$
\mathrm{I}_{\text {LED_MAX }}=192 \times \frac{1.244 \mathrm{~V}}{\mathrm{R}_{\mathrm{SET}}}
$$

where SET provides the constant 1.244 V output.

## OUTPUT VOLTAGE SETTING (OLED MODE)

Connect Feedback resistors from the converters output to SUB/FB to GND to set the output voltage in OLED mode (see R1 and R2 in the Typical Application Circuit (OLED Panel Power Supply). First select R2 < 100k $\Omega$ then calculate R1 such that:

$$
\mathrm{R} 1=\mathrm{R} 2\left(\frac{\mathrm{~V}_{\mathrm{OUT}}}{1.21 \mathrm{~V}}-1\right)
$$

In OLED mode the MAIN current sink continues to regulate the current through MAIN, however, $\mathrm{V}_{\text {MAIN }}$ is no longer regulated. To avoid dropout and ensure proper current regulation the application must ensure that $\mathrm{V}_{\text {MAIN }}>0.3 \mathrm{~V}$.

## OUTPUT CAPACITOR SELECTION

The LM3509's output capacitor supplies the LED current during the boost converters on time. When the switch turns off the inductor energy is discharged through the diode supplying power to the LED's and restoring charge to the output capacitor. This causes a sag in the output voltage during the on time and a rise in the output voltage during the off time. The output capacitor is therefore chosen to limit the output ripple to an acceptable level depending on LED or OLED panel current requirements and input/output voltage differentials. For proper operation ceramic output capacitors ranging from $1 \mu \mathrm{~F}$ to $2.2 \mu \mathrm{~F}$ are required.
As with the input capacitor, the output voltage ripple is composed of two parts, the ripple due to capacitor discharge (delta $\mathrm{V}_{\mathrm{Q}}$ ) and the ripple due to the capacitors ESR (delta $\mathrm{V}_{\mathrm{ESR}}$ ). For continuous conduction mode, the ripple components are found by:

$$
\begin{aligned}
& \Delta \mathrm{V}_{\mathrm{Q}}=\frac{\mathrm{I}_{\mathrm{LED}} \times\left(\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {IN }}\right)}{f_{\text {SW }} \times \mathrm{V}_{\text {OUT }} \times \mathrm{C}_{\text {OUT }}} \text { and } \\
& \Delta \mathrm{V}_{\text {ESR }}=\mathrm{R}_{\text {ESR }} \times\left(\frac{\mathrm{I}_{\text {LED }} \times \mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}}+\Delta \mathrm{I}_{\mathrm{L}}\right) \\
& \text { where } \quad \Delta \mathrm{I}_{\mathrm{L}}=\frac{\mathrm{V}_{\text {IN }} \times\left(\mathrm{V}_{\mathrm{OUT}}-\mathrm{V}_{\mathrm{IN}}\right)}{2 \times f_{\text {SW }} \times \mathrm{L} \times \mathrm{V}_{\mathrm{OUT}}}
\end{aligned}
$$

## INPUT CAPACITOR SELECTION

Choosing the correct size and type of input capacitor helps minimize the input voltage ripple caused by the switching of the LM3509's boost converter. For continuous inductor current operation the input voltage ripple is composed of 2 primary components, the capacitor discharge (delta $\mathrm{V}_{\mathrm{Q}}$ ) and the capacitor's equivalent series resistance (delta $\mathrm{V}_{\mathrm{ESR}}$ ). These ripple components are found by:

$$
\Delta V_{Q}=\frac{\Delta I_{L} \times D}{2 \times f_{S W} \times C_{I N}}
$$

and

$$
\begin{aligned}
\Delta V_{E S R} & =2 \times \Delta I_{L} \times R_{E S R} \\
\text { where } \Delta I_{L} & =\frac{V_{I N} \times\left(V_{O U T}-V_{I N}\right)}{2 \times f_{S W} \times L \times V_{O U T}}
\end{aligned}
$$

In the typical application circuit a $1 \mu \mathrm{~F}$ ceramic input capacitor works well. Since the ESR in ceramic capacitors is typically less than $5 \mathrm{~m} \Omega$ and the capacitance value is usually small, the input voltage ripple is primarily due to the capacitive discharge. With larger value capacitors such as tantalum or aluminum electrolytic the ESR can be greater than $0.5 \Omega$. In this case the input ripple will primarily be due to the ESR.

Table 7 lists different manufacturers for various capacitors and their case sizes that are suitable for use with the LM3509. When configured as a dual output LED driver a $1 \mu \mathrm{~F}$ output capacitor is adequate. In OLED mode for output voltages above 12 V a $2.2 \mu \mathrm{~F}$ output capacitor is required (see Low Output Voltage Operation (OLED) Section).

TABLE 7. Recommended Output Capacitors

| Manufacturer | Part Number | Value | Case Size | Voltage Rating |
| :---: | :---: | :---: | :---: | :---: |
| TDK | C1608X5R1E105M | $1 \mu \mathrm{~F}$ | 0603 | 25 V |
| Murata | GRM39X5R105K25D53 <br> 9 | $1 \mu \mathrm{~F}$ | 0603 | 25 V |
| TDK | C2012X5R1E225M | $2.2 \mu \mathrm{~F}$ | 0805 | 25 V |
| Murata | GRM219R61E225KA12 | $2.2 \mu \mathrm{~F}$ | 0805 | 25 V |

## INDUCTOR SELECTION

The LM3509 is designed for use with a $10 \mu \mathrm{H}$ inductor, however $22 \mu \mathrm{H}$ are suitable providing the output capacitor is increased $2 \times$ 's. When selecting the inductor ensure that the saturation current rating ( $\mathrm{I}_{\mathrm{SAT}}$ ) for the chosen inductor is high enough and the inductor is large enough such that at the maximum LED current the peak inductor current is less than the LM3509's peak switch current limit. This is done by choosing:

$$
\begin{array}{r}
\mathrm{I}_{\mathrm{SAT}}>\frac{\mathrm{I}_{\mathrm{LED}}}{\eta} \times \frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}+\Delta \mathrm{I}_{\mathrm{L}} \text { where } \\
\Delta>\frac{\mathrm{I}_{\mathrm{L}}=\frac{V_{\mathrm{IN}} \times\left(\mathrm{V}_{\mathrm{OUT}}-V_{\mathrm{IN}}\right)}{2 \times f_{\mathrm{SW}} \times L \times V_{\mathrm{OUT}}}, \text { and }}{2 \times f_{\mathrm{SW}} \times V_{\text {OUT }} \times\left(\mathrm{I}_{\text {PEAK }}-\frac{\mathrm{I}_{\text {LED }} M \mathrm{MAX} \times V_{\mathrm{OUT}}}{\eta \times V_{\mathrm{IN}}}\right)}
\end{array}
$$

Values for $\mathrm{I}_{\text {PEAK }}$ can be found in the plot of peak current limit vs. $\mathrm{V}_{\mathrm{IN}}$ in the Typical Performance Characteristics graphs. Table 8 shows possible inductors, as well as their corresponding case size and their saturation current ratings.

## TABLE 8. Recommended Inductors

| Manufacturer | Part Number | Value | Dimensions | $\mathbf{I}_{\text {SAT }}$ | DC Resistance |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TDK | VLF3012AT-100M <br> R49 | $10 \mu \mathrm{H}$ | $2.6 \mathrm{~mm} \times 2.8 \mathrm{~mm} \times 1$ <br> mm | 490 mA | $0.36 \Omega$ |
| TDK | VLF4012AT-100M <br> R79 | $10 \mu \mathrm{H}$ | $3.5 \mathrm{~mm} \times 3.7 \mathrm{~mm} \times 1$. <br> 2 mm | 800 mA | $0.3 \Omega$ |
| TOKO | A997AS-100M | $10 \mu \mathrm{H}$ | $3.8 \mathrm{~mm} \times 3.8 \mathrm{~mm} \times 1$. <br> 8 mm | 580 mA | $0.18 \Omega$ |

## DIODE SELECTION

The output diode must have a reverse breakdown voltage greater than the maximum output voltage. The diodes average current rating should be high enough to handle the LM3509's output current. Additionally, the diodes peak current rating must be high enough to handle the peak inductor current. Schottky diodes are recommended due to their lower
forward voltage drop ( 0.3 V to 0.5 V ) compared to $(0.6 \mathrm{~V}$ to 0.8 V ) for PN junction diodes. If a PN junction diode is used, ensure it is the ultra-fast type ( $\mathrm{trr}<50 \mathrm{~ns}$ ) to prevent excessive loss in the rectifier. For Schottky diodes the B05030WS (or equivalent) work well for most designs. See Table 9 for a list of other Schottky Diodes with similar performance.

## TABLE 9. Recommended Schottky Diodes

| Manufacturer | Part Number | Package | Reverse Breakdown <br> Voltage | Average Current Rating |
| :---: | :---: | :---: | :---: | :---: |
| Diodes Inc. | B05030WS | SOD-323 | 30 V | 0.5 A |
| Philips | BAT760 | SOD-323 | 23 V | 1 A |
| ON Semiconductor | NSR0320MW2T | SOD-323 | 30 V | 1 A |

## OUTPUT CURRENT RANGE (OLED MODE)

The maximum output current the LM3509 can deliver in OLED mode is limited by 4 factors (assuming continuous conduction); the peak current limit of 770 mA (typical), the inductor value, the input voltage, and the output voltage. Calculate the maximum output current (IOUT_MAX) using the following equation:

$$
\begin{aligned}
& \mathrm{I}_{\text {OUT_MAX }}=\frac{\left(\mathrm{I}_{\text {PEAK }}-\Delta I_{\mathrm{L}}\right) \times \eta \times \mathrm{V}_{\text {IN }}}{\mathrm{V}_{\text {OUT }}} \\
& \text { where } \\
& \Delta \mathrm{I}_{\mathrm{L}}=\frac{\mathrm{V}_{\text {IN }} \times\left(\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {IN }}\right)}{2 \times f_{\text {SW }} \times \mathrm{L} \times \mathrm{V}_{\text {OUT }}}
\end{aligned}
$$

For the typical application circuit with $\mathrm{V}_{\mathrm{OUT}}=18 \mathrm{~V}$ and assuming 70\% efficiency, the maximum output current at $\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ will be approximately 70 mA . At 4.2 V due to the shorter on times and lower average input currents the maximum output current (at $70 \%$ efficiency) jumps to approximately 105 mA . Figure 11 shows a plot of $\mathrm{I}_{\text {OUT max }}$ vs. $\mathrm{V}_{\text {IN }}$ using the above equation, assuming $80 \%$ efficiency. In reality factors such as current limit and efficiency will vary over $\mathrm{V}_{\text {IN }}$, temperature, and component selection. This can cause the actual I OUt max to be higher or lower.


30004362

## FIGURE 11. Typical Maximum Output Current in OLED Mode

## OUTPUT VOLTAGE RANGE (OLED MODE)

The LM3509's output voltage is constrained by 2 factors. On the low end it is limited by the minimum duty cycle of $10 \%$ (assuming continuous conduction) and on the high end it is limited by the over voltage protection threshold ( $\mathrm{V}_{\mathrm{Ovp}}$ ) of 22 V (typical). In order to maintain stability when operating at different output voltages the output capacitor and inductor must be changed. Refer to Table 10 for different $\mathrm{V}_{\text {OUT }}, \mathrm{C}_{\mathrm{OUT}}$, and L combinations.

## TABLE 10. Component Values for Output Voltage Selection

| $\mathbf{V}_{\text {OUT }}$ | $\mathbf{C}_{\text {OUT }}$ | $\mathbf{L}$ | $\mathbf{V}_{\text {IN }}$ Range |
| :---: | :---: | :---: | :---: |
| 18 V | $2.2 \mu \mathrm{~F}$ | $10 \mu \mathrm{H}$ | 2.7 V to <br> 5.5 V |
| 15 V | $2.2 \mu \mathrm{~F}$ | $10 \mu \mathrm{H}$ | 2.7 V to <br> 5.5 V |
| 12 V | $4.7 \mu \mathrm{~F}$ | $10 \mu \mathrm{H}$ | 2.7 V to <br> 5.5 V |
| 9 V | $10 \mu \mathrm{~F}$ | $10 \mu \mathrm{H}$ | 2.7 V to <br> 5.5 V |
| 7 V | $10 \mu \mathrm{~F}$ | $4.7 \mu \mathrm{H}$ | 2.7 V to <br> 5.5 V |
| 5 V | $22 \mu \mathrm{~F}$ | $4.7 \mu \mathrm{H}$ | 2.7 V to <br> 4.5 V |

## LAYOUT CONSIDERATIONS

The LLP is a leadless package with very good thermal properties. This package has an exposed DAP (die attach pad) at the underside center of the package measuring $1.6 \mathrm{~mm} x$ 2.0 mm . The main advantage of this exposed DAP is to offer low thermal resistance when soldered to the thermal ground pad on the PCB. For good PCB layout a 1:1 ratio between the package and the PCB thermal land is recommended. To further enhance thermal conductivity, the PCB thermal ground pad may include vias to a 2nd layer ground plane. For more detailed instructions on mounting LLP packages, please refer to National Semiconductor Application Note AN-1187.
The high switching frequencies and large peak currents make the PCB layout a critical part of the design. The proceeding steps must be followed to ensure stable operation and proper current source regulation.
1, Divide ground into two planes, one for the return terminals of $\mathrm{C}_{\text {OUT }}, \mathrm{C}_{\text {IN }}$ and the ${ }^{2} \mathrm{C}$ Bus, the other for the return terminals of $\mathrm{R}_{\mathrm{SET}}$ and the feedback network. Connect both planes to the exposed PAD, but nowhere else.
2, Connect the inductor and the anode of D1 as close together as possible and place this connection as close as possible to the SW pin. This reduces the inductance and resistance of the switching node which minimizes ringing and excess voltage drops. This will improve efficiency and decrease noise that can get injected into the current sources.
3, Connect the return terminals of the input capacitor and the output capacitor as close as possible to the exposed PAD and through low impedance traces.
4, Bypass IN with at least a $1 \mu \mathrm{~F}$ ceramic capacitor. Connect the positive terminal of this capacitor as close as possible to IN.
5, Connect $\mathrm{C}_{\text {OUt }}$ as close as possible to the cathode of D1. This reduces the inductance and resistance of the output bypass node which minimizes ringing and the excess voltage drops. This will improving efficiency and decrease noise that can get injected into the current sources.
6, Route the traces for $R_{\text {SET }}$ and the feedback divider away from the SW node to minimize noise injection.
7, Do not connect any external capacitance to the SET pin.

Physical Dimensions inches (millimeters) unless otherwise noted


## Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.
TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.
EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.
Copyright© 2007 National Semiconductor Corporation
For the most current product information visit us at www.national.com
National Semiconductor
Americas Customer
Support Center
Email:
new.feedback@ nsc.com
Tel: 1-800-272-9959

| National Semiconductor Europe | National Semiconductor Asia <br> Pacific Customer Support Center |
| :--- | :--- |
| Customer Support Center | Email: ap.support@nsc.com |
| Fax: $+49(0) 180-530-85-86$ |  |
| Email: europe.support@ nsc.com |  |
| Deutsch Tel: $+49(0) 6995086208$ |  |
| English Tel: $+49(0) 8702402171$ |  |
| Français Tel: $+33(0) 141918790$ |  |

National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

