PRELIMINARY



# LM3S6422 Microcontroller

DATA SHEET

Copyright © 2007-2008 Luminary Micro, Inc.

DS-LM3S6422-3447

# Legal Disclaimers and Trademark Information

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO'S PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO'S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.

Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro sales office or your distributor to obtain the latest specifications before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Copyright © 2007-2008 Luminary Micro, Inc. All rights reserved. Stellaris, Luminary Micro, and the Luminary Micro logo are registered trademarks of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com





# **Table of Contents**

| Revis  | sion History                                |    |
|--------|---|----|
| Abou   | ut This Document                            |    |
| Audie  | ence  |    |
| About  | t This Manual                               |    |
| Relate | ed Documents                                |    |
| Docur  | mentation Conventions                       |    |
| 1      | Architectural Overview                      |    |
| 1.1    | Product Features                            |    |
| 1.2    | Target Applications                         |    |
| 1.3    | High-Level Block Diagram                    |    |
| 1.4    | Functional Overview                         |    |
| 1.4.1  | ARM Cortex™-M3                              |    |
| 1.4.2  | Motor Control Peripherals                   |    |
| 1.4.3  | Analog Peripherals                          |    |
| 1.4.4  | Serial Communications Peripherals           |    |
| 1.4.5  | System Peripherals                          |    |
| 1.4.6  | Memory Peripherals                          |    |
| 1.4.7  | Additional Features                         |    |
| 1.4.8  | Hardware Details                            |    |
| 2      | ARM Cortex-M3 Processor Core                |    |
| 2.1    | Block Diagram                               |    |
| 2.2    | Functional Description                      |    |
| 2.2.1  | Serial Wire and JTAG Debug                  |    |
| 2.2.2  | Embedded Trace Macrocell (ETM)              |    |
| 2.2.3  |   |    |
| 2.2.4  | ROM Table                                   |    |
| 2.2.5  | Memory Protection Unit (MPU)                |    |
| 2.2.6  | Nested Vectored Interrupt Controller (NVIC) |    |
| 3      | Memory Map                                  | 41 |
| 4      | Interrupts                                  | 43 |
| 5      | JTAG Interface                              |    |
| 5.1    | Block Diagram                               |    |
| 5.2    | Functional Description                      |    |
| 5.2.1  | JTAG Interface Pins                         |    |
| 5.2.2  | JTAG TAP Controller                         |    |
| 5.2.3  | Shift Registers                             |    |
| 5.2.4  | Operational Considerations                  |    |
| 5.3    | Initialization and Configuration            |    |
| 5.4    | Register Descriptions                       |    |
| 5.4.1  | Instruction Register (IR)                   |    |
| 5.4.2  | Data Registers                              | 55 |
| 6      | System Control                              |    |
| 6.1    | Functional Description                      |    |
| 6.1.1  | Device Identification                       |    |

| ~ 4 ~       | Development of                                      |     |
|-------------|---|-----|
| 6.1.2       | Reset Control                                       |     |
| 6.1.3       | Power Control                                       | 60  |
| 6.1.4       | Clock Control                                       | 61  |
| 6.1.5       | System Control                                      | 64  |
| 6.2         | Initialization and Configuration                    |     |
| 6.3         | Register Map  |     |
|             |   |     |
| 6.4         | Register Descriptions                               |     |
| 7           | Internal Memory                                     | 117 |
| 7.1         | Block Diagram                                       | 117 |
| 7.2         | Functional Description                              | 117 |
| 7.2.1       | SRAM Memory   |     |
| 7.2.2       | Flash Memory  |     |
|             |   |     |
| 7.3         | Flash Memory Initialization and Configuration       |     |
| 7.3.1       | Flash Programming                                   |     |
| 7.3.2       | Nonvolatile Register Programming                    |     |
| 7.4         | Register Map  | 120 |
| 7.5         | Flash Register Descriptions (Flash Control Offset)  | 121 |
| 7.6         | Flash Register Descriptions (System Control Offset) | 128 |
| 8           | General-Purpose Input/Outputs (GPIOs)               | 1/1 |
| <b>8</b> .1 | Functional Description                              |     |
| 8.1.1       | •   |     |
| •••••       | Data Control  |     |
| 8.1.2       | Interrupt Control                                   |     |
| 8.1.3       | Mode Control  |     |
| 8.1.4       | Commit Control                                      | 144 |
| 8.1.5       | Pad Control   | 144 |
| 8.1.6       | Identification                                      | 144 |
| 8.2         | Initialization and Configuration                    | 145 |
| 8.3         | Register Map  |     |
| 8.4         | Register Descriptions                               |     |
|             |   |     |
| 9           | General-Purpose Timers                              |     |
| 9.1         | Block Diagram                                       |     |
| 9.2         | Functional Description                              | 184 |
| 9.2.1       | GPTM Reset Conditions                               | 184 |
| 9.2.2       | 32-Bit Timer Operating Modes                        | 185 |
| 9.2.3       | 16-Bit Timer Operating Modes                        |     |
| 9.3         | Initialization and Configuration                    |     |
| 9.3.1       | 32-Bit One-Shot/Periodic Timer Mode                 |     |
| 9.3.2       | 32-Bit Real-Time Clock (RTC) Mode                   |     |
| 9.3.3       | 16-Bit One-Shot/Periodic Timer Mode                 |     |
|             |   |     |
| 9.3.4       | 16-Bit Input Edge Count Mode                        |     |
| 9.3.5       | 16-Bit Input Edge Timing Mode                       |     |
| 9.3.6       | 16-Bit PWM Mode                                     |     |
| 9.4         | Register Map  |     |
| 9.5         | Register Descriptions                               | 194 |
| 10          | Watchdog Timer                                      | 219 |
| 10.1        | Block Diagram                                       |     |
| 10.2        | Functional Description                              |     |
|             | •   |     |

| 10.3   | Initialization and Configuration                      | 220 |
|--------|---|-----|
| 10.4   | Register Map  | 220 |
| 10.5   | Register Descriptions                                 | 221 |
| 11     | Analog-to-Digital Converter (ADC)                     | 242 |
| 11.1   | Block Diagram   |     |
| 11.2   | Functional Description                                |     |
| 11.2.1 | Sample Sequencers                                     |     |
| 11.2.2 | Module Control  | 244 |
| 11.2.3 | Hardware Sample Averaging Circuit                     | 245 |
| 11.2.4 | Analog-to-Digital Converter                           |     |
| 11.2.5 | Differential Sampling                                 |     |
| 11.2.6 | Test Modes  | 247 |
| 11.2.7 | Internal Temperature Sensor                           | 247 |
| 11.3   | Initialization and Configuration                      | 248 |
| 11.3.1 | Module Initialization                                 | 248 |
| 11.3.2 | Sample Sequencer Configuration                        | 248 |
| 11.4   | Register Map  | 248 |
| 11.5   | Register Descriptions                                 |     |
| 12     | Universal Asynchronous Receivers/Transmitters (UARTs) | 275 |
| 12.1   | Block Diagram   |     |
| 12.2   | Functional Description                                |     |
| 12.2.1 | Transmit/Receive Logic                                |     |
| 12.2.2 | Baud-Rate Generation                                  |     |
| 12.2.3 |   |     |
| 12.2.4 |   |     |
| 12.2.5 |   |     |
| 12.2.6 | Interrupts  |     |
| 12.2.7 | Loopback Operation                                    | 280 |
| 12.2.8 | IrDA SIR block  | 280 |
| 12.3   | Initialization and Configuration                      | 280 |
| 12.4   | Register Map  | 281 |
| 12.5   | Register Descriptions                                 | 282 |
| 13     | Synchronous Serial Interface (SSI)                    | 316 |
| 13.1   | Block Diagram   |     |
| 13.2   | Functional Description                                |     |
| 13.2.1 | Bit Rate Generation                                   | 317 |
| 13.2.2 | FIFO Operation  | 317 |
| 13.2.3 | Interrupts  | 317 |
| 13.2.4 | Frame Formats   | 318 |
| 13.3   | Initialization and Configuration                      | 325 |
| 13.4   | Register Map  | 326 |
| 13.5   | Register Descriptions                                 | 327 |
| 14     | Ethernet Controller                                   | 353 |
| 14.1   | Block Diagram   |     |
| 14.2   | Functional Description                                |     |
| 14.2.1 | Internal MII Operation                                |     |
|        |   | 355 |

| 14.2.3           | MAC Configuration/Operation  |     |
|------------------|--|-----|
| 14.2.4           | Interrupts   |     |
| 14.3             | Initialization and Configuration                                   |     |
| 14.4             | Ethernet Register Map  |     |
| 14.5             | Ethernet MAC Register Descriptions                                 |     |
| 14.6             | MII Management Register Descriptions                               |     |
| 15               | Analog Comparators   |     |
| 15.1             | Block Diagram  |     |
| 15.2<br>15.2.1   | Functional Description   |     |
| 15.2.1           | Internal Reference Programming<br>Initialization and Configuration |     |
| 15.3             | Register Map   |     |
| 15.5             | Register Descriptions  |     |
| 16               | Pin Diagram  |     |
| -                |  |     |
| 17               | Signal Tables  |     |
| 17.1             | 100-Pin LQFP Package Pin Tables                                    |     |
| 17.2             | 108-Pin BGA Package Pin Tables                                     |     |
| 18               | Operating Characteristics  | 435 |
| 19               | Electrical Characteristics   | 436 |
| 19.1             | DC Characteristics   |     |
| 19.1.1           | Maximum Ratings  |     |
| 19.1.2           | Recommended DC Operating Conditions                                |     |
| 19.1.3           | On-Chip Low Drop-Out (LDO) Regulator Characteristics               |     |
| 19.1.4           | Power Specifications   |     |
| 19.1.5           | Flash Memory Characteristics                                       |     |
| 19.2             | AC Characteristics   |     |
| 19.2.1<br>19.2.2 | Load Conditions<br>Clocks  |     |
|                  | Analog-to-Digital Converter  |     |
| 19.2.3           | Analog Comparator  |     |
| 19.2.4           | Ethernet Controller  |     |
|                  | Synchronous Serial Interface (SSI)                                 |     |
|                  | JTAG and Boundary Scan   |     |
|                  | General-Purpose I/O  |     |
| 19.2.9           | Reset  | 447 |
| 20               | Package Information  | 449 |
| Α                | Serial Flash Loader  | 453 |
| A.1              | Serial Flash Loader  | 453 |
| A.2              | Interfaces   | 453 |
| A.2.1            | UART   | 453 |
| A.2.2            | SSI  |     |
| A.3              | Packet Handling  |     |
| A.3.1            | Packet Format  |     |
| A.3.2            | Sending Packets  |     |
| A.3.3            | Receiving Packets  |     |
| A.4              | Commands   | 455 |

| A.4.1 | COMMAND_PING (0X20)              | 455 |
|-------|----------------------------------|-----|
|       | COMMAND_GET_STATUS (0x23)        |     |
| A.4.3 | COMMAND_DOWNLOAD (0x21)          | 455 |
| A.4.4 | COMMAND_SEND_DATA (0x24)         | 456 |
|       | COMMAND_RUN (0x22)               |     |
|       | COMMAND_RESET (0x25)             |     |
| В     | Register Quick Reference         | 458 |
| С     | Ordering and Contact Information | 472 |
| C.1   | Ordering Information             |     |
| C.2   |                                  |     |
| 0.2   | Kits                             | 472 |
| C.3   | Kits<br>Company Information      |     |
|       |                                  | 473 |

# List of Figures

| Figure 1-1.   | Stellaris <sup>®</sup> 6000 Series High-Level Block Diagram           | 29  |
|---------------|---|-----|
| Figure 2-1.   | CPU Block Diagram   | 36  |
| Figure 2-2.   | TPIU Block Diagram  | 37  |
| Figure 5-1.   | JTAG Module Block Diagram   | 47  |
| Figure 5-2.   | Test Access Port State Machine  | 50  |
| Figure 5-3.   | IDCODE Register Format  | 55  |
| Figure 5-4.   | BYPASS Register Format  | 56  |
| Figure 5-5.   | Boundary Scan Register Format   | 56  |
| Figure 6-1.   | External Circuitry to Extend Reset                                    | 58  |
| Figure 6-2.   | Power Architecture  | 61  |
| Figure 6-3.   | Main Clock Tree   | 63  |
| Figure 7-1.   | Flash Block Diagram   | 117 |
| Figure 8-1.   | GPIO Port Block Diagram   | 142 |
| Figure 8-2.   | GPIODATA Write Example  | 143 |
| Figure 8-3.   | GPIODATA Read Example   | 143 |
| Figure 9-1.   | GPTM Module Block Diagram   | 184 |
| Figure 9-2.   | 16-Bit Input Edge Count Mode Example                                  | 188 |
| Figure 9-3.   | 16-Bit Input Edge Time Mode Example                                   | 189 |
| Figure 9-4.   | 16-Bit PWM Mode Example   | 190 |
| Figure 10-1.  | WDT Module Block Diagram  | 219 |
| Figure 11-1.  | ADC Module Block Diagram  | 243 |
| Figure 11-2.  | Differential Sampling Range, V <sub>IN_ODD</sub> = 1.5 V              | 246 |
| Figure 11-3.  | Differential Sampling Range, V <sub>IN ODD</sub> = 0.75 V             |     |
| Figure 11-4.  | Differential Sampling Range, V <sub>IN ODD</sub> = 2.25 V             |     |
| Figure 11-5.  | Internal Temperature Sensor Characteristic                            |     |
| Figure 12-1.  | UART Module Block Diagram   |     |
| Figure 12-2.  | UART Character Frame  |     |
| Figure 12-3.  | IrDA Data Modulation  | 279 |
| Figure 13-1.  | SSI Module Block Diagram  | 316 |
| Figure 13-2.  | TI Synchronous Serial Frame Format (Single Transfer)                  | 319 |
| Figure 13-3.  | TI Synchronous Serial Frame Format (Continuous Transfer)              | 319 |
| Figure 13-4.  | Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0           | 320 |
| Figure 13-5.  | Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0       | 320 |
| Figure 13-6.  | Freescale SPI Frame Format with SPO=0 and SPH=1                       | 321 |
| Figure 13-7.  | Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0     | 322 |
| Figure 13-8.  | Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0 | 322 |
| Figure 13-9.  | Freescale SPI Frame Format with SPO=1 and SPH=1                       | 323 |
| Figure 13-10. | MICROWIRE Frame Format (Single Frame)                                 | 324 |
| Figure 13-11. | MICROWIRE Frame Format (Continuous Transfer)                          | 325 |
| Figure 13-12. | MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements      | 325 |
| Figure 14-1.  | Ethernet Controller Block Diagram                                     | 354 |
| Figure 14-2.  | Ethernet Controller   | 354 |
| Figure 14-3.  | Ethernet Frame  | 356 |
| Figure 15-1.  | Analog Comparator Module Block Diagram                                | 397 |
| Figure 15-2.  | Structure of Comparator Unit  | 398 |

| Figure 15-3.  | Comparator Internal Reference Structure                                     | 399 |
|---------------|---|-----|
| Figure 16-1.  | 100-Pin LQFP Package Pin Diagram  | 409 |
| Figure 16-2.  | 108-Ball BGA Package Pin Diagram (Top View)                                 | 410 |
| Figure 19-1.  | Load Conditions   | 439 |
| Figure 19-2.  | External XTLP Oscillator Characteristics                                    | 443 |
| Figure 19-3.  | SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement | 444 |
| Figure 19-4.  | SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer             | 444 |
| Figure 19-5.  | SSI Timing for SPI Frame Format (FRF=00), with SPH=1                        | 445 |
| Figure 19-6.  | JTAG Test Clock Input Timing  | 446 |
| Figure 19-7.  | JTAG Test Access Port (TAP) Timing  | 446 |
| Figure 19-8.  | JTAG TRST Timing  | 446 |
| Figure 19-9.  | External Reset Timing (RST)   | 447 |
| Figure 19-10. | Power-On Reset Timing   | 448 |
| Figure 19-11. | Brown-Out Reset Timing  | 448 |
| Figure 19-12. | Software Reset Timing   | 448 |
| Figure 19-13. | Watchdog Reset Timing   | 448 |
| Figure 20-1.  | 100-Pin LQFP Package  | 449 |
| Figure 20-2.  | 108-Ball BGA Package  | 451 |

# **List of Tables**

| Table 1.    | Revision History                                     | . 18 |
|-------------|--|------|
| Table 2.    | Documentation Conventions                            | . 20 |
| Table 3-1.  | Метогу Мар   | . 41 |
| Table 4-1.  | Exception Types                                      | . 43 |
| Table 4-2.  | Interrupts   | . 44 |
| Table 5-1.  | JTAG Port Pins Reset State                           | . 48 |
| Table 5-2.  | JTAG Instruction Register Commands                   | . 53 |
| Table 6-1.  | System Control Register Map                          | . 66 |
| Table 7-1.  | Flash Protection Policy Combinations                 | 118  |
| Table 7-2.  | Flash Resident Registers                             | 120  |
| Table 7-3.  | Flash Register Map                                   | 121  |
| Table 8-1.  | GPIO Pad Configuration Examples                      | 145  |
| Table 8-2.  | GPIO Interrupt Configuration Example                 | 145  |
| Table 8-3.  | GPIO Register Map                                    | 147  |
| Table 9-1.  | Available CCP Pins                                   | 184  |
| Table 9-2.  | 16-Bit Timer With Prescaler Configurations           | 187  |
| Table 9-3.  | Timers Register Map                                  | 193  |
| Table 10-1. | Watchdog Timer Register Map                          | 220  |
| Table 11-1. | Samples and FIFO Depth of Sequencers                 | 243  |
| Table 11-2. | Differential Sampling Pairs                          | 245  |
| Table 11-3. | ADC Register Map                                     | 248  |
| Table 12-1. | UART Register Map                                    | 281  |
| Table 13-1. | SSI Register Map                                     | 326  |
| Table 14-1. | TX & RX FIFO Organization                            | 357  |
| Table 14-2. | Ethernet Register Map                                | 360  |
| Table 15-1. | Comparator 0 Operating Modes                         | 398  |
| Table 15-2. | Comparator 1 Operating Modes                         | 399  |
| Table 15-3. | Internal Reference Voltage and ACREFCTL Field Values | 399  |
| Table 15-4. | Analog Comparators Register Map                      | 401  |
| Table 17-1. | Signals by Pin Number                                | 411  |
| Table 17-2. | Signals by Signal Name                               | 415  |
| Table 17-3. | Signals by Function, Except for GPIO                 | 419  |
| Table 17-4. | GPIO Pins and Alternate Functions                    | 421  |
| Table 17-5. | Signals by Pin Number                                | 422  |
| Table 17-6. | Signals by Signal Name                               | 426  |
| Table 17-7. | Signals by Function, Except for GPIO                 | 430  |
| Table 17-8. | GPIO Pins and Alternate Functions                    | 433  |
| Table 18-1. | Temperature Characteristics                          | 435  |
| Table 18-2. | Thermal Characteristics                              | 435  |
| Table 19-1. | Maximum Ratings                                      | 436  |
| Table 19-2. | Recommended DC Operating Conditions                  | 436  |
| Table 19-3. | LDO Regulator Characteristics                        | 437  |
| Table 19-4. | Detailed Power Specifications                        | 438  |
| Table 19-5. | Flash Memory Characteristics                         | 438  |
| Table 19-6. | Phase Locked Loop (PLL) Characteristics              | 439  |
| Table 19-7. | Clock Characteristics                                | 439  |

| Table 19-8.  | Crystal Characteristics                              | 439 |
|--------------|--|-----|
| Table 19-9.  | ADC Characteristics                                  | 440 |
| Table 19-10. | Analog Comparator Characteristics                    | 440 |
| Table 19-11. | Analog Comparator Voltage Reference Characteristics  | 440 |
| Table 19-12. | 100BASE-TX Transmitter Characteristics               | 441 |
| Table 19-13. | 100BASE-TX Transmitter Characteristics (informative) | 441 |
| Table 19-14. | 100BASE-TX Receiver Characteristics                  | 441 |
| Table 19-15. | 10BASE-T Transmitter Characteristics                 | 441 |
| Table 19-16. | 10BASE-T Transmitter Characteristics (informative)   |     |
| Table 19-17. | 10BASE-T Receiver Characteristics                    |     |
| Table 19-18. | Isolation Transformers                               |     |
| Table 19-19. | Ethernet Reference Crystal                           | 442 |
| Table 19-20. | External XTLP Oscillator Characteristics             | 443 |
| Table 19-21. | SSI Characteristics                                  | 443 |
| Table 19-22. | JTAG Characteristics                                 | 445 |
| Table 19-23. | GPIO Characteristics                                 | 447 |
| Table 19-24. | Reset Characteristics                                | 447 |
| Table C-1.   | Part Ordering Information                            | 472 |
|              |  |     |

# List of Registers

| Register 1:         Device Identification 0 (DID0), offset 0x000         68           Register 2:         Brown-Out Reset Control (EDOPCTL), offset 0x030         70           Register 3:         LDD Power Control (LDOPCTL), offset 0x034         71           Register 4:         Raw Interrupt Status (RIS), offset 0x054         73           Register 5:         Masked Interrupt Status and Clear (MISC), offset 0x054         73           Register 7:         Reset Cause (RESC), offset 0x050         76           Register 9:         XTAL to PLL Translation (PLLCFG), offset 0x064         80           Register 10:         Run-Mode Clock Configuration (RCC2), offset 0x070         81           Register 11:         Device Capabilities 0 (DCO), offset 0x004         84           Register 12:         Device Capabilities 0 (DCO), offset 0x008         86           Register 13:         Device Capabilities 2 (DC2), offset 0x014         89           Register 14:         Device Capabilities 2 (DC2), offset 0x014         89           Register 15:         Device Capabilities 2 (DC2), offset 0x016         93           Register 17:         Device Capabilities 2 (DC2), offset 0x016         93           Register 17:         Device Capabilities 2 (DC2), offset 0x018         91           Register 12:         Run Mode Clock Gating Control Register 1 (CGCG0), offse  | System Col   | ntrol   | 57  |
|---|--------------|---|-----|
| Register 3:         LDO Power Control (LDOPCTL), offset 0x034         71           Register 3:         Raw Interrupt Status (RIS), offset 0x050         72           Register 6:         Masked Interrupt Status and Clear (MISC), offset 0x054         73           Register 7:         Reset Cause (RESC), offset 0x05C         75           Register 9:         XTAL to PLL Translation (PLLCFG), offset 0x066         76           Register 9:         XTAL to PLL Translation (PLLCFG), offset 0x064         80           Register 10:         Run-Mode Clock Configuration 2 (RCC2), offset 0x070         81           Register 11:         Device Identification 1 (DID1), offset 0x004         83           Register 12:         Device Capabilities 0 (DC2), offset 0x010         87           Register 13:         Device Capabilities 1 (DC2), offset 0x014         89           Register 14:         Device Capabilities 3 (DC3), offset 0x014         89           Register 15:         Device Capabilities 3 (DC3), offset 0x016         93           Register 17:         Device Capabilities 3 (DC3), offset 0x016         93           Register 17:         Sleep Mode Clock Gating Control Register 0 (RCGC0), offset 0x110         97           Register 12:         Sleep Mode Clock Gating Control Register 1 (RCGC1), offset 0x124         103           Register 22:         Sleep   | Register 1:  |   |     |
| Register 4:         Raw Interrupt Status (RIS), offset 0x050         72           Register 5:         Interrupt Mask Control (IMC), offset 0x054         73           Register 6:         Masked Interrupt Status and Clear (MISC), offset 0x056         74           Register 7:         Reset Cause (RESC), offset 0x05C         75           Register 7:         Reset Cause (RESC), offset 0x060         76           Register 10:         Run-Mode Clock Configuration (RCC), offset 0x064         80           Register 11:         Deep Sleep Clock Configuration (DELCFG), offset 0x064         80           Register 12:         Device Capabilities 1 (DD1), offset 0x004         84           Register 13:         Device Capabilities 1 (DC1), offset 0x010         87           Register 14:         Device Capabilities 3 (DC2), offset 0x014         89           Register 15:         Device Capabilities 3 (DC3), offset 0x014         89           Register 16:         Device Capabilities 4 (DC4), offset 0x014         89           Register 17:         Device Capabilities 4 (DC4), offset 0x014         89           Register 19:         Sleep Mode Clock Gating Control Register 0 (RCGC0), offset 0x100         95           Register 21:         Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104         101           Register 22:         Sleep Mode Clock Ga  | Register 2:  | Brown-Out Reset Control (PBORCTL), offset 0x030                       | 70  |
| Register 5:       Interrupt Mask Control (IMC), offset 0x054       73         Register 6:       Masked Interrupt Status and Clear (MISC), offset 0x058       74         Register 7:       Reset Cause (RESC), offset 0x060       75         Register 9:       XTAL to PLL Translation (PLLCFG), offset 0x064       80         Register 10:       Deep Sleep Clock Configuration (RCC), offset 0x070       81         Register 11:       Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144       83         Register 12:       Device Capabilities 0 (DCO), offset 0x004       84         Register 13:       Device Capabilities 1 (DC1), offset 0x014       89         Register 14:       Device Capabilities 2 (DC2), offset 0x014       89         Register 15:       Device Capabilities 2 (DC2), offset 0x014       89         Register 16:       Device Capabilities 3 (DC3), offset 0x016       93         Register 17:       Device Capabilities 3 (DC3), offset 0x010       95         Register 19:       Sleep Mode Clock Gating Control Register 0 (RCGC0), offset 0x100       95         Register 21:       Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x124       103         Register 22:       Sleep Mode Clock Gating Control Register 1 (CGC1), offset 0x144       103         Register 23:       Deep Sleep Mode Clock Gating Control Register 2 (CGC2), of  | Register 3:  | LDO Power Control (LDOPCTL), offset 0x034                             | 71  |
| Register 6:       Masked Interrupt Status and Clear (MISC), offset 0x058       74         Register 7:       Reset Cause (RESC), offset 0x05C       75         Register 8:       Run-Mode Clock Configuration (RCC), offset 0x060       76         Register 9:       XTAL to PLL Translation (PLLCFG), offset 0x064       80         Register 11:       Deep Sleep Clock Configuration 2 (RCC2), offset 0x070       81         Register 12:       Device Identification 1 (DID1), offset 0x004       83         Register 13:       Device Capabilities 0 (DC0), offset 0x004       84         Register 14:       Device Capabilities 1 (DC1), offset 0x010       87         Register 15:       Device Capabilities 3 (DC3), offset 0x014       89         Register 16:       Device Capabilities 3 (DC3), offset 0x014       89         Register 18:       Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100       95         Register 19:       Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x110       97         Register 21:       Run Mode Clock Gating Control Register 1 (CCGC1), offset 0x104       101         Register 22:       Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124       103         Register 23:       Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124       105         Register 24:       Run Mo  | Register 4:  | Raw Interrupt Status (RIS), offset 0x050                              | 72  |
| Register 7:         Reset Cause (RESC), offset 0x05C         75           Register 8:         Run-Mode Clock Configuration (RCC), offset 0x060         76           Register 9:         XTAL to PLL Translation (PLLCFG), offset 0x064         80           Register 11:         Deep Sleep Clock Configuration 2 (RCC2), offset 0x070         81           Register 12:         Device Capabilities 0 (DC1), offset 0x004         84           Register 13:         Device Capabilities 1 (DC1), offset 0x004         84           Register 14:         Device Capabilities 2 (DC2), offset 0x014         87           Register 15:         Device Capabilities 3 (DC3), offset 0x014         89           Register 16:         Device Capabilities 4 (DC4), offset 0x016         97           Register 17:         Device Capabilities 4 (DC4), offset 0x010         97           Register 18:         Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100         98           Register 21:         Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x114         103           Register 23:         Sleep Mode Clock Gating Control Register 1 (RCGC2), offset 0x114         103           Register 24:         Run Mode Clock Gating Control Register 1 (DCGC1), offset 0x114         103           Register 25:         Sleep Mode Clock Gating Control Register 2 (RCGC2), offset 0x114         103  | Register 5:  | Interrupt Mask Control (IMC), offset 0x054                            | 73  |
| Register 8:       Run-Mode Clock Configuration (RCC), offset 0x060       76         Register 9:       XTAL to PLL Translation (PLLCFG), offset 0x064       80         Register 10:       Run-Mode Clock Configuration 2 (RCC2), offset 0x070       81         Register 11:       Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144       83         Register 12:       Device Capabilities 0 (DC0), offset 0x004       84         Register 13:       Device Capabilities 1 (DC1), offset 0x014       89         Register 14:       Device Capabilities 3 (DC3), offset 0x014       89         Register 15:       Device Capabilities 3 (DC3), offset 0x014       89         Register 17:       Device Capabilities 3 (DC4), offset 0x016       91         Register 17:       Device Capabilities 3 (DC4), offset 0x016       93         Register 20:       Deep Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x100       95         Register 21:       Run Mode Clock Gating Control Register 1 (SCGC1), offset 0x120       99         Register 22:       Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x144       103         Register 23:       Deep Sleep Mode Clock Gating Control Register 1 (SCGC2), offset 0x124       105         Register 24:       Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x148       107         Register 25:       <  | Register 6:  | Masked Interrupt Status and Clear (MISC), offset 0x058                | 74  |
| Register 9:       XTAL to PLL Translation (PLLCFG), offset 0x004       80         Register 10:       Run-Mode Clock Configuration 2 (RCC2), offset 0x070       81         Register 11:       Deey Eleop Clock Configuration (DSLPCLKCFG), offset 0x144       83         Register 12:       Device Identification 1 (DID1), offset 0x004       84         Register 13:       Device Capabilities 0 (DC0), offset 0x008       86         Register 14:       Device Capabilities 1 (DC1), offset 0x014       89         Register 15:       Device Capabilities 3 (DC3), offset 0x014       89         Register 16:       Device Capabilities 3 (DC3), offset 0x014       89         Register 17:       Device Capabilities 3 (DC3), offset 0x016       91         Register 19:       Nu Mode Clock Gating Control Register 0 (RCGC0), offset 0x110       95         Register 20:       Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x114       103         Register 21:       Run Mode Clock Gating Control Register 1 (DCGC1), offset 0x114       103         Register 23:       Deep Mode Clock Gating Control Register 1 (DCGC1), offset 0x114       103         Register 24:       Run Mode Clock Gating Control Register 1 (DCGC2), offset 0x114       104         Register 25:       Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x118       107         Register 26:   | Register 7:  | Reset Cause (RESC), offset 0x05C                                      | 75  |
| Register 10:       Run-Mode Clock Configuration 2 (RCC2), offset 0x070       81         Register 11:       Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144       83         Register 12:       Device Capabilities 0 (DCO), offset 0x008       86         Register 13:       Device Capabilities 0 (DCO), offset 0x010       87         Register 14:       Device Capabilities 3 (DC3), offset 0x014       89         Register 15:       Device Capabilities 3 (DC3), offset 0x018       91         Register 16:       Device Capabilities 3 (DC3), offset 0x017       93         Register 17:       Device Capabilities 3 (DC3), offset 0x018       91         Register 19:       Sleep Mode Clock Gating Control Register 0 (RCGC0), offset 0x110       97         Register 20:       Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120       99         Register 21:       Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x144       103         Register 22:       Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x144       103         Register 23:       Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x118       109         Register 25:       Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128       111         Register 25:       Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x118       109  | Register 8:  | Run-Mode Clock Configuration (RCC), offset 0x060                      |     |
| Register 11:       Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144       83         Register 12:       Device Identification 1 (DID1), offset 0x004       84         Register 13:       Device Capabilities 1 (DC1), offset 0x008       86         Register 14:       Device Capabilities 1 (DC1), offset 0x010       87         Register 15:       Device Capabilities 3 (DC3), offset 0x014       89         Register 16:       Device Capabilities 3 (DC3), offset 0x016       93         Register 17:       Device Capabilities 4 (DC4), offset 0x01C       93         Register 18:       Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x110       97         Register 19:       Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120       99         Register 21:       Run Mode Clock Gating Control Register 1 (DCGC1), offset 0x144       103         Register 22:       Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124       105         Register 23:       Deep Sleep Mode Clock Gating Control Register 1 (DCGC2), offset 0x128       111         Register 24:       Run Mode Clock Gating Control Register 1 (DCGC2), offset 0x128       107         Register 25:       Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128       111         Register 26:       Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128       111  | Register 9:  |   |     |
| Register 12:       Device Identification 1 (DID1), offset 0x004       84         Register 13:       Device Capabilities 0 (DC0), offset 0x008       86         Register 14:       Device Capabilities 2 (DC2), offset 0x010       87         Register 15:       Device Capabilities 2 (DC2), offset 0x014       89         Register 16:       Device Capabilities 2 (DC2), offset 0x014       89         Register 17:       Device Capabilities 4 (DC4), offset 0x010       93         Register 19:       Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x100       95         Register 20:       Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x110       97         Register 21:       Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x114       103         Register 23:       Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114       103         Register 23:       Deep Sleep Mode Clock Gating Control Register 1 (RCGC2), offset 0x118       109         Register 24:       Run Mode Clock Gating Control Register 2 (SCGC2), offset 0x118       109         Register 25:       Selep Mode Clock Gating Control Register 2 (SCGC2), offset 0x128       111         Register 26:       Device Sleap Mode Clock Gating Control Register 1 (DCGC1), offset 0x128       111         Register 25:       Software Reset Control 2 (SRCR2), offset 0x040       113   | Register 10: | Run-Mode Clock Configuration 2 (RCC2), offset 0x070                   | 81  |
| Register 13:       Device Capabilities 0 (DC0), offset 0x008       86         Register 14:       Device Capabilities 2 (DC2), offset 0x010       87         Register 15:       Device Capabilities 2 (DC2), offset 0x014       89         Register 16:       Device Capabilities 3 (DC3), offset 0x018       91         Register 17:       Device Capabilities 4 (DC4), offset 0x01C       93         Register 18:       Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100       95         Register 19:       Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120       99         Register 20:       Deep Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x124       101         Register 21:       Run Mode Clock Gating Control Register 1 (SCGC1), offset 0x124       103         Register 23:       Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124       105         Register 24:       Run Mode Clock Gating Control Register 1 (DCGC1), offset 0x124       105         Register 25:       Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128       111         Register 26:       Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128       111         Register 27:       Software Reset Control 0 (SRCR0), offset 0x044       114         Register 28:       Software Reset Control 1 (SRCR1), offset 0x044       114  | Register 11: | Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144             | 83  |
| Register 14:       Device Capabilities 1 (DC1), offset 0x010       87         Register 15:       Device Capabilities 2 (DC2), offset 0x014       89         Register 16:       Device Capabilities 3 (DC3), offset 0x018       91         Register 17:       Device Capabilities 4 (DC4), offset 0x01C       93         Register 18:       Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100       95         Register 19:       Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x100       97         Register 21:       Run Mode Clock Gating Control Register 0 (DCGC0), offset 0x120       99         Register 22:       Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x124       103         Register 23:       Deep Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x124       105         Register 24:       Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108       107         Register 25:       Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x128       111         Register 26:       Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128       111         Register 27:       Software Reset Control 0 (SRCR0), offset 0x040       113         Register 28:       Software Reset Control 2 (SRCR2), offset 0x048       114         Register 31:       Flash Memory Address (FMA), offset 0x004       122  | Register 12: | Device Identification 1 (DID1), offset 0x004                          | 84  |
| Register 15:       Device Capabilities 2 (DC2), offset 0x014       89         Register 16:       Device Capabilities 3 (DC3), offset 0x018       91         Register 17:       Device Capabilities 4 (DC4), offset 0x01C       93         Register 18:       Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100       95         Register 19:       Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x110       97         Register 20:       Deep Sleep Mode Clock Gating Control Register 1 (RCGC1), offset 0x120       99         Register 21:       Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x14       101         Register 22:       Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124       105         Register 23:       Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124       105         Register 26:       Sleep Mode Clock Gating Control Register 2 (RCGC2), offset 0x118       109         Register 27:       Software Reset Control 0 (SRCR0), offset 0x040       113         Register 28:       Software Reset Control 2 (SRCR2), offset 0x044       114         Register 29:       Software Reset Control 2 (SRCR2), offset 0x004       122         Register 11:       Flash Memory Address (FMA), offset 0x000       122         Register 12:       Flash Memory Address (FMA), offset 0x000       124  | Register 13: | Device Capabilities 0 (DC0), offset 0x008                             | 86  |
| Register 16:       Device Capabilities 3 (DC3), offset 0x018       91         Register 17:       Device Capabilities 4 (DC4), offset 0x01C       93         Register 18:       Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100       95         Register 19:       Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x10       97         Register 20:       Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x104       101         Register 21:       Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104       103         Register 22:       Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x114       103         Register 23:       Deep Sleep Mode Clock Gating Control Register 2 (RCGC2), offset 0x114       103         Register 24:       Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x118       109         Register 25:       Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x118       109         Register 26:       Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128       111         Register 27:       Software Reset Control 1 (SRCR1), offset 0x040       113         Register 29:       Software Reset Control 2 (SRCR2), offset 0x044       114         Register 11:       Flash Memory Address (FMA), offset 0x000       122         Register 21:       Flash Memory Data (FMD), offset 0x004  | Register 14: | Device Capabilities 1 (DC1), offset 0x010                             | 87  |
| Register 17:Device Capabilities 4 (DC4), offset 0x01C93Register 18:Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x10095Register 19:Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x11097Register 20:Deep Sleep Mode Clock Gating Control Register 1 (CCGC1), offset 0x12099Register 21:Run Mode Clock Gating Control Register 1 (SCGC1), offset 0x124101Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114103Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124105Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x118107Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118109Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128111Register 27:Software Reset Control 1 (SRCR1), offset 0x040113Register 28:Software Reset Control 1 (SRCR2), offset 0x044114Register 1:Flash Memory Address (FMA), offset 0x004122Register 3:Flash Memory Data (FMD), offset 0x004123Register 4:Flash Memory Control (FMC), offset 0x004124Register 5:Flash Memory Control (FMC), offset 0x100127Register 4:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200130Register 7:USec Reload (USECRL), offset 0x140129Register 8:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x134 and 0x400131Register 9:Fla   | Register 15: | Device Capabilities 2 (DC2), offset 0x014                             | 89  |
| Register 18:Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x10095Register 19:Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x11097Register 20:Deep Sleep Mode Clock Gating Control Register 1 (RCGC1), offset 0x12099Register 21:Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x14101Register 22:Deep Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x14103Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124105Register 24:Run Mode Clock Gating Control Register 2 (SCGC2), offset 0x108107Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118109Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128111Register 27:Software Reset Control 1 (SRCR1), offset 0x040113Register 28:Software Reset Control 2 (SRCR2), offset 0x048114Register 29:Software Reset Control 2 (SRCR2), offset 0x004122Register 3:Flash Memory Address (FMA), offset 0x004123Register 4:Flash Memory Control (FMC), offset 0x004124Register 5:Flash Memory Control (FMC), offset 0x004126Register 6:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x104127Register 7:USec Reload (USECRL), offset 0x140129Register 9:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200130Register 9:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x134 and 0x400131 <td>Register 16:</td> <td>Device Capabilities 3 (DC3), offset 0x018</td> <td> 91</td> | Register 16: | Device Capabilities 3 (DC3), offset 0x018                             | 91  |
| Register 19:Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x11097Register 20:Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x12099Register 21:Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104101Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114103Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124105Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108107Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118109Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128111Register 27:Software Reset Control 0 (SRCR0), offset 0x040113Register 28:Software Reset Control 1 (SRCR1), offset 0x044114Register 29:Software Reset Control 2 (SRCR2), offset 0x048115Internal Memory117Register 1:Flash Memory Address (FMA), offset 0x000122Register 2:Flash Memory Address (FMA), offset 0x004123Register 3:Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C126Register 4:Flash Controller Raw Interrupt Status and Clear (FCMISC), offset 0x14128Register 5:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200130Register 9:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x134 and 0x400131Register 10:User Register 0 (USER_REG0), offset 0x1E0133Register 11:User  | Register 17: | Device Capabilities 4 (DC4), offset 0x01C                             | 93  |
| Register 20:Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x12099Register 21:Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104101Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114103Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124105Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108107Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118109Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128111Register 27:Software Reset Control 0 (SRCR0), offset 0x040113Register 28:Software Reset Control 1 (SRCR1), offset 0x044114Register 29:Software Reset Control 2 (SRCR2), offset 0x048115Internal Memory117Register 3:Flash Memory Address (FMA), offset 0x000122Register 3:Flash Memory Data (FMD), offset 0x004123124Register 4:Flash Controller Raw Interrupt Status (FCRIS), offset 0x000126Register 5:Flash Controller Interrupt Mask (FCIM), offset 0x010127Register 7:USec Reload (USECRL), offset 0x140129Register 7:User Regiade 0 (FMPRE0), offset 0x130 and 0x200130Register 9:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x134 and 0x400131Register 10:User Register 0 (USER_REG0), offset 0x100132Register 11:User Register 0 (USER_REG1), offset 0x120133Reg   | Register 18: | Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100        | 95  |
| Register 21:Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104101Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114103Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124105Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108107Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118109Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128111Register 27:Software Reset Control 0 (SRCR0), offset 0x040113Register 28:Software Reset Control 1 (SRCR1), offset 0x044114Register 29:Software Reset Control 2 (SRCR2), offset 0x048115Internal Memory117122Register 1:Flash Memory Address (FMA), offset 0x000122Register 3:Flash Memory Control (FMC), offset 0x004123Register 4:Flash Controller Raw Interrupt Status (FCRIS), offset 0x014124Register 5:Flash Controller Interrupt Mask (FCIM), offset 0x010127Register 6:Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x14128Register 7:USec Reload (USECRL), offset 0x140129Register 9:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x134 and 0x400131Register 10:User Debug (USER_DBG), offset 0x120132Register 11:User Register 0 (USER_REG1), offset 0x120133Register 12:User Register 0 (USER_REG1), offset 0x120133 <td< td=""><td>Register 19:</td><td>Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110</td><td> 97</td></td<>       | Register 19: | Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110      | 97  |
| Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114103Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124105Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108107Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118109Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128111Register 27:Software Reset Control 0 (SRCR0), offset 0x040113Register 28:Software Reset Control 1 (SRCR1), offset 0x044114Register 29:Software Reset Control 2 (SRCR2), offset 0x048115Internal Memory117Register 2:Flash Memory Address (FMA), offset 0x000122Register 3:Flash Memory Data (FMD), offset 0x004123Register 4:Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C126Register 5:Flash Controller Interrupt Mask (FCIM), offset 0x010127Register 6:Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014128Register 7:USec Reload (USECRL), offset 0x140129Register 7:USec Reload (USECRL), offset 0x140131Register 9:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x134 and 0x400131Register 10:User Register 0 (USER_DBG), offset 0x140132Register 11:User Register 0 (USER_REG0), offset 0x140132Register 12:User Register 1 (USER_REG0), offset 0x140133Register 13:Flash Memory Pro  | Register 20: | Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120 | 99  |
| Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124105Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108107Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118109Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128111Register 27:Software Reset Control 0 (SRCR0), offset 0x040113Register 28:Software Reset Control 1 (SRCR1), offset 0x044114Register 29:Software Reset Control 2 (SRCR2), offset 0x048115Internal Memory117Register 1:Flash Memory Address (FMA), offset 0x000122Register 2:Flash Memory Data (FMD), offset 0x004123Register 3:Flash Memory Control (FMC), offset 0x008124Register 4:Flash Controller Raw Interrupt Status (FCRIS), offset 0x000126Register 5:Flash Controller Interrupt Mask (FCIM), offset 0x010127Register 6:Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014128Register 7:USec Reload (USECRL), offset 0x140129Register 9:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200131Register 10:User Register 0 (USER_REG0), offset 0x1E0133Register 11:User Register 1 (USER_REG1), offset 0x1E0133Register 12:User Register 1 (USER_REG1), offset 0x1E4134Register 13:Flash Memory Protection Read Enable 0 (FMPRE1), offset 0x204131   | Register 21: | Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104        | 101 |
| Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108107Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118109Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128111Register 27:Software Reset Control 0 (SRCR0), offset 0x040113Register 28:Software Reset Control 1 (SRCR1), offset 0x044114Register 29:Software Reset Control 2 (SRCR2), offset 0x048115Internal Memory117Register 1:Flash Memory Address (FMA), offset 0x004123Register 2:Flash Memory Data (FMD), offset 0x004123Register 3:Flash Memory Control (FMC), offset 0x004124Register 4:Flash Controller Raw Interrupt Status (FCRIS), offset 0x000126Register 5:Flash Controller Raw Interrupt Status and Clear (FCMISC), offset 0x014128Register 7:USec Reload (USECRL), offset 0x140129Register 9:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200130Register 10:User Register 0 (USER_DBG), offset 0x1E0133Register 11:User Register 0 (USER_REG0), offset 0x1E0133Register 12:User Register 1 (USER_REG1), offset 0x1E4134Register 13:Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204135   | Register 22: | Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114      | 103 |
| Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118109Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128111Register 27:Software Reset Control 0 (SRCR0), offset 0x040113Register 28:Software Reset Control 1 (SRCR1), offset 0x044114Register 29:Software Reset Control 2 (SRCR2), offset 0x048115Internal Memory117Register 1:Flash Memory Address (FMA), offset 0x000122Register 2:Flash Memory Data (FMD), offset 0x004123Register 3:Flash Memory Control (FMC), offset 0x008124Register 4:Flash Controller Raw Interrupt Status (FCRIS), offset 0x000126Register 5:Flash Controller Raw Interrupt Status and Clear (FCMISC), offset 0x014128Register 7:USec Reload (USECRL), offset 0x140129Register 7:USec Reload (USECRL), offset 0x140129Register 9:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x134 and 0x400131Register 10:User Register 0 (USER_DBG), offset 0x1E0133Register 11:User Register 1 (USER_REG1), offset 0x1E4134Register 13:Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204135  | Register 23: | Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124 | 105 |
| Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128111Register 27:Software Reset Control 0 (SRCR0), offset 0x040113Register 28:Software Reset Control 1 (SRCR1), offset 0x044114Register 29:Software Reset Control 2 (SRCR2), offset 0x048115Internal Memory117Register 1:Flash Memory Address (FMA), offset 0x000122Register 2:Flash Memory Data (FMD), offset 0x004123Register 3:Flash Memory Control (FMC), offset 0x008124Register 4:Flash Controller Raw Interrupt Status (FCRIS), offset 0x000126Register 5:Flash Controller Interrupt Mask (FCIM), offset 0x010127Register 6:Flash Controller Interrupt Mask (FCIM), offset 0x010127Register 7:USec Reload (USECRL), offset 0x140129Register 9:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200130Register 9:Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400131Register 10:User Register 0 (USER_DBG), offset 0x110132Register 11:User Register 1 (USER_REG1), offset 0x120133Register 12:User Register 1 (USER_REG1), offset 0x120134Register 13:Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204135  | Register 24: | Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108        | 107 |
| Register 27:Software Reset Control 0 (SRCR0), offset 0x040113Register 28:Software Reset Control 1 (SRCR1), offset 0x044114Register 29:Software Reset Control 2 (SRCR2), offset 0x048115Internal Memory117Register 1:Flash Memory Address (FMA), offset 0x000122Register 2:Flash Memory Data (FMD), offset 0x004123Register 3:Flash Memory Control (FMC), offset 0x004124Register 4:Flash Controller Raw Interrupt Status (FCRIS), offset 0x000126Register 5:Flash Controller Interrupt Mask (FCIM), offset 0x010127Register 6:Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014128Register 7:USec Reload (USECRL), offset 0x140129Register 9:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200130Register 10:User Debug (USER_DBG), offset 0x100132Register 11:User Register 0 (USER_REG0), offset 0x1E0133Register 12:User Register 1 (USER_REG0), offset 0x1E4134Register 13:Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204135   | Register 25: | Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118      | 109 |
| Register 28:Software Reset Control 1 (SRCR1), offset 0x044114Register 29:Software Reset Control 2 (SRCR2), offset 0x048115Internal Memory117Register 1:Flash Memory Address (FMA), offset 0x000122Register 2:Flash Memory Data (FMD), offset 0x004123Register 3:Flash Memory Control (FMC), offset 0x008124Register 4:Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C126Register 5:Flash Controller Interrupt Mask (FCIM), offset 0x010127Register 6:Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014128Register 7:USec Reload (USECRL), offset 0x140129Register 9:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200130Register 10:User Debug (USER_DBG), offset 0x1D0132Register 11:User Register 0 (USER_REG0), offset 0x1E0133Register 12:User Register 1 (USER_REG1), offset 0x1E4134Register 13:Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204135  | Register 26: | Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128 | 111 |
| Register 29:Software Reset Control 2 (SRCR2), offset 0x048115Internal Memory117Register 1:Flash Memory Address (FMA), offset 0x000122Register 2:Flash Memory Data (FMD), offset 0x004123Register 3:Flash Memory Control (FMC), offset 0x008124Register 4:Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C126Register 5:Flash Controller Interrupt Mask (FCIM), offset 0x010127Register 6:Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014128Register 7:USec Reload (USECRL), offset 0x140129Register 9:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200130Register 10:User Debug (USER_DBG), offset 0x1D0132Register 11:User Register 0 (USER_REG0), offset 0x1E0133Register 12:User Register 1 (USER_REG1), offset 0x1E4134Register 13:Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204135   | Register 27: | Software Reset Control 0 (SRCR0), offset 0x040                        | 113 |
| Internal Memory117Register 1:Flash Memory Address (FMA), offset 0x000122Register 2:Flash Memory Data (FMD), offset 0x004123Register 3:Flash Memory Control (FMC), offset 0x008124Register 4:Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C126Register 5:Flash Controller Interrupt Mask (FCIM), offset 0x010127Register 6:Flash Controller Interrupt Mask (FCIM), offset 0x010127Register 7:USec Reload (USECRL), offset 0x140129Register 8:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200130Register 9:Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400131Register 10:User Debug (USER_DBG), offset 0x100132Register 11:User Register 0 (USER_REG0), offset 0x1E0133Register 12:User Register 1 (USER_REG1), offset 0x1E4134Register 13:Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204135  | Register 28: | Software Reset Control 1 (SRCR1), offset 0x044                        | 114 |
| Register 1:Flash Memory Address (FMA), offset 0x000122Register 2:Flash Memory Data (FMD), offset 0x004123Register 3:Flash Memory Control (FMC), offset 0x008124Register 4:Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C126Register 5:Flash Controller Interrupt Mask (FCIM), offset 0x010127Register 6:Flash Controller Interrupt Mask (FCIM), offset 0x010127Register 7:USec Reload (USECRL), offset 0x140128Register 8:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200130Register 9:Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400131Register 10:User Debug (USER_DBG), offset 0x1D0132Register 11:User Register 0 (USER_REG0), offset 0x1E0133Register 12:User Register 1 (USER_REG1), offset 0x1E4134Register 13:Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204135  | Register 29: | Software Reset Control 2 (SRCR2), offset 0x048                        | 115 |
| Register 1:Flash Memory Address (FMA), offset 0x000122Register 2:Flash Memory Data (FMD), offset 0x004123Register 3:Flash Memory Control (FMC), offset 0x008124Register 4:Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C126Register 5:Flash Controller Interrupt Mask (FCIM), offset 0x010127Register 6:Flash Controller Interrupt Mask (FCIM), offset 0x010127Register 7:USec Reload (USECRL), offset 0x140128Register 8:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200130Register 9:Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400131Register 10:User Debug (USER_DBG), offset 0x1D0132Register 11:User Register 0 (USER_REG0), offset 0x1E0133Register 12:User Register 1 (USER_REG1), offset 0x1E4134Register 13:Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204135  | Internal Me  | morv  | 117 |
| Register 2:Flash Memory Data (FMD), offset 0x004123Register 3:Flash Memory Control (FMC), offset 0x008124Register 4:Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C126Register 5:Flash Controller Interrupt Mask (FCIM), offset 0x010127Register 6:Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014128Register 7:USec Reload (USECRL), offset 0x140129Register 8:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200130Register 9:Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400131Register 10:User Debug (USER_DBG), offset 0x1D0132Register 11:User Register 0 (USER_REG0), offset 0x1E0133Register 12:User Register 1 (USER_REG1), offset 0x1E4134Register 13:Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204135   |              | •   |     |
| Register 3:Flash Memory Control (FMC), offset 0x008124Register 4:Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C126Register 5:Flash Controller Interrupt Mask (FCIM), offset 0x010127Register 6:Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014128Register 7:USec Reload (USECRL), offset 0x140129Register 8:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200130Register 9:Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400131Register 10:User Debug (USER_DBG), offset 0x1D0132Register 11:User Register 0 (USER_REG0), offset 0x1E0133Register 12:User Register 1 (USER_REG1), offset 0x1E4134Register 13:Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204135  | -            |   |     |
| Register 4:Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C126Register 5:Flash Controller Interrupt Mask (FCIM), offset 0x010127Register 6:Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014128Register 7:USec Reload (USECRL), offset 0x140129Register 8:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200130Register 9:Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400131Register 10:User Debug (USER_DBG), offset 0x1D0132Register 11:User Register 0 (USER_REG0), offset 0x1E4133Register 12:User Register 1 (USER_REG1), offset 0x1E4134Register 13:Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204135  | -            |   |     |
| Register 5:Flash Controller Interrupt Mask (FCIM), offset 0x010127Register 6:Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014128Register 7:USec Reload (USECRL), offset 0x140129Register 8:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200130Register 9:Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400131Register 10:User Debug (USER_DBG), offset 0x1D0132Register 11:User Register 0 (USER_REG0), offset 0x1E0133Register 12:User Register 1 (USER_REG1), offset 0x1E4134Register 13:Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204135   | -            |   |     |
| Register 6:Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014128Register 7:USec Reload (USECRL), offset 0x140129Register 8:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200130Register 9:Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400131Register 10:User Debug (USER_DBG), offset 0x1D0132Register 11:User Register 0 (USER_REG0), offset 0x1E0133Register 12:User Register 1 (USER_REG1), offset 0x1E4134Register 13:Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204135   | -            |   |     |
| Register 7:USec Reload (USECRL), offset 0x140129Register 8:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200130Register 9:Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400131Register 10:User Debug (USER_DBG), offset 0x1D0132Register 11:User Register 0 (USER_REG0), offset 0x1E0133Register 12:User Register 1 (USER_REG1), offset 0x1E4134Register 13:Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204135  | •            |   |     |
| Register 8:Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200130Register 9:Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400131Register 10:User Debug (USER_DBG), offset 0x1D0132Register 11:User Register 0 (USER_REG0), offset 0x1E0133Register 12:User Register 1 (USER_REG1), offset 0x1E4134Register 13:Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204135  | -            |   |     |
| Register 9:Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400131Register 10:User Debug (USER_DBG), offset 0x1D0132Register 11:User Register 0 (USER_REG0), offset 0x1E0133Register 12:User Register 1 (USER_REG1), offset 0x1E4134Register 13:Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204135  | -            |   |     |
| Register 10:User Debug (USER_DBG), offset 0x1D0132Register 11:User Register 0 (USER_REG0), offset 0x1E0133Register 12:User Register 1 (USER_REG1), offset 0x1E4134Register 13:Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204135   | -            |   |     |
| Register 11:User Register 0 (USER_REG0), offset 0x1E0133Register 12:User Register 1 (USER_REG1), offset 0x1E4134Register 13:Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204135   | -            |   |     |
| Register 12:User Register 1 (USER_REG1), offset 0x1E4134Register 13:Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204135   | •            |   |     |
| Register 13: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204 135   | -            | <b>5</b> ( <b>1</b> )   |     |
|   | -            |   |     |
|   | Register 14: |   |     |

| Register 15: | Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C    | 137 |
|--------------|---|-----|
| Register 16: | Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404 | 138 |
| Register 17: | Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408 | 139 |
| Register 18: | Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C | 140 |
| General-Pur  | pose Input/Outputs (GPIOs)                                      | 141 |
| Register 1:  | GPIO Data (GPIODATA), offset 0x000                              | 149 |
| Register 2:  | GPIO Direction (GPIODIR), offset 0x400                          |     |
| Register 3:  | GPIO Interrupt Sense (GPIOIS), offset 0x404                     |     |
| Register 4:  | GPIO Interrupt Both Edges (GPIOIBE), offset 0x408               |     |
| Register 5:  | GPIO Interrupt Event (GPIOIEV), offset 0x40C                    | 153 |
| Register 6:  | GPIO Interrupt Mask (GPIOIM), offset 0x410                      |     |
| Register 7:  | GPIO Raw Interrupt Status (GPIORIS), offset 0x414               |     |
| Register 8:  | GPIO Masked Interrupt Status (GPIOMIS), offset 0x418            | 156 |
| Register 9:  | GPIO Interrupt Clear (GPIOICR), offset 0x41C                    |     |
| Register 10: | GPIO Alternate Function Select (GPIOAFSEL), offset 0x420        | 158 |
| Register 11: | GPIO 2-mA Drive Select (GPIODR2R), offset 0x500                 | 160 |
| Register 12: | GPIO 4-mA Drive Select (GPIODR4R), offset 0x504                 | 161 |
| Register 13: | GPIO 8-mA Drive Select (GPIODR8R), offset 0x508                 | 162 |
| Register 14: | GPIO Open Drain Select (GPIOODR), offset 0x50C                  | 163 |
| Register 15: | GPIO Pull-Up Select (GPIOPUR), offset 0x510                     | 164 |
| Register 16: | GPIO Pull-Down Select (GPIOPDR), offset 0x514                   | 165 |
| Register 17: | GPIO Slew Rate Control Select (GPIOSLR), offset 0x518           | 166 |
| Register 18: | GPIO Digital Enable (GPIODEN), offset 0x51C                     | 167 |
| Register 19: | GPIO Lock (GPIOLOCK), offset 0x520                              |     |
| Register 20: | GPIO Commit (GPIOCR), offset 0x524                              |     |
| Register 21: | GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0  |     |
| Register 22: | GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4  |     |
| Register 23: | GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8  |     |
| Register 24: | GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC  |     |
| Register 25: | GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0  |     |
| Register 26: | GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4  |     |
| Register 27: | GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8  |     |
| Register 28: | GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC  |     |
| Register 29: | GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0    |     |
| Register 30: | GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4    |     |
| Register 31: | GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8    |     |
| Register 32: | GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC    |     |
| General-Pur  | pose Timers   | 183 |
| Register 1:  | GPTM Configuration (GPTMCFG), offset 0x000                      |     |
| Register 2:  | GPTM TimerA Mode (GPTMTAMR), offset 0x004                       |     |
| Register 3:  | GPTM TimerB Mode (GPTMTBMR), offset 0x008                       |     |
| -            | GPTM Control (GPTMCTL), offset 0x00C                            |     |
| Register 5:  | GPTM Interrupt Mask (GPTMIMR), offset 0x018                     |     |
| Register 6:  | GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C               |     |
| Register 7:  | GPTM Masked Interrupt Status (GPTMMIS), offset 0x020            |     |
| Register 8:  | GPTM Interrupt Clear (GPTMICR), offset 0x024                    |     |
| Register 9:  | GPTM TimerA Interval Load (GPTMTAILR), offset 0x028             |     |
|              | GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C             |     |
| <b>.</b>     |   | -   |

| Register 11: | GPTM TimerA Match (GPTMTAMATCHR), offset 0x030                             | 211 |
|--------------|--|-----|
| Register 12: | GPTM TimerB Match (GPTMTBMATCHR), offset 0x034                             |     |
| Register 13: | GPTM TimerA Prescale (GPTMTAPR), offset 0x038                              |     |
| Register 14: | GPTM TimerB Prescale (GPTMTBPR), offset 0x03C                              |     |
| Register 15: | GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040                       |     |
| Register 16: | GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044                       |     |
| Register 17: |  |     |
| -            | GPTM TimerA (GPTMTAR), offset 0x048<br>GPTM TimerB (GPTMTBR), offset 0x04C |     |
| Register 18: |  |     |
| -            | ïmer   |     |
| Register 1:  | Watchdog Load (WDTLOAD), offset 0x000                                      |     |
| Register 2:  | Watchdog Value (WDTVALUE), offset 0x004                                    |     |
| Register 3:  | Watchdog Control (WDTCTL), offset 0x008                                    |     |
| Register 4:  | Watchdog Interrupt Clear (WDTICR), offset 0x00C                            |     |
| Register 5:  | Watchdog Raw Interrupt Status (WDTRIS), offset 0x010                       | 226 |
| Register 6:  | Watchdog Masked Interrupt Status (WDTMIS), offset 0x014                    | 227 |
| Register 7:  | Watchdog Test (WDTTEST), offset 0x418                                      | 228 |
| Register 8:  | Watchdog Lock (WDTLOCK), offset 0xC00                                      | 229 |
| Register 9:  | Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0          | 230 |
| Register 10: | Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4          | 231 |
| Register 11: | Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8          | 232 |
| Register 12: | Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC          |     |
| Register 13: | Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0          |     |
| Register 14: | Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4          |     |
| Register 15: | Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8          |     |
| Register 16: | Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC          |     |
| Register 17: | Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0            |     |
| Register 18: | Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4            |     |
| Register 19: | Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8            |     |
| Register 20: | Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC           |     |
| -            |  |     |
| -            | Digital Converter (ADC)  |     |
| Register 1:  | ADC Active Sample Sequencer (ADCACTSS), offset 0x000                       |     |
| Register 2:  | ADC Raw Interrupt Status (ADCRIS), offset 0x004                            |     |
| Register 3:  | ADC Interrupt Mask (ADCIM), offset 0x008                                   |     |
| Register 4:  | ADC Interrupt Status and Clear (ADCISC), offset 0x00C                      |     |
| Register 5:  | ADC Overflow Status (ADCOSTAT), offset 0x010                               |     |
| Register 6:  | ADC Event Multiplexer Select (ADCEMUX), offset 0x014                       |     |
| Register 7:  | ADC Underflow Status (ADCUSTAT), offset 0x018                              |     |
| Register 8:  | ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020                     |     |
| Register 9:  | ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028             |     |
| Register 10: | ADC Sample Averaging Control (ADCSAC), offset 0x030                        |     |
| Register 11: | ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040   |     |
| Register 12: | ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044                    |     |
| Register 13: | ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048               | 267 |
| Register 14: | ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068               |     |
| Register 15: | ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088               | 267 |
| Register 16: | ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8               | 267 |
| Register 17: | ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C              | 268 |
| Register 18: | ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C              | 268 |

| Register 19: | ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C            | 268 |
|--------------|--|-----|
| Register 20: | ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC            | 268 |
| Register 21: | ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060 | 269 |
| Register 22: | ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080 | 269 |
| Register 23: | ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064                  | 270 |
| Register 24: | ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084                  | 270 |
| Register 25: | ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0 | 272 |
| Register 26: | ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4                  |     |
| Register 27: | ADC Test Mode Loopback (ADCTMLB), offset 0x100                           | 274 |
| Universal As | synchronous Receivers/Transmitters (UARTs)                               | 275 |
| Register 1:  | UART Data (UARTDR), offset 0x000   |     |
| Register 2:  | UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004          |     |
| Register 3:  | UART Flag (UARTFR), offset 0x018   |     |
| Register 4:  | UART IrDA Low-Power Register (UARTILPR), offset 0x020                    |     |
| Register 5:  | UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024                  |     |
| Register 6:  | UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028               |     |
| Register 7:  | UART Line Control (UARTLCRH), offset 0x02C                               |     |
| Register 8:  | UART Control (UARTCTL), offset 0x030                                     |     |
| Register 9:  | UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034                |     |
| Register 10: | UART Interrupt Mask (UARTIM), offset 0x038                               |     |
| Register 11: | UART Raw Interrupt Status (UARTRIS), offset 0x03C                        |     |
| Register 12: | UART Masked Interrupt Status (UARTMIS), offset 0x040                     |     |
| Register 13: | UART Interrupt Clear (UARTICR), offset 0x044                             |     |
| Register 14: | UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0           |     |
| Register 15: | UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4           |     |
| Register 16: | UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8           |     |
| Register 17: | UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC           |     |
| Register 18: | UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0           |     |
| Register 19: | UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4           |     |
| Register 20: | UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8           |     |
| Register 21: | UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC           |     |
| Register 22: | UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0             |     |
| Register 23: | UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4             |     |
| Register 24: | UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8             |     |
|              | UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC             |     |
| •            | is Serial Interface (SSI)  |     |
| Register 1:  | SSI Control 0 (SSICR0), offset 0x000                                     |     |
| Register 1:  | SSI Control 1 (SSICR1), offset 0x004                                     |     |
| Register 3:  | SSI Data (SSIDR), offset 0x004   |     |
| Register 4:  | SSI Status (SSISR), offset 0x000   |     |
| Register 5:  | SSI Clock Prescale (SSICPSR), offset 0x010                               |     |
| Register 5:  | SSI Clock Flescale (SSICFSR), bliset 0x010                               |     |
| Register 7:  | SSI Raw Interrupt Status (SSIRIS), offset 0x014                          |     |
| -            | SSI Masked Interrupt Status (SSIMIS), offset 0x016                       |     |
| Register 8:  |  |     |
| Register 9:  | SSI Interrupt Clear (SSIICR), offset 0x020                               |     |
| Register 10: | SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0             |     |
| Register 11: | SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4             |     |
| Register 12: | SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8             | 543 |

| Register 13: | SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC   | 344 |
|--------------|--|-----|
| Register 14: | SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0   | 345 |
| Register 15: | SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4   | 346 |
| Register 16: | SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8   | 347 |
| Register 17: | SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC   | 348 |
| Register 18: | SSI PrimeCell Identification 0 (SSIPCelIID0), offset 0xFF0   | 349 |
| Register 19: | SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4   | 350 |
| Register 20: | SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8   | 351 |
| Register 21: | SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC   | 352 |
| Ethernet Co  | ontroller  | 353 |
| Register 1:  | Ethernet MAC Raw Interrupt Status (MACRIS), offset 0x000   |     |
| Register 2:  | Ethernet MAC Interrupt Acknowledge (MACIACK), offset 0x000   |     |
| Register 3:  | Ethernet MAC Interrupt Mask (MACIM), offset 0x004  |     |
| Register 4:  | Ethernet MAC Receive Control (MACRCTL), offset 0x008   |     |
| Register 5:  | Ethernet MAC Transmit Control (MACTCTL), offset 0x00C  |     |
| Register 6:  | Ethernet MAC Data (MACDATA), offset 0x010  |     |
| Register 7:  | Ethernet MAC Individual Address 0 (MACIA0), offset 0x014   |     |
| Register 8:  | Ethernet MAC Individual Address 1 (MACIA1), offset 0x018   |     |
| Register 9:  | Ethernet MAC Threshold (MACTHR), offset 0x01C  |     |
| Register 10: | Ethernet MAC Management Control (MACMCTL), offset 0x020  |     |
| Register 11: | Ethernet MAC Management Divider (MACMDV), offset 0x024   |     |
| Register 12: | Ethernet MAC Management Transmit Data (MACMTXD), offset 0x02C  |     |
| Register 13: | Ethernet MAC Management Receive Data (MACMRXD), offset 0x030   |     |
| Register 14: | Ethernet MAC Number of Packets (MACNP), offset 0x034   |     |
| Register 15: | Ethernet MAC Transmission Request (MACTR), offset 0x038  |     |
| Register 16: | Ethernet PHY Management Register 0 – Control (MR0), address 0x00   |     |
| Register 17: | Ethernet PHY Management Register 1 – Status (MR1), address 0x01  |     |
| Register 18: | Ethernet PHY Management Register 2 – PHY Identifier 1 (MR2), address 0x02                                |     |
| Register 19: | Ethernet PHY Management Register 3 – PHY Identifier 2 (MR3), address 0x03                                |     |
| Register 20: | Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement (MR4), address 0x04                  | 385 |
| Register 21: | Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability (MR5), address 0x05 | 387 |
| Register 22: | Ethernet PHY Management Register 6 – Auto-Negotiation Expansion (MR6), address                           | 001 |
|              | 0x06   | 388 |
| Register 23: | Ethernet PHY Management Register 16 – Vendor-Specific (MR16), address 0x10                               |     |
| Register 24: | Ethernet PHY Management Register 17 – Interrupt Control/Status (MR17), address 0x11                      |     |
| Register 25: | Ethernet PHY Management Register 18 – Diagnostic (MR18), address 0x12                                    |     |
| Register 26: | Ethernet PHY Management Register 19 – Transceiver Control (MR19), address 0x13                           |     |
| Register 27: | Ethernet PHY Management Register 23 – LED Configuration (MR23), address 0x17                             |     |
| Register 28: | Ethernet PHY Management Register 24 –MDI/MDIX Control (MR24), address 0x18                               |     |
| -            | nparators  |     |
| Register 1:  | Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00   |     |
| Register 2:  | Analog Comparator Nasked Interrupt Status (ACRIS), offset 0x00   |     |
| Register 3:  | Analog Comparator Interrupt Enable (ACINTEN), offset 0x04  |     |
| Register 3:  | Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10                                      |     |
| Register 5:  | Analog Comparator Status 0 (ACSTAT0), offset 0x20  |     |
| register 0.  | Analog comparator clatus o (Aco Arto), onset 0x20  | -00 |

| Register 6: | Analog Comparator Status 1 (ACSTAT1), offset 0x40 | 406 |
|-------------|---|-----|
| Register 7: | Analog Comparator Control 0 (ACCTL0), offset 0x24 | 407 |
| Register 8: | Analog Comparator Control 1 (ACCTL1), offset 0x44 | 407 |

# **Revision History**

The revision history table notes changes made between the indicated revisions of the LM3S6422 data sheet.

| Date       | Revision | Description  |
|------------|----------|--|
| March 2008 | 2550     | Started tracking revision history.   |
| April 2008 | 2881     | <ul> <li>The O<sub>JA</sub> value was changed from 55.3 to 34 in the "Thermal Characteristics" table in the Operating<br/>Characteristics chapter.</li> </ul>  |
|            |          | <ul> <li>Bit 31 of the DC3 register was incorrectly described in prior versions of the datasheet. A reset of 1 indicates that an even CCP pin is present and can be used as a 32-KHz input clock.</li> </ul>   |
|            |          | <ul> <li>Values for I<sub>DD_HIBERNATE</sub> were added to the "Detailed Power Specifications" table in the "Electrical<br/>Characteristics" chapter.</li> </ul>   |
|            |          | The "Hibernation Module DC Electricals" table was added to the "Electrical Characteristics" chapter.   |
|            |          | <ul> <li>The maximum value on Core supply voltage (V<sub>DD25</sub>) in the "Maximum Ratings" table in the "Electrical<br/>Characteristics" chapter was changed from 4 to 3.</li> </ul>  |
|            |          | <ul> <li>The operational frequency of the internal 30-kHz oscillator clock source is 30 kHz ± 50% (prior datasheets incorrectly noted it as 30 kHz ± 30%).</li> </ul>  |
|            |          | <ul> <li>A value of 0x3 in bits 5:4 of the MISC register (OSCSRC) indicates the 30-KHz internal oscillator is the<br/>input source for the oscillator. Prior datasheets incorrectly noted 0x3 as a reserved value.</li> </ul>  |
|            |          | <ul> <li>The reset for bits 6:4 of the RCC2 register (OSCSRC2) is 0x1 (IOSC). Prior datasheets incorrectly noted<br/>the reset was 0x0 (MOSC).</li> </ul>  |
|            |          | A note on high-current applications was added to the GPIO chapter:   |
|            |          | For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the VOL value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package. |
|            |          | A note on Schmitt inputs was added to the GPIO chapter:  |
|            |          | Pins configured as digital inputs are Schmitt-triggered.   |
|            |          | The Buffer type on the WAKE pin changed from OD to - in the Signal Tables.   |
|            |          | The "Differential Sampling Range" figures in the ADC chapter were clarified.   |
|            |          | The last revision of the datasheet (revision 2550) introduced two errors that have now been corrected:   |
|            |          | <ul> <li>The LQFP pin diagrams and pin tables were missing the comparator positive and negative input<br/>pins.</li> </ul>   |
|            |          | <ul> <li>The base address was listed incorrectly in the FMPRE0 and FMPPE0 register bit diagrams.</li> </ul>  |
|            |          | <ul> <li>Additional minor datasheet clarifications and corrections.</li> </ul>   |

| Date        | Revision | Description  |
|-------------|----------|--|
| May 2008    | 2972     | <ul> <li>The 108-Ball BGA pin diagram and pin tables had an error. The following signals were erroneously indicated as available and have now been changed to a No Connect (NC):</li> </ul>  |
|             |          | – Ball C1: Changed ℙE7 to NC   |
|             |          | <ul> <li>Ball C2: Changed PE6 to NC</li> </ul>   |
|             |          | <ul> <li>As noted in the PCN, three of the nine Ethernet LED configuration options are no longer supported: TX<br/>Activity (0x2), RX Activity (0x3), and Collision (0x4). These values for the LED0 and LED1 bit fields in<br/>the MR23 register are now marked as reserved.</li> </ul> |
|             |          | <ul> <li>As noted in the PCN, the option to provide VDD25 power from external sources was removed. Use the<br/>LDO output as the source of VDD25 input.</li> </ul>   |
|             |          | <ul> <li>As noted in the PCN, pin 41 (ball K3 on the BGA package) was renamed from GNDPHY to ERBIAS. A 12.4-kΩ resistor should be connected between ERBIAS and ground to accommodate future device revisions (see "Functional Description" on page 354).</li> </ul>                      |
|             |          | <ul> <li>Additional minor datasheet clarifications and corrections.</li> </ul>   |
| July 2008   | 3108     | <ul> <li>Corrected resistor value in ERBIAS signal description.</li> </ul>   |
|             |          | <ul> <li>Additional minor datasheet clarifications and corrections.</li> </ul>   |
| August 2008 | 3447     | <ul> <li>Added note on clearing interrupts to Interrupts chapter.</li> </ul>   |
|             |          | <ul> <li>Added Power Architecture diagram to System Control chapter.</li> </ul>  |
|             |          | <ul> <li>Additional minor datasheet clarifications and corrections.</li> </ul>   |

# **About This Document**

This data sheet provides reference information for the LM3S6422 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex<sup>™</sup>-M3 core.

#### Audience

This manual is intended for system software developers, hardware designers, and application developers.

### **About This Manual**

This document is organized into sections that correspond to each major feature.

#### **Related Documents**

The following documents are referenced by the data sheet, and available on the documentation CD or from the Luminary Micro web site at www.luminarymicro.com:

- ARM® Cortex™-M3 Technical Reference Manual
- ARM® CoreSight Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual
- Stellaris<sup>®</sup> Peripheral Driver Library User's Guide
- Stellaris<sup>®</sup> ROM User's Guide

The following related documents are also referenced:

IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the Luminary Micro web site for additional documentation, including application notes and white papers.

### **Documentation Conventions**

This document uses the conventions shown in Table 2 on page 20.

#### **Table 2. Documentation Conventions**

| Notation              | Meaning   |
|-----------------------|---|
| General Register Nota | ation   |
| REGISTER              | APB registers are indicated in uppercase bold. For example, <b>PBORCTL</b> is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, <b>SRCRn</b> represents any (or all) of the three Software Reset Control registers: <b>SRCR0, SRCR1</b> , and <b>SRCR2</b> . |
| bit                   | A single bit in a register.   |
| bit field             | Two or more consecutive and related bits.   |
| offset 0x <i>nnn</i>  | A hexadecimal increment to a register's address, relative to that module's base address as specified in "Memory Map" on page 41.  |

| Notation                          | Meaning   |
|-----------------------------------|---|
| Register N                        | Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.  |
| reserved                          | Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set to 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| уу:хх                             | The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.   |
| Register Bit/Field<br>Types       | This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.  |
| RC                                | Software can read this field. The bit or field is cleared by hardware after reading the bit/field.  |
| RO                                | Software can read this field. Always write the chip reset value.  |
| R/W                               | Software can read or write this field.  |
| R/W1C                             | Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.  |
|                                   | This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.   |
| R/W1S                             | Software can read or write a 1 to this field. A write of a 0 to a R/W1S bit does not affect the bit value in the register.  |
| W1C                               | Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.   |
|                                   | This register is typically used to clear the corresponding bit in an interrupt register.  |
| WO                                | Only a write by software is valid; a read of the register returns no meaningful data.   |
| Register Bit/Field<br>Reset Value | This value in the register bit diagram shows the bit/field value after any reset, unless noted.   |
| 0                                 | Bit cleared to 0 on chip reset.   |
| 1                                 | Bit set to 1 on chip reset.   |
| -                                 | Nondeterministic.   |
| Pin/Signal Notation               |   |
| []                                | Pin alternate function; a pin defaults to the signal without the brackets.  |
| pin                               | Refers to the physical connection on the package.   |
| signal                            | Refers to the electrical signal encoding of a pin.  |
| assert a signal                   | Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).           |
| deassert a signal                 | Change the value of the signal from the logically True state to the logically False state.  |
| SIGNAL                            | Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.  |
| SIGNAL                            | Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.   |
| Numbers                           | ·   |
| Х                                 | An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.   |

| Notation | Meaning   |
|----------|---|
| 0x       | Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF.  |
|          | All other numbers within register tables are assumed to be binary. Within conceptual information, binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix. |

# **1** Architectural Overview

The Luminary Micro Stellaris<sup>®</sup> family of microcontrollers—the first ARM® Cortex<sup>™</sup>-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The Stellaris<sup>®</sup> family offers efficient performance and extensive integration, favorably positioning the device into cost-conscious applications requiring significant control-processing and connectivity capabilities. The Stellaris<sup>®</sup> LM3S6000 series combines both a 10/100 Ethernet Media Access Control (MAC) and Physical (PHY) layer, marking the first time that integrated connectivity is available with an ARM Cortex-M3 MCU and the only integrated 10/100 Ethernet MAC and PHY available in an ARM architecture MCU.

The LM3S6422 microcontroller is targeted for industrial applications, including remote monitoring, electronic point-of-sale machines, test and measurement equipment, network appliances and switches, factory automation, HVAC and building control, gaming equipment, motion control, medical instrumentation, and fire and security.

In addition, the LM3S6422 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S6422 microcontroller is code-compatible to all members of the extensive Stellaris<sup>®</sup> family; providing flexibility to fit our customers' precise needs.

Luminary Micro offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network. See "Ordering and Contact Information" on page 472 for ordering information for Stellaris<sup>®</sup> family devices.

### 1.1 **Product Features**

The LM3S6422 microcontroller includes the following product features:

- 32-Bit RISC Performance
  - 32-bit ARM® Cortex<sup>™</sup>-M3 v7M architecture optimized for small-footprint embedded applications
  - System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
  - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
  - 25-MHz operation
  - Hardware-division and single-cycle-multiplication
  - Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
  - 25 interrupts with eight priority levels

- Memory protection unit (MPU), providing a privileged mode for protected operating system functionality
- Unaligned data access, enabling data to be efficiently packed into memory
- Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
- Internal Memory
  - 96 KB single-cycle flash
    - User-managed flash block protection on a 2-KB block basis
    - User-managed flash data programming
    - User-defined and managed flash-protection block
  - 32 KB single-cycle SRAM
- General-Purpose Timers
  - Three General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers. Each GPTM can be configured to operate independently:
    - As a single 32-bit timer
    - As one 32-bit Real-Time Clock (RTC) to event capture
    - For Pulse Width Modulation (PWM)
    - To trigger analog-to-digital conversions
  - 32-bit Timer modes
    - Programmable one-shot timer
    - Programmable periodic timer
    - Real-Time Clock when using an external 32.768-KHz clock as the input
    - User-enabled stalling in periodic and one-shot mode when the controller asserts the CPU Halt flag during debug
    - ADC event trigger
  - 16-bit Timer modes
    - General-purpose timer function with an 8-bit prescaler
    - Programmable one-shot timer
    - Programmable periodic timer
    - User-enabled stalling when the controller asserts CPU Halt flag during debug
    - ADC event trigger

- 16-bit Input Capture modes
  - Input edge count capture
  - Input edge time capture
- 16-bit PWM mode
  - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
  - 32-bit down counter with a programmable load register
  - Separate watchdog clock with an enable
  - Programmable interrupt generation logic with interrupt masking
  - Lock register protection from runaway software
  - Reset generation logic with an enable/disable
  - User-enabled stalling when the controller asserts the CPU Halt flag during debug
- 10/100 Ethernet Controller
  - Conforms to the IEEE 802.3-2002 Specification
  - Full- and half-duplex for both 100 Mbps and 10 Mbps operation
  - Integrated 10/100 Mbps Transceiver (PHY)
  - Automatic MDI/MDI-X cross-over correction
  - Programmable MAC address
  - Power-saving and power-down modes
- Synchronous Serial Interface (SSI)
  - Master or slave operation
  - Programmable clock bit rate and prescale
  - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
  - Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
  - Programmable data frame size from 4 to 16 bits
  - Internal loopback test mode for diagnostic/debug testing
- UART
  - Fully programmable 16C550-type UART with IrDA support

- Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable baud-rate generator allowing speeds up to 1.5625 Mbps
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- False-start-bit detection
- Line-break generation and detection
- ADC
  - Single- and differential-input configurations
  - Two 10-bit channels (inputs) when used as single-ended inputs
  - Sample rate of 250 thousand samples/second
  - Flexible, configurable analog-to-digital conversion
  - Four programmable sample conversion sequences from one to eight entries long, with corresponding conversion result FIFOs
  - Each sequence triggered by software or internal event (timers, analog comparators, or GPIO)
  - On-chip temperature sensor
- Analog Comparators
  - Two independent integrated analog comparators
  - Configurable for output to: drive an output pin, generate an interrupt, or initiate an ADC sample sequence
  - Compare external pin input to external pin input or to internal programmable voltage reference
- GPIOs
  - 12-34 GPIOs, depending on configuration
  - 5-V-tolerant input/outputs
  - Programmable interrupt generation as either edge-triggered or level-sensitive
  - Low interrupt latency; as low as 6 cycles and never more than 12 cycles
  - Bit masking in both read and write operations through address lines
  - Can initiate an ADC sample sequence
  - Pins configured as digital inputs are Schmitt-triggered.

- Programmable control for GPIO pad configuration:
  - Weak pull-up or pull-down resistors
  - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can be configured with an 18-mA pad drive for high-current applications
  - Slew rate control for the 8-mA drive
  - Open drain enables
  - · Digital input enables
- Power
  - On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
  - Low-power options on controller: Sleep and Deep-sleep modes
  - Low-power options for peripherals: software controls shutdown of individual peripherals
  - User-enabled LDO unregulated voltage detection and automatic reset
  - 3.3-V supply brown-out detection and reporting via interrupt or reset
- Flexible Reset Sources
  - Power-on reset (POR)
  - Reset pin assertion
  - Brown-out (BOR) detector alerts to system power drops
  - Software reset
  - Watchdog timer reset
  - Internal low drop-out (LDO) regulator output goes unregulated
- Additional Features
  - Six reset sources
  - Programmable clock source control
  - Clock gating to individual peripherals for power savings
  - IEEE 1149.1-1990 compliant Test Access Port (TAP) controller
  - Debug access via JTAG and Serial Wire interfaces
  - Full JTAG boundary scan
- Industrial and extended temperature 100-pin RoHS-compliant LQFP package
- Industrial-range 108-ball RoHS-compliant BGA package

### **1.2 Target Applications**

- Remote monitoring
- Electronic point-of-sale (POS) machines
- Test and measurement equipment
- Network appliances and switches
- Factory automation
- HVAC and building control
- Gaming equipment
- Motion control
- Medical instrumentation
- Fire and security
- Power and energy
- Transportation

### 1.3 High-Level Block Diagram

Figure 1-1 on page 29 represents the full set of features in the Stellaris<sup>®</sup> 6000 series of devices; not all features may be available on the LM3S6422 microcontroller.




Figure 1-1. Stellaris<sup>®</sup> 6000 Series High-Level Block Diagram

### 1.4 Functional Overview

The following sections provide an overview of the features of the LM3S6422 microcontroller. The page number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 472.

#### 1.4.1 ARM Cortex<sup>™</sup>-M3

#### 1.4.1.1 Processor Core (see page 35)

All members of the Stellaris<sup>®</sup> product family, including the LM3S6422 microcontroller, are designed around an ARM Cortex<sup>™</sup>-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

"ARM Cortex-M3 Processor Core" on page 35 provides an overview of the ARM core; the core is detailed in the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual*.

#### 1.4.1.2 System Timer (SysTick) (see page 38)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

#### 1.4.1.3 Nested Vectored Interrupt Controller (NVIC) (see page 43)

The LM3S6422 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM® Cortex<sup>™</sup>-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 25 interrupts.

"Interrupts" on page 43 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual*.

#### 1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S6422 controller features Pulse Width Modulation (PWM) outputs.

#### 1.4.2.1 PWM

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control. On the LM3S6422, PWM motion control functionality can be achieved through:

The motion control features of the general-purpose timers using the CCP pins

#### CCP Pins (see page 189)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

#### 1.4.3 Analog Peripherals

To handle analog signals, the LM3S6422 microcontroller offers an Analog-to-Digital Converter (ADC).

For support of analog signals, the LM3S6422 microcontroller offers two analog comparators.

#### 1.4.3.1 ADC (see page 242)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number.

The LM3S6422 ADC module features 10-bit conversion resolution and supports two input channels, plus an internal temperature sensor. Four buffered sample sequences allow rapid sampling of up to eight analog input sources without controller intervention. Each sample sequence provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequence priority.

#### 1.4.3.2 Analog Comparators (see page 397)

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S6422 microcontroller provides two independent integrated analog comparators that can be configured to drive an output or generate an interrupt or ADC event.

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts or triggers to the ADC to cause it to start capturing a sample sequence. The interrupt generation and ADC triggering logic is separate. This means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

#### 1.4.4 Serial Communications Peripherals

The LM3S6422 controller supports both asynchronous and synchronous serial communications with:

- One fully programmable 16C550-type UART
- One SSI module
- Ethernet controller

### 1.4.4.1 UART (see page 275)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S6422 controller includes one fully programmable 16C550-type UARTthat supports data transfer speeds up to 1.5625 Mbps. (Although similar in functionality to a 16C550 UART, it is not register-compatible.) In addition, each UART is capable of supporting IrDA.

Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

#### 1.4.4.2 SSI (see page 316)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface.

The LM3S6422 controller includes one SSI module that provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

#### 1.4.4.3 Ethernet Controller (see page 353)

Ethernet is a frame-based computer networking technology for local area networks (LANs). Ethernet has been standardized as IEEE 802.3. It defines a number of wiring and signaling standards for the physical layer, two means of network access at the Media Access Control (MAC)/Data Link Layer, and a common addressing format.

The Stellaris® Ethernet Controller consists of a fully integrated media access controller (MAC) and network physical (PHY) interface device. The Ethernet Controller conforms to IEEE 802.3 specifications and fully supports 10BASE-T and 100BASE-TX standards. In addition, the Ethernet Controller supports automatic MDI/MDI-X cross-over correction.

#### 1.4.5 System Peripherals

#### 1.4.5.1 **Programmable GPIOs** (see page 141)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris<sup>®</sup> GPIO module is comprised of seven physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 12-34 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 411 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines. Pins configured as digital inputs are Schmitt-triggered.

#### 1.4.5.2 Three Programmable Timers (see page 183)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris<sup>®</sup> General-Purpose Timer Module (GPTM) contains three GPTM blocks. Each GPTM block provides two 16-bit timers/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions.

When configured in 32-bit mode, a timer can run as a Real-Time Clock (RTC), one-shot timer or periodic timer. When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

#### 1.4.5.3 Watchdog Timer (see page 219)

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris<sup>®</sup> Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

#### 1.4.6 Memory Peripherals

The LM3S6422 controller offers both single-cycle SRAM and single-cycle Flash memory.

#### 1.4.6.1 SRAM (see page 117)

The LM3S6422 static random access memory (SRAM) controller supports 32 KB SRAM. The internal SRAM of the Stellaris<sup>®</sup> devices is located at offset 0x0000.0000 of the device memory map. To reduce the number of time-consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

#### 1.4.6.2 Flash (see page 118)

The LM3S6422 Flash controller supports 96 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

### 1.4.7 Additional Features

#### 1.4.7.1 Memory Map (see page 41)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S6422 controller can be found in "Memory Map" on page 41. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The *ARM*® *Cortex*™-*M*3 *Technical Reference Manual* provides further information on the memory map.

#### 1.4.7.2 JTAG TAP Controller (see page 46)

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is composed of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.

#### 1.4.7.3 System Control and Clocks (see page 57)

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

#### 1.4.8 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 409
- Signal Tables" on page 411
- "Operating Characteristics" on page 435
- "Electrical Characteristics" on page 436
- "Package Information" on page 449

# 2 ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:


- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7<sup>™</sup> processor family for better performance and power efficiency.
- Full-featured debug solution with a:
  - Serial Wire JTAG Debug Port (SWJ-DP)
  - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
  - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
  - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
  - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer
- Optimized for single-cycle flash usage
- Three sleep modes with clock gating for low power
- Single-cycle multiply instruction and hardware divide
- Atomic operations
- ARM Thumb2 mixed 16-/32-bit instruction set
- 1.25 DMIPS/MHz

The Stellaris<sup>®</sup> family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motors.

For more information on the ARM Cortex-M3 processor core, see the ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual. For information on SWJ-DP, see the ARM® CoreSight Technical Reference Manual.

#### 2.1 Block Diagram

Figure 2-1. CPU Block Diagram



### 2.2 Functional Description

Important: The ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris<sup>®</sup> implementation.

Luminary Micro has implemented the ARM Cortex-M3 core as shown in Figure 2-1 on page 36. As noted in the *ARM*® *Cortex*<sup>™</sup>-*M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

#### 2.2.1 Serial Wire and JTAG Debug

Luminary Micro has replaced the ARM SW-DP and JTAG-DP with the ARM CoreSight<sup>™</sup>-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. This means Chapter 12, "Debug Port," of the *ARM*® *Cortex<sup>™</sup>-M3 Technical Reference Manual* does not apply to Stellaris<sup>®</sup> devices.

Preliminary


The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *CoreSight™ Design Kit Technical Reference Manual* for details on SWJ-DP.

# 2.2.2 Embedded Trace Macrocell (ETM)

ETM was not implemented in the Stellaris<sup>®</sup> devices. This means Chapters 15 and 16 of the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual* can be ignored.

# 2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. The Stellaris<sup>®</sup> devices have implemented TPIU as shown in Figure 2-2 on page 37. This is similar to the non-ETM version described in the *ARM*® *Cortex*<sup>™</sup>-*M3 Technical Reference Manual*, however, SWJ-DP only provides SWV output for the TPIU.





# 2.2.4 ROM Table

The default ROM table was implemented as described in the *ARM*<sup>®</sup> *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual*.

# 2.2.5 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) is included on the LM3S6422 controller and supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

# 2.2.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC):

Facilitates low-latency exception and interrupt handling

- Controls power management
- Implements system control registers

The NVIC supports up to 240 dynamically reprioritizable interrupts each with up to 256 levels of priority. The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts. The NVIC maintains knowledge of the stacked (nested) interrupts to enable tail-chaining of interrupts.

You can only fully access the NVIC from privileged mode, but you can pend interrupts in user-mode if you enable the Configuration Control Register (see the ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual). Any other user-mode access causes a bus fault.

All NVIC registers are accessible using byte, halfword, and word unless otherwise stated.

#### 2.2.6.1 Interrupts

The *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual* describes the maximum number of interrupts and interrupt priorities. The LM3S6422 microcontroller supports 25 interrupts with eight priority levels.

#### 2.2.6.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

#### Functional Description

The timer consists of three registers:

- A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- The reload value for the counter, used to provide the counter's wrap value.
- The current value of the counter.

A fourth register, the SysTick Calibration Value Register, is not implemented in the Stellaris<sup>®</sup> devices.

When enabled, the timer counts down from the reload value to zero, reloads (wraps) to the value in the SysTick Reload Value register on the next clock edge, then decrements on subsequent clocks. Writing a value of zero to the Reload Value register disables the counter on the next wrap. When the counter reaches zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

Writing to the Current Value register clears the register and the COUNTFLAG status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

If the core is in debug state (halted), the counter will not decrement. The timer is clocked with respect to a reference clock. The reference clock can be the core clock or an external clock source.

#### SysTick Control and Status Register

Use the SysTick Control and Status Register to enable the SysTick features. The reset is 0x0000.0000.

| <b>Bit/Field</b> | Name      | Туре | Reset | Description   |
|------------------|-----------|------|-------|---|
| 31:17            | reserved  | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.   |
| 16               | COUNTFLAG | R/W  | 0     | Count Flag  |
|                  |           |      |       | Returns 1 if timer counted to 0 since last time this was read. Clears on read by application. If read by the debugger using the DAP, this bit is cleared on read-only if the MasterType bit in the AHB-AP Control Register is set to 0. Otherwise, the COUNTFLAG bit is not changed by the debugger read. |
| 15:3             | reserved  | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.   |
| 2                | CLKSOURCE | R/W  | 0     | Clock Source  |
|                  |           |      |       | Value Description   |
|                  |           |      |       | 0 External reference clock. (Not implemented for Stellaris microcontrollers.)   |
|                  |           |      |       | 1 Core clock  |
|                  |           |      |       | If no reference clock is provided, it is held at 1 and so gives the same time as the core clock. The core clock must be at least 2.5 times faster than the reference clock. If it is not, the count values are unpredictable.   |
| 1                | TICKINT   | R/W  | 0     | Tick Interrupt  |
|                  |           |      |       | Value Description   |
|                  |           |      |       | 0 Counting down to 0 does not generate the interrupt request to the NVIC.<br>Software can use the COUNTFLAG to determine if ever counted to 0.  |
|                  |           |      |       | 1 Counting down to 0 pends the SysTick handler.   |
| 0                | ENABLE    | R/W  | 0     | Enable  |
|                  |           |      |       | Value Description   |
|                  |           |      |       | 0 Counter disabled.   |
|                  |           |      |       | 1 Counter operates in a multi-shot way. That is, counter loads with the Reload value and then begins counting down. On reaching 0, it sets the COUNTFLAG to 1 and optionally pends the SysTick handler, based on TICKINT. It then loads the Reload value again, and begins counting.                      |

#### SysTick Reload Value Register

Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 1 and 0x00FF.FFFF. A start value

of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0.

Therefore, as a multi-shot timer, repeated over and over, it fires every N+1 clock pulse, where N is any value from 1 to 0x00FF.FFFF. So, if the tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD. If a new value is written on each tick interrupt, so treated as single shot, then the actual count down must be written. For example, if a tick is next required after 400 clock pulses, 400 must be written into the RELOAD.

| <b>Bit/Field</b> | Name     | Туре | Reset | Description   |
|------------------|----------|------|-------|---|
| 31:24            | reserved | RO   |       | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 23:0             | RELOAD   | W1C  |       | Reload<br>Value to load into the SysTick Current Value Register when the counter reaches 0.   |

#### SysTick Current Value Register

Use the SysTick Current Value Register to find the current value in the register.

| <b>Bit/Field</b> | Name     | Туре | Reset | Description   |
|------------------|----------|------|-------|---|
| 31:24            | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 23:0             | CURRENT  | W1C  | -     | Current Value   |
|                  |          |      |       | Current value at the time the register is accessed. No read-modify-write protection is provided, so change with care.   |
|                  |          |      |       | This register is write-clear. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register.         |

#### SysTick Calibration Value Register

The SysTick Calibration Value register is not implemented.

# 3 Memory Map

The memory map for the LM3S6422 controller is provided in Table 3-1 on page 41.

In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the *ARM*® *Cortex*™*-M3 Technical Reference Manual*.

Table 3-1. Memory Map<sup>a</sup>

| Start            | End         | Description                                       | For details on registers, see page |
|------------------|-------------|---|------------------------------------|
| Memory           |             |   |                                    |
| 0x0000.0000      | 0x0001.7FFF | On-chip flash <sup>b</sup>                        | 121                                |
| 0x0001.8000      | 0x1FFF.FFFF | Reserved  | -                                  |
| 0x2000.0000      | 0x2000.7FFF | Bit-banded on-chip SRAM <sup>c</sup>              | 121                                |
| 0x2000.8000      | 0x21FF.FFFF | Reserved  | -                                  |
| 0x2200.0000      | 0x220F.FFFF | Bit-band alias of 0x2000.0000 through 0x200F.FFFF | 117                                |
| 0x2210.0000      | 0x3FFF.FFFF | Reserved  | -                                  |
| FiRM Peripherals |             |   |                                    |
| 0x4000.0000      | 0x4000.0FFF | Watchdog timer                                    | 221                                |
| 0x4000.1000      | 0x4000.3FFF | Reserved  | -                                  |
| 0x4000.4000      | 0x4000.4FFF | GPIO Port A                                       | 148                                |
| 0x4000.5000      | 0x4000.5FFF | GPIO Port B                                       | 148                                |
| 0x4000.6000      | 0x4000.6FFF | GPIO Port C                                       | 148                                |
| 0x4000.7000      | 0x4000.7FFF | GPIO Port D                                       | 148                                |
| 0x4000.8000      | 0x4000.8FFF | SSIO  | 327                                |
| 0x4000.9000      | 0x4000.BFFF | Reserved  | -                                  |
| 0x4000.C000      | 0x4000.CFFF | UART0   | 282                                |
| 0x4000.D000      | 0x4001.FFFF | Reserved  | -                                  |
| Peripherals      |             |   | I                                  |
| 0x4002.0000      | 0x4002.3FFF | Reserved  | -                                  |
| 0x4002.4000      | 0x4002.4FFF | GPIO Port E                                       | 148                                |
| 0x4002.5000      | 0x4002.5FFF | GPIO Port F                                       | 148                                |
| 0x4002.6000      | 0x4002.6FFF | GPIO Port G                                       | 148                                |
| 0x4002.7000      | 0x4002.FFFF | Reserved  | -                                  |
| 0x4003.0000      | 0x4003.0FFF | Timer0  | 194                                |
| 0x4003.1000      | 0x4003.1FFF | Timer1  | 194                                |
| 0x4003.2000      | 0x4003.2FFF | Timer2  | 194                                |
| 0x4003.3000      | 0x4003.7FFF | Reserved  | -                                  |
| 0x4003.8000      | 0x4003.8FFF | ADC   | 249                                |
| 0x4003.9000      | 0x4003.BFFF | Reserved  | -                                  |
| 0x4003.C000      | 0x4003.CFFF | Analog Comparators                                | 397                                |
| 0x4003.D000      | 0x4004.7FFF | Reserved  | -                                  |
| 0x4004.8000      | 0x4004.8FFF | Ethernet Controller                               | 361                                |

| Start                 | End         | Description   | For details on registers, see page                     |
|-----------------------|-------------|---|--|
| 0x4004.9000           | 0x400F.CFFF | Reserved  | -  |
| 0x400F.D000           | 0x400F.DFFF | Flash control                                       | 121  |
| 0x400F.E000           | 0x400F.EFFF | System control                                      | 67   |
| 0x400F.F000           | 0x41FF.FFFF | Reserved  | -  |
| 0x4200.0000           | 0x43FF.FFFF | Bit-banded alias of 0x4000.0000 through 0x400F.FFFF | -  |
| 0x4400.0000           | 0xDFFF.FFFF | Reserved  | -  |
| Private Peripheral Bu | JS          |   |  |
| 0xE000.0000           | 0xE000.0FFF | Instrumentation Trace Macrocell (ITM)               | ARM®<br>Cortex™-M3<br>Technical<br>Reference<br>Manual |
| 0xE000.1000           | 0xE000.1FFF | Data Watchpoint and Trace (DWT)                     | ARM®<br>Cortex™-M3<br>Technical<br>Reference<br>Manual |
| 0xE000.2000           | 0xE000.2FFF | Flash Patch and Breakpoint (FPB)                    | ARM®<br>Cortex™-M3<br>Technical<br>Reference<br>Manual |
| 0xE000.3000           | 0xE000.DFFF | Reserved  | -  |
| 0xE000.E000           | 0xE000.EFFF | Nested Vectored Interrupt Controller (NVIC)         | ARM®<br>Cortex™-M3<br>Technical<br>Reference<br>Manual |
| 0xE000.F000           | 0xE003.FFFF | Reserved  | -  |
| 0xE004.0000           | 0xE004.0FFF | Trace Port Interface Unit (TPIU)                    | ARM®<br>Cortex™-M3<br>Technical<br>Reference<br>Manual |
| 0xE004.1000           | 0xFFFF.FFFF | Reserved  | -  |

a. All reserved space returns a bus fault when read or written.

b. The unavailable flash will bus fault throughout this range.

c. The unavailable SRAM will bus fault throughout this range.

# 4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 on page 43 lists all exception types. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 25 interrupts (listed in Table 4-2 on page 44).

Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. You also can group priorities by splitting priority levels into pre-emption priorities and subpriorities. All of the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

Internally, the highest user-settable priority (0) is treated as fourth priority, after a Reset, NMI, and a Hard Fault. Note that 0 is the default priority for all the settable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

Important: It may take several processor cycles after a write to clear an interrupt source in order for NVIC to see the interrupt source de-assert. This means if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer).

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual* for more information on exceptions and interrupts.

| Exception Type                  | Vector<br>Number | <b>Priority</b> <sup>a</sup> | Description  |
|---------------------------------|------------------|------------------------------|--|
| -                               | 0                | -                            | Stack top is loaded from first entry of vector table on reset.   |
| Reset                           | 1                | -3 (highest)                 | Invoked on power up and warm reset. On first instruction, drops to lowest priority (and then is called the base level of activation). This is asynchronous.                        |
| Non-Maskable<br>Interrupt (NMI) | 2                | -2                           | Cannot be stopped or preempted by any exception but reset. This is asynchronous.<br>An NMI is only producible by software, using the NVIC <b>Interrupt Control State</b> register. |
| Hard Fault                      | 3                | -1                           | All classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This is synchronous.                                     |
| Memory Management               | 4                | settable                     | MPU mismatch, including access violation and no match. This is synchronous.  |
|                                 |                  |                              | The priority of this exception can be changed.   |

#### Table 4-1. Exception Types

| Exception Type | Vector<br>Number | Priority <sup>a</sup> | Description  |
|----------------|------------------|-----------------------|--|
| Bus Fault      | 5                | settable              | Pre-fetch fault, memory access fault, and other address/memory related faults. This is synchronous when precise and asynchronous when imprecise.                                       |
|                |                  |                       | You can enable or disable this fault.  |
| Usage Fault    | 6                | settable              | Usage fault, such as undefined instruction executed or illegal state transition attempt. This is synchronous.  |
| -              | 7-10             | -                     | Reserved.  |
| SVCall         | 11               | settable              | System service call with SVC instruction. This is synchronous.   |
| Debug Monitor  | 12               | settable              | Debug monitor (when not halting). This is synchronous, but only active when enabled. It does not activate if lower priority than the current activation.                               |
| -              | 13               | -                     | Reserved.  |
| PendSV         | 14               | settable              | Pendable request for system service. This is asynchronous and only pended by software.   |
| SysTick        | 15               | settable              | System tick timer has fired. This is asynchronous.   |
| Interrupts     | 16 and<br>above  | settable              | Asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These are all asynchronous. Table 4-2 on page 44 lists the interrupts on the LM3S6422 controller. |

a. 0 is the default priority for all the settable priorities.

#### Table 4-2. Interrupts

| Vector Number | Interrupt Number (Bit in<br>Interrupt Registers) | Description          |
|---------------|--|----------------------|
| 0-15          | -  | Processor exceptions |
| 16            | 0  | GPIO Port A          |
| 17            | 1  | GPIO Port B          |
| 18            | 2  | GPIO Port C          |
| 19            | 3  | GPIO Port D          |
| 20            | 4  | GPIO Port E          |
| 21            | 5  | UART0                |
| 22            | 6  | Reserved             |
| 23            | 7  | SSI0                 |
| 24-29         | 8-13   | Reserved             |
| 30            | 14   | ADC Sequence 0       |
| 31            | 15   | ADC Sequence 1       |
| 32            | 16   | ADC Sequence 2       |
| 33            | 17   | ADC Sequence 3       |
| 34            | 18   | Watchdog timer       |
| 35            | 19   | Timer0 A             |
| 36            | 20   | Timer0 B             |
| 37            | 21   | Timer1 A             |
| 38            | 22   | Timer1 B             |
| 39            | 23   | Timer2 A             |
| 40            | 24   | Timer2 B             |
| 41            | 25   | Analog Comparator 0  |

Preliminary

| Vector Number | Interrupt Number (Bit in<br>Interrupt Registers) | Description         |
|---------------|--|---------------------|
| 42            | 26   | Analog Comparator 1 |
| 43            | 27   | Reserved            |
| 44            | 28   | System Control      |
| 45            | 29   | Flash Control       |
| 46            | 30   | GPIO Port F         |
| 47            | 31   | GPIO Port G         |
| 48-57         | 32-41  | Reserved            |
| 58            | 42   | Ethernet Controller |
| 59-63         | 43-47  | Reserved            |

# **5 JTAG Interface**

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.


The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.


The JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions:
  - BYPASS instruction
  - IDCODE instruction
  - SAMPLE/PRELOAD instruction
  - EXTEST instruction
  - INTEST instruction
- ARM additional instructions:
  - APACC instruction
  - DPACC instruction
  - ABORT instruction
- Integrated ARM Serial Wire Debug (SWD)

See the *ARM*® *Cortex*™-*M3 Technical Reference Manual* for more information on the ARM JTAG controller.

# 5.1 Block Diagram





# 5.2 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1 on page 47. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-2 on page 53 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 445 for JTAG timing diagrams.

# 5.2.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST, TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 5-1 on page 48. Detailed information on each pin follows.

| Pin Name | Data Direction | Internal Pull-Up | Internal Pull-Down | Drive Strength | Drive Value |
|----------|----------------|------------------|--------------------|----------------|-------------|
| TRST     | Input          | Enabled          | Disabled           | N/A            | N/A         |
| TCK      | Input          | Enabled          | Disabled           | N/A            | N/A         |
| TMS      | Input          | Enabled          | Disabled           | N/A            | N/A         |
| TDI      | Input          | Enabled          | Disabled           | N/A            | N/A         |
| TDO      | Output         | Enabled          | Disabled           | 2-mA driver    | High-Z      |

#### Table 5-1. JTAG Port Pins Reset State

# 5.2.1.1 Test Reset Input (TRST)

The  $\overline{\text{TRST}}$  pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When  $\overline{\text{TRST}}$  is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while  $\overline{\text{TRST}}$  is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the  $\overline{\text{TRST}}$  pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

# 5.2.1.2 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source.

# 5.2.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 50.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

# 5.2.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.

# 5.2.1.5 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

# 5.2.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2 on page 50. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR) or the assertion of TRST. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.




Figure 5-2. Test Access Port State Machine

# 5.2.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 53.

# 5.2.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

# 5.2.4.1 GPIO Functionality

When the controller is reset with either a POR or  $\overline{RST}$ , the JTAG/SWD port pins default to their JTAG/SWD configurations. The default configuration includes enabling digital functionality (setting **GPIODEN** to 1), enabling the pull-up resistors (setting **GPIOPUR** to 1), and enabling the alternate hardware function (setting **GPIOAFSEL** to 1) for the PB7 and PC[3:0] JTAG/SWD pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG/SWD port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris<sup>®</sup> microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 158) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 168) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 169) have been set to 1.

#### Recovering a "Locked" Device

**Note:** Performing the below sequence will cause the nonvolatile registers discussed in "Nonvolatile Register Programming" on page 120 to be restored to their factory default values. The mass erase of the flash memory caused by the below sequence occurs prior to the nonvolatile registers being restored.

If software configures any of the JTAG/SWD pins as GPIO and loses the ability to communicate with the debugger, there is a debug sequence that can be used to recover the device. Performing a total of ten JTAG-to-SWD and SWD-to-JTAG switch sequences while holding the device in reset mass erases the flash memory. The sequence to recover the device is:

- **1.** Assert and hold the  $\overline{RST}$  signal.
- 2. Perform the JTAG-to-SWD switch sequence.
- 3. Perform the SWD-to-JTAG switch sequence.
- 4. Perform the JTAG-to-SWD switch sequence.
- 5. Perform the SWD-to-JTAG switch sequence.
- 6. Perform the JTAG-to-SWD switch sequence.
- 7. Perform the SWD-to-JTAG switch sequence.
- 8. Perform the JTAG-to-SWD switch sequence.
- 9. Perform the SWD-to-JTAG switch sequence.
- 10. Perform the JTAG-to-SWD switch sequence.
- **11.** Perform the SWD-to-JTAG switch sequence.

- **12.** Release the  $\overline{RST}$  signal.
- 13. Wait 400 ms.
- **14.** Power-cycle the device.

The JTAG-to-SWD and SWD-to-JTAG switch sequences are described in "ARM Serial Wire Debug (SWD)" on page 52. When performing switch sequences for the purpose of recovering the debug capabilities of the device, only steps 1 and 2 of the switch sequence need to be performed.

# 5.2.4.2 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, and Test Logic Reset states.

Stepping through this sequences of the TAP state machine enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the ARM® *Cortex*<sup>m</sup>-*M3* Technical Reference Manual and the ARM® CoreSight Technical Reference Manual.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

#### JTAG-to-SWD Switching

To switch the operating mode of the Debug Access Port (DAP) from JTAG to SWD mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to SWD mode is defined as b1110011110011110, transmitted LSB first. This can also be represented as 16'hE79E when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit JTAG-to-SWD switch sequence, 16'hE79E.
- Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in SWD mode, before sending the switch sequence, the SWD goes into the line reset state.

#### SWD-to-JTAG Switching

To switch the operating mode of the Debug Access Port (DAP) from SWD to JTAG mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to JTAG mode is defined as b1110011100111100, transmitted LSB first. This can also be represented as 16'hE73C when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit SWD-to-JTAG switch sequence, 16'hE73C.
- 3. Send at least 5 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in JTAG mode, before sending the switch sequence, the JTAG goes into the Test Logic Reset state.

# 5.3 Initialization and Configuration

After a Power-On-Reset or an external reset ( $\mathbb{RST}$ ), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins ( $\mathbb{PB7}$  and  $\mathbb{PC}[3:0]$ ) for their alternate function using the **GPIOAFSEL** register.

# 5.4 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

# 5.4.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain with a parallel load register connected between the JTAG TDI and TDO pins. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 5-2 on page 53. A detailed explanation of each instruction, along with its associated Data Register, follows.

| IR[3:0]    | Instruction      | Description  |
|------------|------------------|--|
| 0000       | EXTEST           | Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.                          |
| 0001       | INTEST           | Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.                    |
| 0010       | SAMPLE / PRELOAD | Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in. |
| 1000       | ABORT            | Shifts data into the ARM Debug Port Abort Register.  |
| 1010       | DPACC            | Shifts data into and out of the ARM DP Access Register.  |
| 1011       | APACC            | Shifts data into and out of the ARM AC Access Register.  |
| 1110       | IDCODE           | Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.                |
| 1111       | BYPASS           | Connects TDI to TDO through a single Shift Register chain.   |
| All Others | Reserved         | Defaults to the BYPASS instruction to ensure that TDI is always connected to TDO.  |

#### Table 5-2. JTAG Instruction Register Commands

# 5.4.1.1 EXTEST Instruction

The EXTEST instruction does not have an associated Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register,

the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows tests to be developed that drive known values out of the controller, which can be used to verify connectivity.

# 5.4.1.2 INTEST Instruction

The INTEST instruction does not have an associated Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable.

# 5.4.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 56 for more information.

# 5.4.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 56 for more information.

# 5.4.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 56 for more information.

# 5.4.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this

register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 56 for more information.

### 5.4.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a power-on-reset (POR) is asserted, TRST is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 55 for more information.

#### 5.4.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 55 for more information.

#### 5.4.2 Data Registers

The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

#### 5.4.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3 on page 55. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x3BA00477. This value indicates an ARM Cortex-M3, Version 1 processor. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.

#### Figure 5-3. IDCODE Register Format




# 5.4.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4 on page 56. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS

Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.

#### Figure 5-4. BYPASS Register Format




# 5.4.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5 on page 56. Each GPIO pin, in a counter-clockwise direction from the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as can be seen in the figure. In addition to the GPIO pins, the controller reset pin,  $\overline{RST}$ , is included in the chain. Because the reset pin is always an input, only the input signal is included in the Data Register chain.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

#### Figure 5-5. Boundary Scan Register Format



For detailed information on the order of the input, output, and output enable bits for each of the GPIO ports, please refer to the Stellaris<sup>®</sup> Family Boundary Scan Description Language (BSDL) files, downloadable from www.luminarymicro.com.

# 5.4.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual*.

# 5.4.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual*.

# 5.4.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual.* 

# 6 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking to the core and individual peripherals, and handles reset detection and reporting.

# 6.1 Functional Description

The System Control module provides the following capabilities:

- Device identification, see "Device Identification" on page 57
- Local control, such as reset (see "Reset Control" on page 57), power (see "Power Control" on page 60) and clock control (see "Clock Control" on page 61)
- System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 64

#### 6.1.1 Device Identification

Seven read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, flash size, and other features. See the **DID0**, **DID1**, and **DC0-DC4** registers.

#### 6.1.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

# 6.1.2.1 CMOD0 and CMOD1 Test-Mode Control Pins

Two pins, CMOD0 and CMOD1, are defined for use by Luminary Micro for testing the devices during manufacture. They have no end-user function and should not be used. The CMOD pins should be connected to ground.

#### 6.1.2.2 Reset Sources

The controller has five sources of reset:

- **1.** External reset input pin  $(\overline{RST})$  assertion, see "RST Pin Assertion" on page 57.
- 2. Power-on reset (POR), see "Power-On Reset (POR)" on page 58.
- 3. Internal brown-out (BOR) detector, see "Brown-Out Reset (BOR)" on page 58.
- 4. Software-initiated reset (with the software reset registers), see "Software Reset" on page 59.
- 5. A watchdog timer reset condition violation, see "Watchdog Timer Reset" on page 59.

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an internal POR is the cause, and then all the other bits in the **RESC** register are cleared except for the POR indicator.

# 6.1.2.3 **RST** Pin Assertion

The external reset pin ( $\mathbb{RST}$ ) resets the controller. This resets the core and all the peripherals except the JTAG TAP controller (see "JTAG Interface" on page 46). The external reset sequence is as follows:

- **1.** The external reset pin  $(\overline{RST})$  is asserted and then de-asserted.
- The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution. A few clocks cycles from RST de-assertion to the start of the reset sequence is necessary for synchronization.


The external reset timing is shown in Figure 19-9 on page 447.

# 6.1.2.4 Power-On Reset (POR)

The Power-On Reset (POR) circuit monitors the power supply voltage ( $V_{DD}$ ). The POR circuit generates a reset signal to the internal logic when the power supply ramp reaches a threshold value ( $V_{TH}$ ). If the application only uses the POR circuit, the  $\overline{RST}$  input needs to be connected to the power supply ( $V_{DD}$ ) through a pull-up resistor (1K to 10K  $\Omega$ ).

The device must be operating within the specified operating parameters at the point when the on-chip power-on reset pulse is complete. The 3.3-V power supply to the device must reach 3.0 V within 10 msec of it crossing 2.0 V to guarantee proper operation. For applications that require the use of an external reset to hold the device in reset longer than the internal POR, the  $\overline{RST}$  input may be used with the circuit as shown in Figure 6-1 on page 58.

#### Figure 6-1. External Circuitry to Extend Reset



The  $R_1$  and  $C_1$  components define the power-on delay. The  $R_2$  resistor mitigates any leakage from the  $\overline{RST}$  input. The diode (D<sub>1</sub>) discharges C<sub>1</sub> rapidly when the power supply is turned off.

The Power-On Reset sequence is as follows:

- **1.** The controller waits for the later of external reset ( $\overline{RST}$ ) or internal POR to go inactive.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The internal POR is only active on the initial power-up of the controller. The Power-On Reset timing is shown in Figure 19-10 on page 448.

**Note:** The power-on reset also resets the JTAG controller. An external reset does not.

#### 6.1.2.5 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if the power supply  $(V_{DD})$  drops below a brown-out threshold voltage  $(V_{BTH})$ . If a brown-out condition is detected, the system may generate a controller interrupt or a system reset.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset.

The brown-out reset is equivelent to an assertion of the external  $\overline{RST}$  input and the reset is held active until the proper V<sub>DD</sub> level is restored. The **RESC** register can be examined in the reset interrupt handler to determine if a Brown-Out condition was the cause of the reset, thus allowing software to determine what actions are required to recover.

The internal Brown-Out Reset timing is shown in Figure 19-11 on page 448.

#### 6.1.2.6 Software Reset

Software can reset a specific peripheral or generate a reset to the entire system .

Peripherals can be individually reset by software via three registers that control reset signals to each peripheral (see the **SRCRn** registers). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 64). Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset is initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- 3. The internal reset is deasserted and the controller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 19-12 on page 448.

#### 6.1.2.7 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.


The watchdog reset timing is shown in Figure 19-13 on page 448.

# 6.1.3 Power Control

The Stellaris<sup>®</sup> microcontroller provides an integrated LDO regulator that may be used to provide power to the majority of the controller's internal logic. The LDO regulator provides software a mechanism to adjust the regulated value, in small increments (VSTEP), over the range of 2.25 V to 2.75 V (inclusive)—or 2.5 V  $\pm$  10%. The adjustment is made by changing the value of the VADJ field in the **LDO Power Control (LDOPCTL)** register. Figure 6-2 on page 61 shows the power architecture.

Note: On the printed circuit board, use the LDO output as the source of VDD25 input. In addition, the LDO requires decoupling capacitors. See "On-Chip Low Drop-Out (LDO) Regulator Characteristics" on page 437.

Figure 6-2. Power Architecture



# 6.1.4 Clock Control

System control determines the control of clocks in this part.

#### 6.1.4.1 Fundamental Clock Sources

There are four clock sources for use in the device:

 Internal Oscillator (IOSC): The internal oscillator is an on-chip clock source. It does not require the use of any external components. The frequency of the internal oscillator is 12 MHz ± 30%.

July 25, 2008

Applications that do not depend on accurate clock sources may use this clock source to reduce system cost. The internal oscillator is the clock source the device uses during and following POR. If the main oscillator is required, software must enable the main oscillator following reset and allow the main oscillator to stabilize before changing the clock reference.


- Main Oscillator (MOSC): The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSC1 output pins. If the PLL is being used, the crystal value must be one of the supported frequencies between 3.579545 MHz through 8.192 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 8.192 MHz. The single-ended clock source range is from DC through the specified speed of the device. The supported crystals are listed in the XTAL bit field in the RCC register (see page 76).
- Internal 30-kHz Oscillator: The internal 30-kHz oscillator is similar to the internal oscillator, except that it provides an operational frequency of 30 kHz ± 50%. It is intended for use during Deep-Sleep power-saving modes. This power-savings mode benefits from reduced internal switching and also allows the main oscillator to be powered down.

The internal system clock (SysClk), is derived from any of the four sources plus two others: the output of the main internal PLL, and the internal oscillator divided by four (3 MHz  $\pm$  30%). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 8.192 MHz (inclusive).

The **Run-Mode Clock Configuration (RCC)** and **Run-Mode Clock Configuration 2 (RCC2)** registers provide control for the system clock. The **RCC2** register is provided to extend fields that offer additional encodings over the **RCC** register. When used, the **RCC2** register field values are used by the logic over the corresponding field in the **RCC** register. In particular, **RCC2** provides for a larger assortment of clock configuration options.

Figure 6-3 on page 63 shows the logic for the main clock tree. The peripheral blocks are driven by the system clock signal and can be programmatically enabled/disabled. The ADC clock signal is automatically divided down to 16 MHz for proper ADC operation.

#### Figure 6-3. Main Clock Tree



a. Control provided by RCC register bit/field.

b. Control provided by RCC register bit/field or RCC2 register bit/field, if overridden with RCC2 register bit USERCC2.

c. Control provided by RCC2 register bit/field.

d. Also may be controlled by DSLPCLKCFG when in deep sleep mode.

Note: The figure above shows all features available on all Stellaris® Fury-class devices.

# 6.1.4.2 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 8.192 MHz, otherwise, the range of supported crystals is 1 to 8.192 MHz.

The XTAL bit in the **RCC** register (see page 76) describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

# 6.1.4.3 Main PLL Frequency Configuration

The main PLL is disabled by default during power-on reset and is enabled later by software if required. Software specifies the output divisor to set the system clock frequency, and enables the main PLL to drive the output.

If the main oscillator provides the clock reference to the main PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation** (**PLLCFG**) register (see page 80). The internal translation provides a translation within  $\pm$  1% of the targeted PLL VCO frequency.

The Crystal Value field (XTAL) on page 76 describes the available crystal choices and default programming of the **PLLCFG** register. The crystal number is written into the XTAL field of the **Run-Mode Clock Configuration (RCC)** register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

#### 6.1.4.4 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC/RCC2 register fields (see page 76 and page 81).

#### 6.1.4.5 PLL Operation

If a PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is  $T_{READY}$  (see Table 19-6 on page 439). During the relock time, the affected PLL is not usable as a clock reference.

The PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the  $T_{READY}$  requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 µs at an 8.192 MHz external oscillator clock). Hardware is provided to keep the PLL from being used as a system clock until the  $T_{READY}$  condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC/RCC2** register is switched to use the PLL.

If the main PLL is enabled and the system clock is switched to use the PLL in one step, the system control hardware continues to clock the controller from the oscillator selected by the **RCC/RCC2** register until the main PLL is stable ( $T_{READY}$  time met), after which it changes to the PLL. Software can use many methods to ensure that the system is clocked from the main PLL, including periodically polling the PLLLRIS bit in the **Raw Interrupt Status (RIS)** register, and enabling the PLL Lock interrupt.

# 6.1.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively.

In Run mode, the processor executes code. In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor is not clocked and therefore no longer executes code. In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the device to Run mode from one of the sleep modes; the sleep modes are entered on request from the code. Each mode is described in more detail below.

There are four levels of operation for the device defined as:

- Run Mode. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. Sleep mode is entered by the Cortex-M3 core executing a WFI (Wait for Interrupt) instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® Cortex<sup>TM</sup>-M3 Technical Reference Manual for more details.

In Sleep mode, the Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

■ **Deep-Sleep Mode.** Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® Cortex<sup>TM</sup>-M3 Technical Reference Manual for more details.

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled. When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware will power the PLL down and override the SYSDIV field of the active **RCC/RCC2** register to be /16 or /64, respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration.

# 6.2 Initialization and Configuration

The PLL is configured using direct register writes to the RCC/RCC2 register. If the RCC2 register is being used, the USERCC2 bit must be set and the appropriate RCC2 bit/field is used. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the **RCC** register. This configures the system to run off a "raw" clock source (using the main oscillator or internal oscillator) and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN bit in RCC/RCC2. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN bit powers and enables the PLL and its output.

- 3. Select the desired system divider (SYSDIV) in RCC/RCC2 and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC/RCC2.

# 6.3 Register Map

Table 6-1 on page 66 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

**Note:** Spaces in the System Control register space that are not used are reserved for future or internal use by Luminary Micro, Inc. Software should not modify any reserved memory address.

Table 6-1. System Control Register Map

| Offset | Name    | Туре  | Reset       | Description                              | See<br>page |
|--------|---------|-------|-------------|--|-------------|
| 0x000  | DID0    | RO    | -           | Device Identification 0                  | 68          |
| 0x004  | DID1    | RO    | -           | Device Identification 1                  | 84          |
| 0x008  | DC0     | RO    | 0x007F.002F | Device Capabilities 0                    | 86          |
| 0x010  | DC1     | RO    | 0x0001.71BF | Device Capabilities 1                    | 87          |
| 0x014  | DC2     | RO    | 0x0307.0011 | Device Capabilities 2                    | 89          |
| 0x018  | DC3     | RO    | 0x8F03.0FC0 | Device Capabilities 3                    | 91          |
| 0x01C  | DC4     | RO    | 0x5000.007F | Device Capabilities 4                    | 93          |
| 0x030  | PBORCTL | R/W   | 0x0000.7FFD | Brown-Out Reset Control                  | 70          |
| 0x034  | LDOPCTL | R/W   | 0x0000.0000 | LDO Power Control                        | 71          |
| 0x040  | SRCR0   | R/W   | 0x0000000   | Software Reset Control 0                 | 113         |
| 0x044  | SRCR1   | R/W   | 0x0000000   | Software Reset Control 1                 | 114         |
| 0x048  | SRCR2   | R/W   | 0x0000000   | Software Reset Control 2                 | 115         |
| 0x050  | RIS     | RO    | 0x0000.0000 | Raw Interrupt Status                     | 72          |
| 0x054  | IMC     | R/W   | 0x0000.0000 | Interrupt Mask Control                   | 73          |
| 0x058  | MISC    | R/W1C | 0x0000.0000 | Masked Interrupt Status and Clear        | 74          |
| 0x05C  | RESC    | R/W   | -           | Reset Cause                              | 75          |
| 0x060  | RCC     | R/W   | 0x0780.3AD1 | Run-Mode Clock Configuration             | 76          |
| 0x064  | PLLCFG  | RO    | -           | XTAL to PLL Translation                  | 80          |
| 0x070  | RCC2    | R/W   | 0x0780.2810 | Run-Mode Clock Configuration 2           | 81          |
| 0x100  | RCGC0   | R/W   | 0x00000040  | Run Mode Clock Gating Control Register 0 | 95          |
| 0x104  | RCGC1   | R/W   | 0x00000000  | Run Mode Clock Gating Control Register 1 | 101         |

| Offset | Name       | Туре | Reset       | Description                                     | See<br>page |
|--------|------------|------|-------------|---|-------------|
| 0x108  | RCGC2      | R/W  | 0x0000000   | Run Mode Clock Gating Control Register 2        | 107         |
| 0x110  | SCGC0      | R/W  | 0x00000040  | Sleep Mode Clock Gating Control Register 0      | 97          |
| 0x114  | SCGC1      | R/W  | 0x0000000   | Sleep Mode Clock Gating Control Register 1      | 103         |
| 0x118  | SCGC2      | R/W  | 0x0000000   | Sleep Mode Clock Gating Control Register 2      | 109         |
| 0x120  | DCGC0      | R/W  | 0x00000040  | Deep Sleep Mode Clock Gating Control Register 0 | 99          |
| 0x124  | DCGC1      | R/W  | 0x0000000   | Deep Sleep Mode Clock Gating Control Register 1 | 105         |
| 0x128  | DCGC2      | R/W  | 0x0000000   | Deep Sleep Mode Clock Gating Control Register 2 | 111         |
| 0x144  | DSLPCLKCFG | R/W  | 0x0780.0000 | Deep Sleep Clock Configuration                  | 83          |

# 6.4 Register Descriptions

All addresses given are relative to the System Control base address of 0x400F.E000.

# Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the device.

|               | ice Ider             |         | on 0 (DI          | D0)     |         |         |         |  |              |          |           |           |            |          |   |                     |  |  |  |
|---------------|----------------------|---------|-------------------|---------|---------|---------|---------|--|--------------|----------|-----------|-----------|------------|----------|---|---------------------|--|--|--|
|               | et 0x000<br>RO, rese | t -     |                   |         |         |         |         |  |              |          |           |           |            |          |   |                     |  |  |  |
|               | 31                   | 30      | 29                | 28      | 27      | 26      | 25      | 24   | 23           | 22       | 21        | 20        | 19         | 18       | 17  | 16                  |  |  |  |
|               | reserved             |         | VER               | •       |         | res     | erved   |  |              |          | •         | CL        | ASS        | •        | •   |                     |  |  |  |
| Type<br>Reset | RO<br>0              | RO<br>0 | RO<br>0           | RO<br>1 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0      | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0  | RO<br>0   | RO<br>1             |  |  |  |
|               | 15                   | 14      | 13                | 12      | 11      | 10      | 9       | 8  | 7            | 6        | 5         | 4         | 3          | 2        | 1   | 0                   |  |  |  |
|               |                      |         | 1                 | MA      | JOR     | 1       | г т     |  |              |          | 1         | I<br>MI   | NOR        | 1        | RO<br>0<br>1<br>RO<br>-<br>it. To provi<br>rved bit sho<br>e version r<br>follows:<br>it. To provi<br>rved bit sho<br>com which a<br>ct line. The<br>ges in fab p | 1                   |  |  |  |
| Туре          | RO                   | RO      | RO                | RO      | RO      | RO      | RO      | RO   | RO           | RO       | RO        | RO        | RO         | RO       | RO  | RO                  |  |  |  |
| Reset         | -                    | -       | -                 | -       | -       | -       | -       | -  | -            | -        | -         | -         | -          | -        | -   | -                   |  |  |  |
| E             | Bit/Field            |         | Nan               | ne      | Ту      | pe      | Reset   | Desc   | cription     |          |           |           |            |          |   |                     |  |  |  |
|               | 31                   |         | reser             | ved     | R       | 0       | 0       | Software should not rely on the value of a reserved bit. To p<br>compatibility with future products, the value of a reserved bit<br>preserved across a read-modify-write operation.  |              |          |           |           |            |          |   |                     |  |  |  |
|               | 30:28                |         | VEI               | R       | R       | 0       | 0x1     | DID0 Version   |              |          |           |           |            |          |   |                     |  |  |  |
|               |                      |         |                   |         |         |         |         | This field defines the <b>DID0</b> register format version. The version number is numeric. The value of the $VER$ field is encoded as follows:   |              |          |           |           |            |          |   |                     |  |  |  |
|               |                      |         |                   |         |         |         |         | Valu   | ie Desc      | ription  |           |           |            |          |   |                     |  |  |  |
|               |                      |         |                   |         |         |         |         | 0x1  | Seco         | nd versi | on of the | e DIDO re | egister fo | ormat.   |   |                     |  |  |  |
|               | 27:24                |         | reserv            | ved     | R       | O       | 0x0     | com  | patibility   | with fut | ure prod  | ucts, the |            | a reserv |   | rovide<br>should be |  |  |  |
|               | 23:16                |         | CLA               | SS      | R       | 0       | 0x1     | Devi   | Device Class |          |           |           |            |          |   |                     |  |  |  |
|               |                      |         |                   |         |         |         |         | The CLASS field value identifies the internal design from which all ma<br>sets are generated for all devices in a particular product line. The CLA<br>field value is changed for new product lines, for changes in fab proce<br>(for example, a remap or shrink), or any case where the MAJOR or MIN<br>fields require differentiation from prior devices. The value of the CLA<br>field is encoded as follows (all other encodings are reserved): |              |          |           |           |            |          | e CLASS<br>process<br>or MINOR  |                     |  |  |  |
|               |                      |         | Value Description |         |         |         |         |  |              |          |           |           |            |          |   |                     |  |  |  |
|               |                      |         |                   |         |         |         |         | 0.1  |              |          |           |           |            |          |   |                     |  |  |  |

0x1 Stellaris® Fury-class devices.

| Bit/Field | Name  | Туре | Reset | Description  |  |  |  |  |  |  |
|-----------|-------|------|-------|--|--|--|--|--|--|--|
| 15:8      | MAJOR | RO   | -     | Major Revision   |  |  |  |  |  |  |
|           |       |      |       | This field specifies the major revision number of the device. The major revision reflects changes to base layers of the design. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on). This field is encoded as follows: |  |  |  |  |  |  |
|           |       |      |       | Value Description  |  |  |  |  |  |  |
|           |       |      |       | 0x0 Revision A (initial device)  |  |  |  |  |  |  |
|           |       |      |       | 0x1 Revision B (first base layer revision)   |  |  |  |  |  |  |
|           |       |      |       | 0x2 Revision C (second base layer revision)  |  |  |  |  |  |  |
|           |       |      |       | and so on.   |  |  |  |  |  |  |
| 7:0       | MINOR | RO   | -     | Minor Revision   |  |  |  |  |  |  |
|           |       |      |       | This field specifies the minor revision number of the device. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:                                    |  |  |  |  |  |  |
|           |       |      |       | Value Description  |  |  |  |  |  |  |
|           |       |      |       | 0x0 Initial device, or a major revision update.  |  |  |  |  |  |  |
|           |       |      |       | 0x1 First metal layer change.  |  |  |  |  |  |  |
|           |       |      |       | 0x2 Second metal layer change.   |  |  |  |  |  |  |
|           |       |      |       | and so on.   |  |  |  |  |  |  |

# Register 2: Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

| Offse | 0x400F.E<br>t 0x030<br>R/W, res |          | 0.7FFD      | (  | ,  |       |       |                                     |                                     |           |           |           |          |          |            |           |
|-------|---------------------------------|----------|-------------|----|----|-------|-------|-------------------------------------|-------------------------------------|-----------|-----------|-----------|----------|----------|------------|-----------|
| _     | 31                              | 30       | 29          | 28 | 27 | 26    | 25    | 24                                  | 23                                  | 22        | 21        | 20        | 19       | 18       | 17         | 16        |
|       |                                 | reserved |             |    |    |       |       |                                     |                                     |           |           |           |          |          |            |           |
| Туре  | RO                              | RO       | RO          | RO | RO | RO    | RO    | RO                                  | RO                                  | RO        | RO        | RO        | RO       | RO       | RO         | RO        |
| Reset | 0                               | 0        | 0           | 0  | 0  | 0     | 0     | 0                                   | 0                                   | 0         | 0         | 0         | 0        | 0        | 0          | 0         |
|       | 15                              | 14       | 13          | 12 | 11 | 10    | 9     | 8                                   | 7                                   | 6         | 5         | 4         | 3        | 2        | 1          | 0         |
| [     |                                 |          | 1           | 1  |    |       | reser | ved                                 |                                     |           | 1         | 1         | 1        | 1        | BORIOR     | reserved  |
| Туре  | RO                              | RO       | RO          | RO | RO | RO    | RO    | RO                                  | RO                                  | RO        | RO        | RO        | RO       | RO       | R/W        | RO        |
| Reset | 0                               | 0        | 0           | 0  | 0  | 0     | 0     | 0                                   | 0                                   | 0         | 0         | 0         | 0        | 0        | 0          | 0         |
| В     | Bit/Field Name Type Reset       |          |             |    |    | Reset | Des   | cription                            |                                     |           |           |           |          |          |            |           |
|       | 31:2 reserved                   |          |             |    | R  | 0     | 0x0   | com                                 | ware sho<br>patibility<br>served ac | with fut  | ure produ | ucts, the | value of | a reserv | •          |           |
|       | 1                               |          | BORI        | OR | R/ | W     | 0     | BOF                                 | R Interrup                          | ot or Res | set       |           |          |          |            |           |
|       |                                 |          |             |    |    |       |       |                                     | bit conti<br>t is signa             |           |           |           | -        |          | ontroller. | lf set, a |
|       | 0                               |          | reserved RO |    | 0  | 0     | com   | ware sho<br>patibility<br>served ac | with fut                            | ure produ | ucts, the | value of  | a reserv |          |            |           |

Brown-Out Reset Control (PBORCTL)

# Register 3: LDO Power Control (LDOPCTL), offset 0x034

The <code>VADJ</code> field in this register adjusts the on-chip output voltage (V $_{OUT}$ ).

| Base<br>Offse | D Powe<br>0x400F.I<br>et 0x034<br>R/W, res | E000    | DI (LDO) | PCTL)   |         |         |   |            |          |                       |          |          |          |          |          |          |  |
|---------------|--|---------|----------|---------|---------|---------|---|------------|----------|-----------------------|----------|----------|----------|----------|----------|----------|--|
|               | 31   | 30      | 29       | 28      | 27      | 26      | 25  | 24         | 23       | 22                    | 21       | 20       | 19       | 18       | 17       | 16       |  |
|               |  |         |          |         |         |         | •   | rese       | rved     |                       |          |          |          |          |          |          |  |
| Type<br>Reset | RO<br>0                                    | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0    | RO<br>0  | RO<br>0               | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  |  |
| 1             | 15   | 14      | 13       | 12      | 11      | 10      | 9   | 8          | 7        | 6                     | 5        | 4        | 3        | 2        | 1        | 0        |  |
|               |  |         |          |         | rese    | rved    | • •   |            |          |                       |          | •        | VA       | DJ       | •        | ·        |  |
| Type<br>Reset | RO<br>0                                    | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0    | RO<br>0  | RO<br>0               | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 |  |
| E             | Bit/Field                                  |         | Nan      | ne      | Ту      | ре      | Reset   | Des        | cription |                       |          |          |          |          |          |          |  |
|               | 31:6 reserved RO                           |         |          |         |         | 0       | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |            |          |                       |          |          |          |          |          |          |  |
|               | 5:0  |         | VAE      | )J      | R/      | W       | 0x0   | LDC        | Output   | t Voltage             |          |          |          |          |          |          |  |
|               |  |         |          |         |         |         |   |            |          | ts the on<br>d are pr |          |          | ige. The | progran  | nming va | lues for |  |
|               |  |         |          |         |         |         |   | Val        | ue       | V <sub>OUT</sub> (V   | )        |          |          |          |          |          |  |
|               |  |         |          |         |         |         |   | 0x0        |          | 2.50                  |          |          |          |          |          |          |  |
|               |  |         |          |         |         |         |   | 0x0        |          | 2.45                  |          |          |          |          |          |          |  |
|               |  |         |          |         |         |         |   | 0x0        |          | 2.40                  |          |          |          |          |          |          |  |
|               |  |         |          |         |         |         |   | 0x0        |          | 2.35                  |          |          |          |          |          |          |  |
|               |  |         |          |         |         |         |   | 0x0        |          | 2.30                  |          |          |          |          |          |          |  |
|               |  |         |          |         |         |         |   | 0x0        |          | 2.25                  |          |          |          |          |          |          |  |
|               |  |         |          |         |         |         |   | 0x0<br>0x1 |          | Reserve               | a        |          |          |          |          |          |  |
|               |  |         |          |         |         |         |   | 0x1        |          | 2.75                  |          |          |          |          |          |          |  |
|               |  |         |          |         |         |         |   | 0x1        |          | 2.70                  |          |          |          |          |          |          |  |
|               |  |         |          |         |         |         |   | 0x1        |          | 2.60                  |          |          |          |          |          |          |  |
|               |  |         |          |         |         |         |   | 0x1        |          | 2.55                  |          |          |          |          |          |          |  |
|               |  |         |          |         |         |         |   |            |          |                       |          |          |          |          |          |          |  |

# Register 4: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

| Base<br>Offse  | / Interru<br>0x400F.E<br>t 0x050<br>RO, reset | 000   | us (RIS)<br>.0000 | )       |          |         |             |   |   |   |   |         |         |                           |                   |          |  |
|--|---|---|-------------------|---------|----------|---------|-------------|---|---|---|---|---------|---------|---------------------------|-------------------|----------|--|
|  | 31  | 30  | 29                | 28      | 27       | 26      | 25          | 24  | 23  | 22                                      | 21  | 20      | 19      | 18                        | 17                | 16       |  |
|  | ľ   |   | 1 1               |         |          |         | 1 1         | rese  | rved  | 1 1                                     |   |         |         |                           | Í                 | ,        |  |
| Type<br>Reset  | RO<br>0                                       | RO<br>0   | RO<br>0           | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0     | RO<br>0   | RO<br>0   | RO<br>0                                 | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0                   | RO<br>0           | RO<br>0  |  |
|  | 15  | 14  | 13                | 12      | 11       | 10      | 9           | 8   | 7   | 6                                       | 5   | 4       | 3       | 2                         | 1                 | 0        |  |
|  | '   |   |                   | I       | reserved |         |             |   |   | PLLLRIS                                 |   | rese    | rved    | •                         | BORRIS            | reserved |  |
| Type<br>Reset  | RO<br>0                                       | RO<br>0   | RO<br>0           | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0     | RO<br>0   | RO<br>0   | RO<br>0                                 | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0                   | RO<br>0           | RO<br>0  |  |
| Bit/Field Name Type Reset  |   |   |                   |         |          |         | Description |   |   |   |   |         |         |                           |                   |          |  |
| 31:7   |   |   | reserved          |         | R        | 0       | 0           | com   | patibility  | with futu                               | not rely on the value of a reserved bit. To provide<br>a future products, the value of a reserved bit should be<br>s a read-modify-write operation. |         |         |                           |                   |          |  |
|  | 6   |   | PLLLF             | RIS     | RO       |         | 0           |   | PLL Lock Raw Interrupt Status<br>This bit is set when the PLL T <sub>READY</sub> Timer asserts. |   |   |         |         |                           |                   |          |  |
|  | 5:2   | reserved RO 0 Software should not rely on the va<br>compatibility with future products,<br>preserved across a read-modify-w |                   |         |          |         |             |   | ucts, the   | , the value of a reserved bit should be |   |         |         |                           |                   |          |  |
|  | 1   |   | BORF              | RIS     | R        | 0       | 0           | Brown-Out Reset Raw Interrupt Status  |   |   |   |         |         |                           |                   |          |  |
|  |   |   |                   |         |          |         |             | This bit is the raw interrupt status for any brown-out cond<br>a brown-out condition is currently active. This is an unregi<br>from the brown-out detection circuit. An interrupt is reported<br>bit in the <b>IMC</b> register is set and the BORIOR bit in the <b>PBOR</b><br>is cleared. |   |   |   |         |         | registere<br>orted if the | d signal<br>BORIM |          |  |
| 0 reserved RO 0 Software should not rely on the value of a reserved bit<br>compatibility with future products, the value of a reserved preserved across a read-modify-write operation. |   |   |                   |         |          |         |             |   |   |   |   |         |         |                           |                   |          |  |

### Register 5: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

| Base<br>Offse | 0x400F.E<br>t 0x054<br>R/W, rese | E000    | 0.0000  | 0)      |          |         |         |             |                           |  |                      |           |           |            |          |          |
|---------------|----------------------------------|---------|---------|---------|----------|---------|---------|-------------|---------------------------|--|----------------------|-----------|-----------|------------|----------|----------|
|               | 31                               | 30      | 29      | 28      | 27       | 26      | 25      | 24          | 23                        | 22   | 21                   | 20        | 19        | 18         | 17       | 16       |
|               |                                  |         | 1       |         |          |         |         | rese        | erved                     |  |                      | 1         |           | 1          |          |          |
| Type<br>Reset | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0     | RO<br>0                   | RO<br>0  | RO<br>0              | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0  | RO<br>0  |
|               | 15                               | 14      | 13      | 12      | 11       | 10      | 9       | 8           | 7                         | 6  | 5                    | 4         | 3         | 2          | 1        | 0        |
|               |                                  |         | 1       |         | reserved |         | г т     |             |                           | PLLLIM   |                      | rese      | erved     | I          | BORIM    | reserved |
| Type<br>Reset | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0     | RO<br>0                   | R/W<br>0   | RO<br>0              | RO<br>0   | RO<br>0   | RO<br>0    | R/W<br>0 | RO<br>0  |
| E             | Bit/Field                        |         | Nam     | ie      | Ту       | ре      | Reset   | Des         | cription                  |  |                      |           |           |            |          |          |
|               | 31:7                             |         | reserv  | /ed     | R        | C       | 0       | com         | patibility                | ould not i<br>with futu<br>cross a re                | ure prod             | ucts, the | value of  | f a reserv | •        |          |
|               | 6                                |         | PLLL    | IM      | R/       | w       | 0       | This<br>con | s bit spec<br>troller int | terrupt M<br>cifies whe<br>terrupt. If<br>wise, an i | ether a c<br>set, an | interrupt | t is gene | rated if P |          |          |
|               | 5:2                              |         | reserv  | ved     | R        | С       | 0       | com         | patibility                | ould not i<br>with futu<br>cross a re                | ure prod             | ucts, the | value of  | f a reserv | •        |          |
|               | 1                                |         | BOR     | IM      | R/       | W       | 0       | Bro         | wn-Out F                  | Reset Inte   | errupt M             | lask      |           |            |          |          |
|               |                                  |         |         |         |          |         |         | con         | troller int               | cifies whe<br>errupt. If<br>n interrup               | set, an              | interrupt | is gene   | •          |          |          |
|               | 0                                |         | reserv  | /ed     | R        | C       | 0       | com         | patibility                | ould not i<br>with futu<br>cross a re                | ure prod             | ucts, the | value of  | a reserv   |          |          |

#### Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058

On a read, this register gives the current masked status value of the corresponding interrupt. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the **RIS** register (see page 72).

#### Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000 Offset 0x058 Type R/W1C, reset 0x0000.0000

|               | 31        | 30      | 29      | 28          | 27       | 26      | 25             | 24      | 23        | 22  | 21       | 20                   | 19       | 18         | 17          | 16       |
|---------------|-----------|---------|---------|-------------|----------|---------|----------------|---------|-----------|---|----------|----------------------|----------|------------|-------------|----------|
|               |           | Ì       | 1       |             | 1 1      |         | <del>т т</del> | rese    | rved      | <del>т т</del>                            |          | 1                    |          | 1          | 1           |          |
| _ l           |           |         |         |             | L        |         |                |         |           |   |          |                      | L        |            |             |          |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0     | RO<br>0  | RO<br>0 | RO<br>0        | RO<br>0 | RO<br>0   | RO<br>0                                   | RO<br>0  | RO<br>0              | RO<br>0  | RO<br>0    | RO<br>0     | RO<br>0  |
| Resei         | 0         | 0       | 0       | 0           | 0        | 0       | 0              | 0       | 0         | 0   | 0        | U                    | 0        | U          | 0           | 0        |
| _             | 15        | 14      | 13      | 12          | 11       | 10      | 9              | 8       | 7         | 6   | 5        | 4                    | 3        | 2          | 1           | 0        |
|               |           | 1       | 1       |             | reserved |         |                |         |           | PLLLMIS                                   |          | rese                 | rved     | 1          | BORMIS      | reserved |
| Туре          | RO        | RO      | RO      | RO          | RO       | RO      | RO             | RO      | RO        | R/W1C                                     | RO       | RO                   | RO       | RO         | R/W1C       | RO       |
| Reset         | 0         | 0       | 0       | 0           | 0        | 0       | 0              | 0       | 0         | 0   | 0        | 0                    | 0        | 0          | 0           | 0        |
|               |           |         |         |             |          |         |                |         |           |   |          |                      |          |            |             |          |
| В             | Bit/Field |         | Nam     | ne          | Тур      | be      | Reset          | Des     | cription  |   |          |                      |          |            |             |          |
|               | 31:7      |         | reser   | ved         | R        | C       | 0              | com     | patibilit | ould not r<br>y with futu<br>across a re  | re prod  | ucts, the            | value o  | f a reserv | •           |          |
|               | 6         |         | PLLL    | NIS         | R/W      | 1C      | 0              | PLL     | Lock N    | lasked Inte                               | errupt S | Status               |          |            |             |          |
|               |           |         |         |             |          |         |                |         |           | et when the<br>1 to this b                |          | <sub>READY</sub> tim | er asser | ts. The ir | iterrupt is | cleared  |
|               | 5:2       |         | reser   | /ed         | R        | C       | 0              | com     | patibilit | ould not r<br>y with futu<br>across a re  | re prod  | ucts, the            | value o  | f a reser  | •           |          |
|               | 1         |         | BORN    | <i>I</i> IS | R/W      | 1C      | 0              | BOF     | R Maske   | ed Interrup                               | ot Statu | S                    |          |            |             |          |
|               |           |         |         |             |          |         |                | The     | BORMI     | s <b>is simply</b>                        | the BO   | RRIS <b>AN</b>       | Ded wit  | h the ma   | sk value,   | BORIM.   |
|               | 0         |         | reserv  | /ed         | R        | C       | 0              | com     | patibilit | iould not r<br>y with futu<br>across a re | re prod  | ucts, the            | value o  | f a reserv |             |          |

### Register 7: Reset Cause (RESC), offset 0x05C

This register is set with the reset cause after reset. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

| Offse         | 0x400F.E<br>t 0x05C<br>R/W, rese |         |         |         |           |         |         |         |                                     |           |           |            |            |           |           |          |
|---------------|----------------------------------|---------|---------|---------|-----------|---------|---------|---------|-------------------------------------|-----------|-----------|------------|------------|-----------|-----------|----------|
|               | 31                               | 30      | 29      | 28      | 27        | 26      | 25      | 24      | 23                                  | 22        | 21        | 20         | 19         | 18        | 17        | 16       |
|               |                                  |         | 1       |         |           |         |         | rese    | rved                                |           |           |            |            | •         |           |          |
| Туре          | RO                               | RO      | RO      | RO      | RO        | RO      | RO      | RO      | RO                                  | RO        | RO        | RO         | RO         | RO        | RO        | RO       |
| Reset         | 0                                | 0       | 0       | 0       | 0         | 0       | 0       | 0       | 0                                   | 0         | 0         | 0          | 0          | 0         | 0         | 0        |
| Г             | 15                               | 14      | 13      | 12      | 11        | 10      | 9       | 8       | 7                                   | 6         | 5         | 4          | 3          | 2         | 1         | 0        |
|               |                                  |         |         |         | rese      |         |         |         | 1                                   |           | LDO       | SW         | WDT        | BOR       | POR       | EXT      |
| Type<br>Reset | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                             | RO<br>0   | R/W       | R/W        | R/W        | R/W       | R/W       | R/W      |
|               | -                                | -       | -       | -       | -         | -       | -       | -       | -                                   | -         |           |            |            |           |           |          |
| B             | Bit/Field                        |         | Nam     | ie      | Ту        | ре      | Reset   | Des     | cription                            |           |           |            |            |           |           |          |
|               | 31:6                             |         | reserv  | ved     | R         | 0       | 0       | com     | ware sho<br>patibility<br>served ac | with futu | ure produ | ucts, the  | value of   | a reserv  |           |          |
|               | 5                                |         | LDC     | C       | R/        | W       | -       | LDC     | ) Reset                             |           |           |            |            |           |           |          |
|               |                                  |         |         |         |           |         |         |         | en set, in<br>erated a              |           |           | circuit h  | as lost re | egulatior | and has   | 6        |
|               | 4                                |         | SW      | 1       | R/        | W       | -       | Soft    | ware Re                             | set       |           |            |            |           |           |          |
|               |                                  |         |         |         |           |         |         | Whe     | en set, in                          | dicates   | a softwa  | re reset i | s the ca   | use of th | e reset e | event.   |
|               | 3                                |         | WD.     | т       | R/        | \\/     | _       | \\/at   | chdog Ti                            | mor Poc   | ot        |            |            |           |           |          |
|               | 0                                |         | 110     |         | 10        | ••      | _       |         | -                                   |           |           | 00 000     | ia tha a   | ouoo of t | ha raaat  | overt    |
|               |                                  |         |         |         |           |         |         | VVII    | en set, in                          | uicales   |           | log reser  | is the c   | ause or i | ne reset  | event.   |
|               | 2                                |         | BOF     | 2       | R/        | W       | -       | Brow    | wn-Out F                            | Reset     |           |            |            |           |           |          |
|               |                                  |         |         |         |           |         |         | Whe     | en set, in                          | dicates   | a brown-  | out rese   | t is the c | ause of   | the reset | t event. |
|               | 1                                |         | POF     | ٦       | R/        | W       | -       | Pow     | /er-On R                            | eset      |           |            |            |           |           |          |
|               |                                  |         |         |         |           |         |         | Whe     | en set, in                          | dicates a | a power-  | on reset   | is the ca  | ause of t | he reset  | event.   |
|               | 0 EXT R/W - E                    |         |         | Exte    | ernal Res | set     |         |         |                                     |           |           |            |            |           |           |          |
|               |                                  |         |         |         |           |         |         |         | en set, in<br>reset eve             |           | an exteri | nal reset  | (RST as    | sertion)  | is the ca | use of   |

## Register 8: Run-Mode Clock Configuration (RCC), offset 0x060

This register is defined to provide source control and frequency speed.

| Base<br>Offse | n-Mode Clock Configuration (RCC)<br>e 0x400F.E000<br>set 0x060<br>e R/W, reset 0x0780.3AD1 |       |       |          |        |          |             |     |     |     |  |  |
|---------------|--|-------|-------|----------|--------|----------|-------------|-----|-----|-----|--|--|
|               | 31   | 30    | 29    | 28       | 27     | 26       | 25          | 24  | 23  | 22  |  |  |
|               |  | rese  | rved  | 1        | ACG    |          | SYSDIV USES |     |     |     |  |  |
| Туре          | RO   | RO    | RO    | RO       | R/W    | R/W      | R/W         | R/W | R/W | R/W |  |  |
| Reset         | 0  | 0     | 0     | 0        | 0      | 1        | 1           | 1   | 1   | 0   |  |  |
|               | 15   | 14    | 13    | 12       | 11     | 10       | 9           | 8   | 7   | 6   |  |  |
|               | rese   | erved | PWRDN | reserved | BYPASS | reserved |             | хт  | AL  | T   |  |  |
| Туре          | RO   | RO    | R/W   | RO       | R/W    | RO       | R/W         | R/W | R/W | R/W |  |  |
| Reset         | 0  | 0     | 1     | 1        | 1      | 0        | 1           | 0   | 1   | 1   |  |  |

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 31:28     | reserved | RO   | 0x0   | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 27        | ACG      | R/W  | 0     | Auto Clock Gating   |

This bit specifies whether the system uses the **Sleep-Mode Clock Gating Control (SCGCn)** registers and **Deep-Sleep-Mode Clock Gating Control (DCGCn)** registers if the controller enters a Sleep or Deep-Sleep mode (respectively). If set, the **SCGCn** or **DCGCn** registers are used to control the clocks distributed to the peripherals when the controller is in a sleep mode. Otherwise, the **Run-Mode Clock Gating Control (RCGCn)** registers are used when the controller enters a sleep mode.

21

RO

0

5

R/W

0

OSCSRC

20

RO

0

4

R/W

1

19

RO

0

3

RO

0

reserved

reserved

18

RO

0

2

RO

0

17

RO

0

1

IOSCDIS

R/W

0

16

RO

0

0

MOSCDIS

R/W

1

The  $\ensuremath{\textbf{RCGCn}}$  registers are always used to control the clocks in Run mode.

This allows peripherals to consume less power when the controller is in a sleep mode and the peripheral is unused.

| Bit/Field | Name      | Туре | Reset | Description  |
|-----------|-----------|------|-------|--|
| 26:23     | SYSDIV    | R/W  | 0xF   | System Clock Divisor   |
|           |           |      |       | Specifies which divisor is used to generate the system clock from the PLL output.  |
|           |           |      |       | The PLL VCO frequency is 400 MHz.  |
|           |           |      |       | Value Divisor (BYPASS=1) Frequency (BYPASS=0)  |
|           |           |      |       | 0x0 reserved reserved  |
|           |           |      |       | 0x1 /2 reserved  |
|           |           |      |       | 0x2 /3 reserved  |
|           |           |      |       | 0x3 /4 reserved  |
|           |           |      |       | 0x4 /5 reserved  |
|           |           |      |       | 0x5 /6 reserved  |
|           |           |      |       | 0x6 /7 reserved  |
|           |           |      |       | 0x7 /8 25 MHz  |
|           |           |      |       | 0x8 /9 22.22 MHz   |
|           |           |      |       | 0x9 /10 20 MHz   |
|           |           |      |       | 0xA /11 18.18 MHz  |
|           |           |      |       | 0xB /12 16.67 MHz  |
|           |           |      |       | 0xC /13 15.38 MHz  |
|           |           |      |       | 0xD /14 14.29 MHz  |
|           |           |      |       | 0xE /15 13.33 MHz  |
|           |           |      |       | 0xF /16 12.5 MHz (default)   |
|           |           |      |       | When reading the <b>Run-Mode Clock Configuration (RCC)</b> register (see page 76), the SYSDIV value is MINSYSDIV if a lower divider was requested and the PLL is being used. This lower value is allowed to divide a non-PLL source. |
| 22        | USESYSDIV | R/W  | 0     | Enable System Clock Divider  |
|           |           |      |       | Use the system clock divider as the source for the system clock. The system clock divider is forced to be used when the PLL is selected as the source.   |
| 21:14     | reserved  | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |
| 13        | PWRDN     | R/W  | 1     | PLL Power Down   |
|           |           |      |       | This bit connects to the PLL PWRDN input. The reset value of 1 powers down the PLL.  |
| 12        | reserved  | RO   | 1     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |

| Bit/Field | Name     | Туре | Reset | Description   |   |  |  |  |  |
|-----------|----------|------|-------|---|---|--|--|--|--|
| 11        | BYPASS   | R/W  | 1     | PLL Bypass  |   |  |  |  |  |
|           |          |      |       | Chooses whether the system clock is derived from the PLL out<br>the OSC source. If set, the clock that drives the system is the C<br>source. Otherwise, the clock that drives the system is the PLL<br>clock divided by the system divider. |   |  |  |  |  |
|           |          |      |       | 1<br>tł<br>s  | The ADC must be clocked from<br>4-MHz to 18-MHz clock source<br>ne ADC works in a 14-18 MHz<br>ample/second rate, the ADC r<br>lock source. | e to operate properly. While<br>range, to maintain a 1 M |  |  |  |
| 10        | reserved | RO   | 0     | compatibilit  | nould not rely on the value of a<br>y with future products, the valu<br>across a read-modify-write ope                                      | ue of a reserved bit should be                           |  |  |  |
| 9:6       | XTAL     | R/W  | 0xB   | Crystal Valu  | Je  |  |  |  |  |
|           |          |      |       |   | pecifies the crystal value attach<br>or this field is provided below.   | ned to the main oscillator. The                          |  |  |  |
|           |          |      |       | Value   | Crystal Frequency (MHz)<br>Not Using the PLL  | Crystal Frequency (MHz)<br>Using the PLL                 |  |  |  |
|           |          |      |       | 0x0   | 1.000   | reserved   |  |  |  |
|           |          |      |       | 0x1   | 1.8432  | reserved   |  |  |  |
|           |          |      |       | 0x2   | 2.000   | reserved   |  |  |  |
|           |          |      |       | 0x3   | 2.4576  | reserved   |  |  |  |
|           |          |      |       | 0x4   | 3.5795  | 545 MHz  |  |  |  |
|           |          |      |       | 0x5   | 3.686   | 64 MHz   |  |  |  |
|           |          |      |       | 0x6   | 4   | MHz  |  |  |  |
|           |          |      |       | 0x7   | 4.09  | 6 MHz  |  |  |  |
|           |          |      |       | 0x8   | 4.915   | 52 MHz   |  |  |  |
|           |          |      |       | 0x9   | 5   | MHz  |  |  |  |
|           |          |      |       | 0xA   | 5.12  | 2 MHz  |  |  |  |
|           |          |      |       | 0xB   | 6 MHz (r  | eset value)  |  |  |  |
|           |          |      |       | 0xC   | 6.14  | 4 MHz  |  |  |  |
|           |          |      |       | 0xD   | 7.372   | 28 MHz   |  |  |  |
|           |          |      |       | 0xE   |   | MHz  |  |  |  |
|           |          |      |       | 0xF   | 8.19  | 2 MHz  |  |  |  |
| 5:4       | OSCSRC   | R/W  | 0x1   | Oscillator S  | Source  |  |  |  |  |
|           |          |      |       | Picks amor  | ng the four input sources for th  | e OSC. The values are:                                   |  |  |  |
|           |          |      |       | Value Inpu  | ut Source   |  |  |  |  |
|           |          |      |       |   | n oscillator  |  |  |  |  |
|           |          |      |       |   | rnal oscillator (default)   |  |  |  |  |
|           |          |      |       |   | rnal oscillator / 4 (this is neces  | ssary if used as input to PLL)                           |  |  |  |
|           |          |      |       |   | KHz internal oscillator   | - , ,  |  |  |  |
|           |          |      |       |   |   |  |  |  |  |

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 3:2       | reserved | RO   | 0x0   | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1         | IOSCDIS  | R/W  | 0     | Internal Oscillator Disable   |
|           |          |      |       | 0: Internal oscillator (IOSC) is enabled.   |
|           |          |      |       | 1: Internal oscillator is disabled.   |
| 0         | MOSCDIS  | R/W  | 1     | Main Oscillator Disable   |
|           |          |      |       | 0: Main oscillator is enabled .   |
|           |          |      |       | 1: Main oscillator is disabled (default).   |

### Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 76).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq \* F / (R + 1)

XTAL to PLL Translation (PLLCFG)

Base 0x400F.E000 Offset 0x064

Type RO, reset -

| .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | 110,1000 | •       |         |         |         |         |         |         |                                     |          |          |           |          |            |         |         |
|---|----------|---------|---------|---------|---------|---------|---------|---------|-------------------------------------|----------|----------|-----------|----------|------------|---------|---------|
|   | 31       | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23                                  | 22       | 21       | 20        | 19       | 18         | 17      | 16      |
| ſ                                       | ſ        |         | 1 1     |         |         |         |         | rese    | erved                               |          | 1        | 1         | 1        |            | 1       |         |
| Type<br>Reset                           | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                             | RO<br>0  | RO<br>0  | RO<br>0   | RO<br>0  | RO<br>0    | RO<br>0 | RO<br>0 |
|   | 15       | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7                                   | 6        | 5        | 4         | 3        | 2          | 1       | 0       |
| ſ                                       | reser    | ved     |         |         |         |         | F       |         | 1                                   | I        | I        |           | r<br>1   | R          | I       |         |
| Type<br>Reset                           | RO<br>0  | RO<br>0 | RO<br>-                             | RO<br>-  | RO<br>-  | RO<br>-   | RO<br>-  | RO<br>-    | RO<br>- | RO<br>- |
| В                                       | it/Field |         | Nam     | ie      | Ту      | ре      | Reset   | Des     | cription                            |          |          |           |          |            |         |         |
| :                                       | 31:14    |         | reserv  | ved     | R       | 0       | 0x0     | com     | ware sho<br>patibility<br>served ac | with fut | ure prod | ucts, the | value of | a reserv   | •       |         |
|   | 13:5     |         | F       |         | R       | 0       | -       |         | F Value                             |          | ie value | supplied  | to the P | 'LL's F ir | iput.   |         |
|   | 4:0      |         | R       |         | R       | 0       | -       | PLL     | R Value                             |          |          |           |          |            |         |         |

This field specifies the value supplied to the PLL's R input.

#### Register 10: Run-Mode Clock Configuration 2 (RCC2), offset 0x070

This register overrides the **RCC** equivalent register fields when the USERCC2 bit is set. This allows RCC2 to be used to extend the capabilities, while also providing a means to be backward-compatible to previous parts. The fields within the **RCC2** register occupy the same bit positions as they do within the **RCC** register as LSB-justified.

The SYSDIV2 field is wider so that additional larger divisors are possible. This allows a lower system clock frequency for improved Deep Sleep power consumption.

| Offse  | e 0x400F.E0<br>et 0x070<br>e R/W, reset |          | 0 2810       |                |               |     |       |                   |  |                                  |                                    |                                  |  |                                |                       |                   |
|--------|---|----------|--------------|----------------|---------------|-----|-------|-------------------|--|----------------------------------|------------------------------------|----------------------------------|--|--------------------------------|-----------------------|-------------------|
| .,,,,, | 31                                      | 30       | 29           | 28             | 27            | 26  | 25    | 24                | 23   | 22                               | 21                                 | 20                               | 19   | 18                             | 17                    | 16                |
|        | USERCC2                                 | rese     | erved        |                | r r           | SYS | SDIV2 | r                 | 1  |                                  | ı                                  | i -                              | reserved   |                                | 1                     | 1                 |
| Туре   | R/W                                     | RO       | RO           | R/W            | R/W           | R/W | R/W   | R/W               | R/W  | RO                               | RO                                 | RO                               | RO   | RO                             | RO                    | RO                |
| Reset  | 0                                       | 0        | 0            | 0              | 0             | 1   | 1     | 1                 | 1  | 0                                | 0                                  | 0                                | 0  | 0                              | 0                     | 0                 |
|        | 15                                      | 14<br>14 | 13<br>PWRDN2 | 12             | 11<br>BYPASS2 | 10  | 9     | 8                 | 7  | 6                                | 5<br>OSCSRC2                       | 4                                | 3  | 2                              | 1<br>1                | 0                 |
| Туре   | RO                                      | RO       | R/W          | reserved<br>RO | R/W           | RO  | RO    | RO                | RO   | R/W                              | R/W                                | R/W                              | RO   | RO                             | RO                    | RO                |
| Reset  | 0                                       | 0        | 1            | 0              | 1             | 0   | 0     | 0                 | 0  | 0                                | 0                                  | 1                                | 0  | 0                              | 0                     | 0                 |
| ſ      | Bit/Field                               |          | Nam          | he             | Тур           | he  | Reset | Des               | scription                                    |                                  |                                    |                                  |  |                                |                       |                   |
| -      |   |          |              |                |               |     |       |                   |  |                                  |                                    |                                  |  |                                |                       |                   |
|        | 31                                      |          | USER         | CC2            | R/\           | N   | 0     |                   | eRCC2  |                                  |                                    |                                  |  |                                |                       |                   |
|        |   |          |              |                |               |     |       | Wh                | en set, o                                    | verrides                         | the RCC                            | register                         | r fields.  |                                |                       |                   |
|        | 30:29                                   |          | reserv       | ved            | R             | C   | 0x0   | con               | npatibility                                  | with fut                         | ure prod                           | ucts, the                        | of a rese<br>value of<br>operation                           | a reser\                       | •                     |                   |
|        | 28:23                                   |          | SYSD         | IV2            | R/\           | N   | 0x0F  | Sys               | tem Cloc                                     | k Diviso                         | r                                  |                                  |  |                                |                       |                   |
|        |   |          |              |                |               |     |       | •                 | ecifies wh<br>_ output.                      | ich divis                        | or is use                          | ed to gen                        | erate the  | system                         | n clock fro           | om the            |
|        |   |          |              |                |               |     |       | The               | PLL VC                                       | O freque                         | ency is 4                          | 00 MHz.                          |  |                                |                       |                   |
|        |   |          |              |                |               |     |       | add<br>muo<br>the | litional div<br>ch lower f<br><b>RCC</b> reg | visor val<br>requenc<br>ister SY | ues. This<br>cies durir<br>SDIV en | s permits<br>ng Deep<br>coding o | er SYSDIN<br>the syste<br>Sleep mo<br>f 1111 pro<br>provides | em cloc<br>de. For<br>ovides / | k to be re<br>example | un at<br>e, where |
|        | 22:14                                   |          | reserv       | ved            | R             | C   | 0x0   | con               | npatibility                                  | with fut                         | ure prod                           | ucts, the                        | of a rese<br>value of<br>operation                           | a reserv                       | •                     |                   |
|        | 13                                      |          | PWR          | DN2            | R/\           | N   | 1     | Pov               | ver-Dowr                                     | 1 PLL                            |                                    |                                  |  |                                |                       |                   |
|        |   |          |              |                |               |     |       | Wh                | en set, p                                    | owers do                         | own the                            | PLL.                             |  |                                |                       |                   |
|        | 12                                      |          | reserv       | ved            | R             | C   | 0     | con               | npatibility                                  | with fut                         | ure prod                           | ucts, the                        | of a rese<br>value of<br>operation                           | a reserv                       | •                     |                   |
|        | 11                                      |          | BYPA         | SS2            | R/\           | N   | 1     | Вур               | ass PLL                                      |                                  |                                    |                                  |  |                                |                       |                   |
|        |   |          |              |                |               |     |       | Wh                | en set, b                                    | passes                           | the PLL                            | for the c                        | clock sour   | ce.                            |                       |                   |
|        |   |          |              |                |               |     |       |                   |  |                                  |                                    |                                  |  |                                |                       |                   |

Run-Mode Clock Configuration 2 (RCC2)

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 10:7      | reserved | RO   | 0x0   | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6:4       | OSCSRC2  | R/W  | 0x1   | Oscillator Source   |
|           |          |      |       | Picks among the input sources for the OSC. The values are:  |
|           |          |      |       | Value Description   |
|           |          |      |       | 0x0 Main oscillator (MOSC)  |
|           |          |      |       | 0x1 Internal oscillator (IOSC)  |
|           |          |      |       | 0x2 Internal oscillator / 4   |
|           |          |      |       | 0x3 30 kHz internal oscillator  |
|           |          |      |       | 0x7 Reserved  |
| 3:0       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

### Register 11: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register provides configuration information for the hardware control of Deep Sleep Mode.

Deep Sleep Clock Configuration (DSLPCLKCFG)

Base 0x400F.E000 Offset 0x144

| Type R/W, | reset 0x0780.0000 |
|-----------|-------------------|

| _             | 31  | 30       | 29      | 28       | 27       | 26  | 25       | 24            | 23         | 22         | 21         | 20                                  | 19       | 18        | 17       | 16       |
|---------------|---|----------|---------|----------|----------|---|----------|---------------|------------|------------|------------|-------------------------------------|----------|-----------|----------|----------|
|               |   | reserved |         |          |          | DSDI  | /ORIDE   |               |            |            |            | •                                   | reserved |           | •        |          |
| Type<br>Reset | RO<br>0   | RO<br>0  | RO<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>1  | R/W<br>1 | R/W<br>1      | R/W<br>1   | RO<br>0    | RO<br>0    | RO<br>0                             | RO<br>0  | RO<br>0   | RO<br>0  | RO<br>0  |
|               | 15  | 14       | 13      | 12       | 11       | 10  | 9        | 8             | 7          | 6          | 5          | 4                                   | 3        | 2         | 1        | 0        |
|               |   | 1        | 1       | 1        | reserved |   |          |               |            | [          | DSOSCSR    | C<br>C                              |          | rese      | rved     |          |
| Туре          | RO<br>0   | RO<br>0  | RO<br>0 | RO<br>0  | RO       | RO  | RO<br>0  | RO<br>0       | RO<br>0    | R/W<br>0   | R/W<br>0   | R/W<br>0                            | RO<br>0  | RO<br>0   | RO<br>0  | RO       |
| Reset         | U   | U        | U       | U        | 0        | 0   | U        | U             | 0          | U          | U          | U                                   | U        | 0         | 0        | 0        |
| В             | Bit/Field   |          | Nam     | ne       | Тур      | be  | Reset    | Des           | cription   |            |            |                                     |          |           |          |          |
|               | 31:29   |          | reser   | ved      | R        | С   | 0x0      | com           | patibility | with futu  | ure prod   | he value<br>ucts, the<br>dify-write | value of | a reserv  |          |          |
|               | 28:23   |          | DSDIVC  | RIDE     | R/       | w   | 0x0F     | Divi          | der Field  | Overrid    | е          |                                     |          |           |          |          |
|               |   |          |         |          |          |   |          | 6-bil<br>runr | -          | divider f  | ield to ov | verride w                           | hen Dee  | p-Sleep   | occurs v | vith PLL |
|               | 22:7 reserved RO 0x0 Software should<br>compatibility wit<br>preserved across |          |         |          |          | with futu   | ure prod | ucts, the     | value of   | a reserv   |            |                                     |          |           |          |          |
|               | 6:4   |          | DSOSC   | SRC      | R/       | w   | 0x0      | Cloc          | k Sourc    | е          |            |                                     |          |           |          |          |
|               |   |          |         |          |          |   |          | Spe           | cifies the | e clock s  | ource du   | uring Dee                           | ep-Sleep | mode.     |          |          |
|               |   |          |         |          |          |   |          | Valu          | ue Desc    | ription    |            |                                     |          |           |          |          |
|               |   |          |         |          |          |   |          | 0x0           | NOC        | RIDE       |            |                                     |          |           |          |          |
|               |   |          |         |          |          |   |          |               | No o       | verride to | o the os   | cillator cl                         | ock sour | ce is doi | ne.      |          |
|               |   |          |         |          |          |   |          | 0x1           | IOSC       | ;          |            |                                     |          |           |          |          |
|               |   |          |         |          |          |   |          |               |            |            | 12 MHz     | oscillator                          | as sour  | ce.       |          |          |
|               |   |          |         |          |          |   |          | 0x3           | 30k⊢       | Z          |            |                                     |          |           |          |          |
|               |   |          |         |          |          |   |          |               |            |            | nternal o  | scillator.                          |          |           |          |          |
|               |   |          |         |          |          |   |          | 0x7           | Rese       | rved       |            |                                     |          |           |          |          |
|               | 3:0 reserved RO 0x0   |          |         |          |          | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |          |               |            |            |            |                                     |          |           |          |          |

### Register 12: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, pin count, and package type.

| .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | t 0x004<br>RO, rese<br>31 | et -<br>30 | 29      | 28      | 27      | 26       | 25        | 24      | 23        | 22                     | 21         | 20        | 19         | 18                     | 17       | 16          |
|---|---------------------------|------------|---------|---------|---------|----------|-----------|---------|-----------|------------------------|------------|-----------|------------|------------------------|----------|-------------|
| Г                                       | 51                        | VE         |         |         | 21      | 1        | T T<br>AM | 27      | 23        |                        |            |           |            | 1                      |          | r           |
| Type<br>Reset                           | RO<br>0                   | RO<br>0    | RO<br>0 | RO<br>1 | RO<br>0 | RO<br>0  | RO<br>0   | RO<br>0 | RO<br>1   | RO<br>0                | RO<br>0    | RO<br>0   | RO<br>0    | RO<br>0                | RO<br>1  | RO<br>0     |
|   | 15                        | 14         | 13      | 12      | 11      | 10       | 9         | 8       | 7         | 6                      | 5          | 4         | 3          | 2                      | 1        | 0           |
| Γ                                       |                           | PINCOUNT   |         |         |         | reserved | 1 1       |         |           | TEMP                   |            | Pł        | l<br>(G    | ROHS                   | QL       | <b>J</b> AL |
| Type<br>eset                            | RO<br>0                   | RO<br>1    | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0   | RO<br>0 | RO<br>-   | RO<br>-                | RO<br>-    | RO<br>-   | RO<br>-    | RO<br>1                | RO<br>-  | RO<br>-     |
| В                                       | sit/Field                 |            | Nam     | ne      | Ту      | pe       | Reset     | Des     | cription  |                        |            |           |            |                        |          |             |
| :                                       | 31:28                     |            | VE      | R       | R       | 0        | 0x1       | DID     | 1 Versio  | n                      |            |           |            |                        |          |             |
|   |                           |            |         |         |         |          |           | is nı   | umeric. 1 |                        | e of the v |           |            | sion. The<br>ded as fo |          |             |
|   |                           |            |         |         |         |          |           | Valu    | ue Desc   | ription                |            |           |            |                        |          |             |
|   |                           |            |         |         |         |          |           | 0x1     | Seco      | ond version            | on of the  | e DID1 re | egister fo | ormat.                 |          |             |
| :                                       | 27:24                     |            | FAN     | N       | R       | 0        | 0x0       | Fam     | iily      |                        |            |           |            |                        |          |             |
|   |                           |            |         |         |         |          |           | Lum     | inary Mi  |                        | uct portf  | olio. The |            | the device<br>s encode |          |             |
|   |                           |            |         |         |         |          |           | Valu    | ue Desc   | ription                |            |           |            |                        |          |             |
|   |                           |            |         |         |         |          |           | 0x0     |           | aris famil<br>mal part |            |           |            | t is, all de<br>⁄/3S.  | vices wi | th          |
| :                                       | 23:16                     |            | PART    | NO      | R       | 0        | 0x82      | Part    | Numbe     | r                      |            |           |            |                        |          |             |
|   |                           |            |         |         |         |          |           |         | •         |                        | •          |           |            | rice withir            |          | •           |
|   |                           |            |         |         |         |          |           | Valu    | ue Desc   | ription                |            |           |            |                        |          |             |
|   |                           |            |         |         |         |          |           | 0x8     | 2 LM3     | S6422                  |            |           |            |                        |          |             |
|   | 15:13                     |            | PINCO   | UNT     | R       | 0        | 0x2       | Pac     | kage Pir  | o Count                |            |           |            |                        |          |             |
|   |                           |            |         |         |         |          |           |         |           |                        |            |           |            | evice pac<br>e reserve |          | ne valı     |
|   |                           |            |         |         |         |          |           | Valu    | ue Desc   | ription                |            |           |            |                        |          |             |
|   |                           |            |         |         |         |          |           | 0x2     | 100-      | pin or 10              | 8-hall n   | ackade    |            |                        |          |             |

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 12:8      | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:5       | TEMP     | RO   | -     | Temperature Range   |
|           |          |      |       | This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved):  |
|           |          |      |       | Value Description   |
|           |          |      |       | 0x0 Commercial temperature range (0°C to 70°C)  |
|           |          |      |       | 0x1 Industrial temperature range (-40°C to 85°C)  |
|           |          |      |       | 0x2 Extended temperature range (-40°C to 105°C)   |
| 4:3       | PKG      | RO   | -     | Package Type  |
|           |          |      |       | This field specifies the package type. The value is encoded as follows (all other encodings are reserved):  |
|           |          |      |       | Value Description   |
|           |          |      |       | 0x0 SOIC package  |
|           |          |      |       | 0x1 LQFP package  |
|           |          |      |       | 0x2 BGA package   |
| 2         | ROHS     | RO   | 1     | RoHS-Compliance   |
|           |          |      |       | This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.  |
| 1:0       | QUAL     | RO   | -     | Qualification Status  |
|           |          |      |       | This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):  |
|           |          |      |       | Value Description   |
|           |          |      |       | 0x0 Engineering Sample (unqualified)  |
|           |          |      |       | 0x1 Pilot Production (unqualified)  |
|           |          |      |       | 0x2 Fully Qualified   |
|           |          |      |       |   |

## Register 13: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

|                   | 31                 | 30      | 29        | 28      | 27      | 26      | 25       | 24         | 23                   | 22                    | 21       | 20      | 19      | 18      | 17      | 16      |
|-------------------|--------------------|---------|-----------|---------|---------|---------|----------|------------|----------------------|-----------------------|----------|---------|---------|---------|---------|---------|
| ſ                 |                    |         | I         | Í       |         | Í       | i i      | SRA        | MSZ                  | I                     | Ì        | 1       | 1       | Ì       | 1       | r       |
| Type<br>eset      | RO<br>0            | RO<br>0 | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0    | RO<br>0              | RO<br>1               | RO<br>1  | RO<br>1 | RO<br>1 | RO<br>1 | RO<br>1 | RO<br>1 |
|                   | 15                 | 14      | 13        | 12      | 11      | 10      | 9        | 8          | 7                    | 6                     | 5        | 4       | 3       | 2       | 1       | 0       |
| Γ                 | 1                  | r       | 1         | 1       | r       | 1       | 1 1      | FLAS       | I<br>SHSZ            | I                     | 1        | 1       | 1       | 1       | 1       | I       |
| L<br>Type<br>eset | RO<br>0            | RO<br>0 | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0    | RO<br>0              | RO<br>0               | RO<br>1  | RO<br>0 | RO<br>1 | RO<br>1 | RO<br>1 | RO<br>1 |
| В                 | Bit/Field          |         | Name Type |         | Reset   | Des     | cription |            |                      |                       |          |         |         |         |         |         |
| :                 | Bit/Field<br>31:16 |         | SRAM      | ISZ     | R       | 0       | 0x007F   | -          | AM Size<br>cates the | e size of             | the on-c | hip SRA | M memo  | ory.    |         |         |
|                   |                    |         |           |         |         |         |          | Val<br>0x0 | ue De<br>107F 32     | scription<br>KB of Sl |          |         |         |         |         |         |
|                   | 15:0               |         | FLASI     | HSZ     | R       | 0       | 0x002F   |            | sh Size<br>cates the |                       |          |         |         |         |         |         |

### Register 14: Device Capabilities 1 (DC1), offset 0x010

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: CANs, PWM, ADC, Watchdog timer, Hibernation module, and debug capabilities. This register also indicates the maximum clock frequency and maximum ADC sample rate. The format of this register is consistent with the **RCGC0**, **SCGC0**, and **DCGC0** clock control registers and the **SRCR0** software reset control register.

| Base<br>Offse  | 0x400F.E<br>t 0x010<br>RO, reset | 000     | -       | 1)       |         |            |          |            |            |           |                                     |          |           |            |         |         |
|--|----------------------------------|---------|---------|----------|---------|------------|----------|------------|------------|-----------|-------------------------------------|----------|-----------|------------|---------|---------|
| r  | 31                               | 30      | 29      | 28       | 27      | 26         | 25       | 24         | 23         | 22        | 21                                  | 20       | 19        | 18         | 17      | 16      |
|  |                                  |         |         |          |         |            |          | reserved   |            |           |                                     |          |           |            |         | ADC     |
| Type<br>Reset  | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0    | RO<br>0  | RO<br>0    | RO<br>0    | RO<br>0   | RO<br>0                             | RO<br>0  | RO<br>0   | RO<br>0    | RO<br>0 | RO<br>1 |
| г  | 15                               | 14      | 13      | 12       | 11      | 10         | 9        | 8          | 7          | 6         | 5                                   | 4        | 3         | 2          | 1       | 0       |
|  | -                                |         | YSDIV   |          | rese    |            | MAXAD    |            | MPU        | reserved  | TEMPSNS                             | PLL      | WDT       | SWO        | SWD     | JTAG    |
| Type<br>Reset  | RO<br>0                          | RO<br>1 | RO<br>1 | RO<br>1  | RO<br>0 | RO<br>0    | RO<br>0  | RO<br>1    | RO<br>1    | RO<br>0   | RO<br>1                             | RO<br>1  | RO<br>1   | RO<br>1    | RO<br>1 | RO<br>1 |
| B  | Bit/Field                        |         | Nam     | ne       | Ty      | pe         | Reset    | Des        | cription   |           |                                     |          |           |            |         |         |
|  | 31:17                            |         | reser   | ved      | R       | 0          | 0        | com        | patibility | with fut  | rely on th<br>ure produ<br>read-mod | cts, the | value of  | a reserv   | •       |         |
|  | 16                               |         | AD      | С        | R       | 0          | 1        | ADC        | C Module   | Presen    | t                                   |          |           |            |         |         |
|  |                                  |         |         |          |         |            |          | Whe        | en set, in | dicates   | that the A                          | DC mo    | dule is p | resent.    |         |         |
| 15:12 MINSYSDIV RO   |                                  |         |         |          | 0x7     | Syst       | tem Cloo | k Divide   | er         |           |                                     |          |           |            |         |         |
| 15:12 MINSYSDIV RO 0x7 System Clor<br>Minimum 4-<br>hardware-de<br>system cloc |                                  |         |         | lware-de | penden  | t. See the | RCC re   | egister fo |            |           |                                     |          |           |            |         |         |
|  |                                  |         |         |          |         |            |          | Valı       | ue Desc    | ription   |                                     |          |           |            |         |         |
|  |                                  |         |         |          |         |            |          | 0x7        | Spec       | ifies a 2 | 5-MHz cl                            | ock with | a PLL c   | livider of | 8.      |         |
|  | 11:10                            |         | reser   | ved      | R       | 0          | 0        | com        | patibility | with fut  | rely on th<br>ure produ<br>ead-mod  | cts, the | value of  | a reserv   | •       |         |
|  | 9:8                              |         | MAXAD   | CSPD     | R       | 0          | 0x1      | Max        | ADC S      | beed      |                                     |          |           |            |         |         |
|  |                                  |         |         |          |         |            |          | Indie      | cates the  | e maximi  | um rate a                           | t which  | the ADC   | sample     | s data. |         |
|  |                                  |         |         |          |         |            |          | Valu       | ue Desc    | ription   |                                     |          |           |            |         |         |
|  |                                  |         |         |          |         |            |          | 0x1        | 250K       | sample    | s/second                            |          |           |            |         |         |
|  | 7                                |         | MP      | U        | R       | 0          | 1        | MPU        | J Preser   | nt        |                                     |          |           |            |         |         |
|  |                                  |         |         |          |         |            |          | mod        |            | esent. Se | that the C<br>ee the AR<br>PU.      |          |           |            |         |         |

Device Capabilities 1 (DC1)

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 6         | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5         | TEMPSNS  | RO   | 1     | Temp Sensor Present   |
|           |          |      |       | When set, indicates that the on-chip temperature sensor is present.   |
| 4         | PLL      | RO   | 1     | PLL Present   |
|           |          |      |       | When set, indicates that the on-chip Phase Locked Loop (PLL) is present.  |
| 3         | WDT      | RO   | 1     | Watchdog Timer Present  |
|           |          |      |       | When set, indicates that a watchdog timer is present.   |
| 2         | SWO      | RO   | 1     | SWO Trace Port Present  |
|           |          |      |       | When set, indicates that the Serial Wire Output (SWO) trace port is present.  |
| 1         | SWD      | RO   | 1     | SWD Present   |
|           |          |      |       | When set, indicates that the Serial Wire Debugger (SWD) is present.   |
| 0         | JTAG     | RO   | 1     | JTAG Present  |
|           |          |      |       | When set, indicates that the JTAG debugger interface is present.  |

### Register 15: Device Capabilities 2 (DC2), offset 0x014

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparators, General-Purpose Timers, I2Cs, QEIs, SSIs, and UARTs. The format of this register is consistent with the **RCGC1**, **SCGC1**, and **DCGC1** clock control registers and the **SRCR1** software reset control register.

| Base<br>Offsei                      | 0x400F.E<br>t 0x014<br>RO, reset | 000  | 0011    | 2)      |         |          |  |         |            |          |                                     |           |           |            |            |         |  |
|-------------------------------------|----------------------------------|--|---------|---------|---------|----------|--|---------|------------|----------|-------------------------------------|-----------|-----------|------------|------------|---------|--|
| _                                   | 31                               | 30   | 29      | 28      | 27      | 26       | 25   | 24      | 23         | 22       | 21                                  | 20        | 19        | 18         | 17         | 16      |  |
|                                     |                                  |  | rese    | rved    |         |          | COMP1  | COMP0   |            | •        | reserved                            |           |           | TIMER2     | TIMER1     | TIMER0  |  |
| Type<br>Reset                       | RO<br>0                          | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>1  | RO<br>1 | RO<br>0    | RO<br>0  | RO<br>0                             | RO<br>0   | RO<br>0   | RO<br>1    | RO<br>1    | RO<br>1 |  |
|                                     | 15                               | 14   | 13      | 12      | 11      | 10       | 9  | 8       | 7          | 6        | 5                                   | 4         | 3         | 2          | 1          | 0       |  |
|                                     |                                  |  |         |         |         | reserved |  |         |            | •        |                                     | SSI0      |           | reserved   |            | UART0   |  |
| Type<br>Reset                       | RO<br>0                          | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0    | RO<br>0  | RO<br>0                             | RO<br>1   | RO<br>0   | RO<br>0    | RO<br>0    | RO<br>1 |  |
| В                                   | it/Field                         |  | Nam     | ne      | Ту      | ре       | Reset  | Des     | cription   |          |                                     |           |           |            |            |         |  |
|                                     | 31:26                            |  | reserv  | ved     | R       | C        | 0  | com     | patibility | with fut | rely on th<br>ure produ<br>read-mod | ucts, the | value of  | f a reserv |            |         |  |
|                                     | 25                               |  | COM     | P1      | R       | С        | 1  | Ana     | log Com    | parator  | 1 Presen                            | t         |           |            |            |         |  |
|                                     |                                  | When set, indicates that analog comparator 1 is present. |         |         |         |          |  |         |            | nt.      |                                     |           |           |            |            |         |  |
| 24 COMP0 RO 1 Analog Comparator 0 P |                                  |  |         |         |         |          | 0 Presen   | t       |            |          |                                     |           |           |            |            |         |  |
|                                     |                                  |  |         |         |         |          |  | Whe     | en set, ir | idicates | that anal                           | og comp   | arator 0  | is prese   | nt.        |         |  |
|                                     | 23:19                            |  | reserv  | ved     | R       | С        | 0  | com     | patibility | with fut | rely on th<br>ure produ<br>read-mod | ucts, the | value of  | f a reserv | •          |         |  |
|                                     | 18                               |  | TIME    | R2      | R       | С        | 1  | Time    | er 2 Pres  | sent     |                                     |           |           |            |            |         |  |
|                                     |                                  |  |         |         |         |          |  | Whe     | en set, ir | dicates  | that Gen                            | eral-Purj | pose Tin  | ner modu   | ıle 2 is p | resent. |  |
|                                     | 17                               |  | TIME    | R1      | R       | С        | 1  | Time    | er 1 Pres  | sent     |                                     |           |           |            |            |         |  |
|                                     |                                  |  |         |         |         |          |  | Whe     | en set, ir | dicates  | that Gen                            | eral-Purj | oose Tin  | ner modu   | ule 1 is p | resent. |  |
|                                     | 16                               |  | TIME    | R0      | R       | С        | 1 Timer 0 Present  |         |            |          |                                     |           |           |            |            |         |  |
|                                     |                                  |  |         |         |         |          | When set, indicates that General-Purpose Timer module 0 is prese   |         |            |          |                                     |           |           | resent.    |            |         |  |
|                                     | 15:5                             |  | reserv  | ved     | R       | C        | 0 Software should not rely on the value of a reserved bit. To provide<br>compatibility with future products, the value of a reserved bit shou<br>preserved across a read-modify-write operation. |         |            |          |                                     |           |           |            |            |         |  |
|                                     | 4                                |  | SSI     | 0       | R       | С        | 1  | SSI     | ) Preser   | nt       |                                     |           |           |            |            |         |  |
|                                     |                                  |  |         |         |         |          |  | Whe     | en set, ir | dicates  | that SSI                            | module    | ) is pres | ent.       |            |         |  |

July 25, 2008

Device Capabilities 2 (DC2)

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 3:1       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0         | UART0    | RO   | 1     | UART0 Present   |
|           |          |      |       | When set, indicates that UART module 0 is present.  |

#### Register 16: Device Capabilities 3 (DC3), offset 0x018

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparator I/Os, CCP I/Os, ADC I/Os, and PWM I/Os.

| Offse         | 0x400F.E<br>et 0x018<br>RO, reset |         | 3 0FC0   |         |         |         |  |   |                        |                                       |          |            |          |           |            |         |
|---------------|-----------------------------------|---------|----------|---------|---------|---------|--|---|------------------------|---------------------------------------|----------|------------|----------|-----------|------------|---------|
| ijpo          | 31                                | 30      | 29       | 28      | 27      | 26      | 25   | 24  | 23                     | 22                                    | 21       | 20         | 19       | 18        | 17         | 16      |
|               | 32KHZ                             |         | reserved |         | CCP3    | CCP2    | CCP1   | CCP0  |                        | г <u></u> г                           |          | rved       |          | ,         | ADC1       | ADC0    |
| Type<br>Reset | RO<br>1                           | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>1 | RO<br>1 | RO<br>1  | RO<br>1   | RO<br>0                | RO<br>0                               | RO<br>0  | RO<br>0    | RO<br>0  | RO<br>0   | RO<br>1    | RO<br>1 |
|               | 15                                | 14      | 13       | 12      | 11      | 10      | 9  | 8   | 7                      | 6                                     | 5        | 4          | 3        | 2         | 1          | 0       |
|               | T T                               | res     | erved    |         | C10     | C1PLUS  | C1MINUS  | C00   | COPLUS                 | COMINUS                               |          |            | rese     | rved      | 1          |         |
| Type<br>Reset | RO<br>0                           | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>1 | RO<br>1 | RO<br>1  | RO<br>1   | RO<br>1                | RO<br>1                               | RO<br>0  | RO<br>0    | RO<br>0  | RO<br>0   | RO<br>0    | RO<br>0 |
| E             | Bit/Field                         |         | Nam      | е       | Ту      | ре      | Reset  | Des   | scription              |                                       |          |            |          |           |            |         |
|               | 31                                |         | 32KH     | IZ      | R       | 0       | 1  | 32K   | (Hz Input              | t Clock Av                            | vailable |            |          |           |            |         |
|               |                                   |         |          |         |         |         |  |   | en set, in<br>KHz inpu | idicates a<br>it clock.               | in even  | CCP pin    | is prese | ent and c | an be us   | ed as a |
|               | 30:28                             |         | reserv   | ed      | R       | 0       | 0  | con   | npatibility            | ould not r<br>with futu<br>cross a re | re prod  | ucts, the  | value of | a reserv  |            |         |
|               | 27                                |         | CCP      | 3       | R       | 0       | 1  | CCI   | P3 Pin P               | resent                                |          |            |          |           |            |         |
|               |                                   |         |          |         |         |         |  | When set, indicates that Capture/Compare/PWM pin 3 is present.  |                        |                                       |          |            |          |           |            | ent.    |
|               | 26                                |         | CCP      | 2       | R       | 0       | 1  | CCI   | P2 Pin P               | resent                                |          |            |          |           |            |         |
|               |                                   |         |          |         |         |         |  | Whe   | en set, ir             | ndicates t                            | hat Cap  | ture/Corr  | npare/PV | VM pin 2  | 2 is prese | ent.    |
|               | 25                                |         | CCP      | 1       | R       | 0       | 1  | CCI   | P1 Pin P               | resent                                |          |            |          |           |            |         |
|               |                                   |         |          |         |         |         |  | Whe   | en set, ir             | idicates tl                           | hat Cap  | ture/Corr  | npare/PV | VM pin 1  | l is prese | ent.    |
|               | 24                                |         | CCP      | 0       | R       | 0       | 1  |   | P0 Pin P               |                                       |          |            |          |           |            |         |
|               |                                   |         |          |         |         |         |  | Whe   | en set, ir             | idicates tl                           | hat Cap  | ture/Com   | pare/PV  | VM pin (  | ) is prese | ent.    |
|               | 23:18                             |         | reserv   | ed      | R       | 0       | 0  | 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |                        |                                       |          |            |          |           |            |         |
|               | 17                                |         | ADC      | 1       | R       | 0       | 1  | 1 ADC1 Pin Present  |                        |                                       |          |            |          |           |            |         |
|               |                                   |         |          |         |         |         |  | When set, indicates that ADC pin 1 is present.  |                        |                                       |          |            |          |           |            |         |
|               | 16                                |         | ADC      | 0       | R       | 0       | 1  | ADO   | C0 Pin P               | resent                                |          |            |          |           |            |         |
|               |                                   |         |          |         |         |         |  | Whe   | en set, ir             | idicates tl                           | hat ADC  | c pin 0 is | present  |           |            |         |
|               | 15:12                             |         | reserv   | ed      | R       | 0       | 0 Software should not rely on the value of a reserved bit. To p<br>compatibility with future products, the value of a reserved bi<br>preserved across a read-modify-write operation. |   |                        |                                       |          |            |          |           |            |         |

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 11        | C10      | RO   | 1     | C1o Pin Present   |
|           |          |      |       | When set, indicates that the analog comparator 1 output pin is present.   |
| 10        | C1PLUS   | RO   | 1     | C1+ Pin Present   |
|           |          |      |       | When set, indicates that the analog comparator 1 (+) input pin is present.  |
| 9         | C1MINUS  | RO   | 1     | C1- Pin Present   |
|           |          |      |       | When set, indicates that the analog comparator 1 (-) input pin is present.  |
| 8         | C0O      | RO   | 1     | C0o Pin Present   |
|           |          |      |       | When set, indicates that the analog comparator 0 output pin is present.   |
| 7         | COPLUS   | RO   | 1     | C0+ Pin Present   |
|           |          |      |       | When set, indicates that the analog comparator 0 (+) input pin is present.  |
| 6         | COMINUS  | RO   | 1     | C0- Pin Present   |
|           |          |      |       | When set, indicates that the analog comparator 0 (-) input pin is present.  |
| 5:0       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

#### Register 17: Device Capabilities 4 (DC4), offset 0x01C

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Ethernet MAC and PHY, GPIOs, and CCP I/Os. The format of this register is consistent with the **RCGC2**, **SCGC2**, and **DCGC2** clock control registers and the **SRCR2** software reset control register.

|               | t 0x01C<br>RO, rese | t 0x5000. | .007F    |         |          |         |                       |  |            |           |           |           |          |                              |         |         |
|---------------|---------------------|-----------|----------|---------|----------|---------|-----------------------|--|------------|-----------|-----------|-----------|----------|------------------------------|---------|---------|
|               | 31                  | 30        | 29       | 28      | 27       | 26      | 25                    | 24   | 23         | 22        | 21        | 20        | 19       | 18                           | 17      | 16      |
|               | reserved            | EPHY0     | reserved | EMAC0   | ľ        |         |                       |  |            | rese      | rved      |           |          |                              |         |         |
| Type<br>Reset | RO<br>0             | RO<br>1   | RO<br>0  | RO<br>1 | RO<br>0  | RO<br>0 | RO<br>0               | RO<br>0  | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0  | RO<br>0                      | RO<br>0 | RO<br>0 |
|               | 15                  | 14        | 13       | 12      | 11       | 10      | 9                     | 8  | 7          | 6         | 5         | 4         | 3        | 2                            | 1       | 0       |
|               |                     |           |          |         | reserved |         | · ·                   |  |            | GPIOG     | GPIOF     | GPIOE     | GPIOD    | GPIOC                        | GPIOB   | GPIOA   |
| Type<br>Reset | RO<br>0             | RO<br>0   | RO<br>0  | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0               | RO<br>0  | RO<br>0    | RO<br>1   | RO<br>1   | RO<br>1   | RO<br>1  | RO<br>1                      | RO<br>1 | RO<br>1 |
| E             | Bit/Field           |           | Nam      | ie      | Тур      | be      | Reset                 | Des  | cription   |           |           |           |          |                              |         |         |
|               | 31                  |           | reserv   | ved     | R        | C       | 0                     | com  |            | with futu | ure produ | ucts, the | value of | erved bit<br>a reserv<br>on. | •       |         |
|               | 30                  |           | EPH.     | Y0      | R        | C       | 1                     | Ethe   | ernet PH   | Y0 Prese  | ent       |           |          |                              |         |         |
|               |                     |           |          |         |          |         |                       | Whe  | en set, in | dicates t | hat Ethe  | rnet PH   | Y modul  | e 0 is pre                   | esent.  |         |
|               | 29                  |           | reserv   | /ed     | R        | D       | 0                     | 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation. |            |           |           |           |          |                              |         |         |
|               | 28                  |           | EMA      | C0      | R        | C       | 1                     | Ethe   | ernet MA   | C0 Pres   | ent       |           |          |                              |         |         |
|               |                     |           |          |         |          |         |                       | Whe  | en set, in | dicates t | hat Ethe  | rnet MA   | C modul  | le 0 is pr                   | esent.  |         |
|               | 27:7                |           | reserv   | ved     | R        | C       | 0                     | com  |            | with futu | ure produ | ucts, the | value of | erved bit<br>a reserv<br>on. | •       |         |
|               | 6                   |           | GPIC     | )G      | R        | C       | 1                     | GPI  | O Port G   | Present   | t         |           |          |                              |         |         |
|               |                     |           |          |         |          |         |                       | Whe  | en set, in | dicates t | hat GPI   | ) Port G  | is prese | ent.                         |         |         |
|               | 5                   |           | GPIC     | DF      | R        | C       | 1                     | GPI  | O Port F   | Present   |           |           |          |                              |         |         |
|               |                     |           |          |         |          |         |                       | Whe  | en set, in | dicates t | hat GPI   | D Port F  | is prese | ent.                         |         |         |
|               | 4                   |           | GPIC     | DE      | R        | C       | 1 GPIO Port E Present |  |            |           |           |           |          |                              |         |         |
|               |                     |           |          |         |          |         |                       | Whe  | en set, in | dicates t | hat GPI   | D Port E  | is prese | ent.                         |         |         |
|               | 3                   |           | GPIC     | DD      | R        | C       | 1                     | GPI  | O Port D   | Present   | t         |           |          |                              |         |         |
|               |                     |           |          |         |          |         |                       | Whe  | en set, in | dicates t | hat GPI   | D Port D  | is prese | ent.                         |         |         |
|               | 2                   |           | GPIC     | C       | R        | C       | 1                     | GPI  | O Port C   | Present   | t         |           |          |                              |         |         |
|               |                     |           |          |         |          |         |                       | Whe  | en set, in | dicates t | hat GPI   | O Port C  | is prese | ent.                         |         |         |

Device Capabilities 4 (DC4) Base 0x400F.E000 Offset 0x01C

| Bit/Field | Name  | Туре | Reset | Description                                      |
|-----------|-------|------|-------|--|
| 1         | GPIOB | RO   | 1     | GPIO Port B Present                              |
|           |       |      |       | When set, indicates that GPIO Port B is present. |
| 0         | GPIOA | RO   | 1     | GPIO Port A Present                              |
|           |       |      |       | When set, indicates that GPIO Port A is present. |

#### Register 18: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

| Offse         | 0x400F.E<br>t 0x100<br>R/W, rese |         | 00040   |         | iog.oto. | с ( с   |          |              |            |           |          |           |           |           |   |          |
|---------------|----------------------------------|---------|---------|---------|----------|---------|----------|--------------|------------|-----------|----------|-----------|-----------|-----------|---|----------|
|               | 31                               | 30      | 29      | 28      | 27       | 26      | 25       | 24           | 23         | 22        | 21       | 20        | 19        | 18        | 17                                      | 16       |
|               |                                  |         | 1       |         |          |         | 1 1      | reserved     |            |           | 1        | 1         |           | 1         | -                                       | ADC      |
| Type<br>Reset | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0  | RO<br>0      | RO<br>0    | RO<br>0   | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0                                 | R/W<br>0 |
| _             | 15                               | 14      | 13      | 12      | 11       | 10      | 9        | 8            | 7          | 6         | 5        | 4         | 3         | 2         | 1                                       | 0        |
|               | · · ·                            |         | rese    | rved    |          | l       | MAXAE    | DCSPD        |            | rese      | rved     | •         | WDT       |           | reserved                                |          |
| Type<br>Reset | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | R/W<br>0 | R/W<br>0     | RO<br>0    | RO<br>0   | RO<br>0  | RO<br>0   | R/W<br>0  | RO<br>0   | RO<br>0                                 | RO<br>0  |
| В             | it/Field                         |         | Nam     | ne      | Ту       | pe      | Reset    | Des          | cription   |           |          |           |           |           |   |          |
|               | 31:17                            |         | reser   | ved     | R        | 0       | 0        | com          |            | with futu | ure prod | ucts, the | value of  | a reser   | t. To prov<br>ved bit sh                |          |
|               | 16                               |         | AD      | С       | R/       | W       | 0        | ADC          | C0 Clock   | Gating    | Control  |           |           |           |   |          |
|               |                                  |         |         |         |          |         |          | rece<br>disa | eives a cl | ock and   | function | s. Other  | wise, the | e unit is | e 0. If set,<br>unclocked<br>e unit gen | d and    |
|               | 15:10                            |         | reser   | ved     | R        | 0       | 0        | com          |            | with futu | ure prod | ucts, the | value of  | a reser   | t. To prov<br>ved bit sh                |          |
|               | 9:8                              |         | MAXAD   | CSPD    | R/       | W       | 0        | ADC          | Sample     | Speed     |          |           |           |           |   |          |
|               |                                  |         |         |         |          |         |          | the          |            | er than t | he maxi  | mum rat   | e. You ca |           | a. You cai<br>le sample                 |          |
|               |                                  |         |         |         |          |         |          | Valu         | ue Desc    | ription   |          |           |           |           |   |          |
|               |                                  |         |         |         |          |         |          | 0x1          | 250K       | sample    | s/secon  | d         |           |           |   |          |
|               |                                  |         |         |         |          |         |          | 0x0          | 125K       | sample    | s/secon  | d         |           |           |   |          |
|               | 7:4                              |         | reser   | ved     | R        | 0       | 0        | com          |            | with futu | ure prod | ucts, the | value of  | a reser   | t. To prov<br>ved bit sh                |          |

Run Mode Clock Gating Control Register 0 (RCGC0)

July 25, 2008

Downloaded from Elcodis.com electronic components distributor

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 3         | WDT      | R/W  | 0     | WDT Clock Gating Control  |
|           |          |      |       | This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault. |
| 2:0       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.                                       |

# Register 19: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

|               | t 0x110<br>R/W, rese | t 0x000 | 00040   |         |         |         |          |              |            |           |           |            |           |           |  |         |
|---------------|----------------------|---------|---------|---------|---------|---------|----------|--------------|------------|-----------|-----------|------------|-----------|-----------|--|---------|
| _             | 31                   | 30      | 29      | 28      | 27      | 26      | 25       | 24           | 23         | 22        | 21        | 20         | 19        | 18        | 17                                     | 16      |
|               |                      |         |         |         |         | •       |          | reserved     | · ·        |           | •         | •          |           | •         |  | ADC     |
| Туре          | RO                   | RO      | RO      | RO      | RO      | RO<br>0 | RO       | RO           | RO<br>0    | RO        | RO        | RO         | RO        | RO        | RO                                     | R/W     |
| eset          | 0                    | 0       | 0       | 0       | 0       | 0       | 0        | 0            |            | 0         | 0         | 0          | 0         | 0         | 0                                      | 0       |
| Г             | 15                   | 14      | 13      | 12      | 11      | 10      | 9        | 8            | 7          | 6         | 5         | 4          | 3         | 2         | 1                                      | 0       |
|               |                      |         | rese    |         | L       |         | MAXAE    |              |            |           | rved      |            | WDT       |           | reserved                               |         |
| Type<br>leset | RO<br>0              | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | R/W<br>0 | R/W<br>0     | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0    | R/W<br>0  | RO<br>0   | RO<br>0                                | RO<br>0 |
|               |                      |         |         |         |         |         |          |              |            |           |           |            |           |           |  |         |
| В             | it/Field             |         | Nam     | e       | Ту      | ре      | Reset    | Des          | cription   |           |           |            |           |           |  |         |
| :             | 31:17                |         | reserv  | ved     | R       | 0       | 0        | Soft         | ware sho   | ould not  | relv on t | he value   | of a res  | erved h   | it. To prov                            | /ide    |
|               | 01.17                |         | reserv  | cu      |         | 0       | Ũ        |              |            |           |           |            |           |           | ved bit sh                             |         |
|               |                      |         |         |         |         |         |          | pres         | served ac  | cross a r | ead-mod   | dify-write | operatio  | on.       |  |         |
|               | 16                   |         | ADO     | 2       | R/      | W       | 0        | ADC          | C0 Clock   | Gating    | Control   |            |           |           |  |         |
|               |                      |         |         |         |         |         |          | rece<br>disa | eives a cl | ock and   | function  | s. Other   | wise, the | e unit is | e 0. If set,<br>unclocke<br>e unit ger | d and   |
|               | 15:10                |         | reserv  | ved     | R       | 0       | 0        | com          |            | with futu | ure prod  | ucts, the  | value of  | a reser   | it. To prov<br>ved bit sh              |         |
|               | 9:8                  |         | MAXAD   | CSPD    | R       | W       | 0        | ADC          | C Sample   | e Speed   |           |            |           |           |  |         |
|               |                      |         |         |         |         |         |          | the          |            | er than t | he maxi   | mum rat    | e. You ca |           | a. You ca<br>le sample                 |         |
|               |                      |         |         |         |         |         |          | Valu         | ue Desc    | ription   |           |            |           |           |  |         |
|               |                      |         |         |         |         |         |          | 0x1          | 250K       | sample    | s/secon   | d          |           |           |  |         |
|               |                      |         |         |         |         |         |          | 0x0          | 40514      | sample    | ,         |            |           |           |  |         |

Sleep Mode Clock Gating Control Register 0 (SCGC0)

| Bit/Field | Name     | Туре | Reset | Description  |
|-----------|----------|------|-------|--|
| 7:4       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |
| 3         | WDT      | R/W  | 0     | WDT Clock Gating Control<br>This bit controls the clock gating for the WDT module. If set, the unit<br>receives a clock and functions. Otherwise, the unit is unclocked and<br>disabled. If the unit is unclocked, a read or write to the unit generates<br>a bus fault. |
| 2:0       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |

# Register 20: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

| Offse         | 0x400F.E<br>t 0x120<br>R/W, rese |         | 00040   |         |         |         |          |                |            |           |           |           |           |         |  |           |
|---------------|----------------------------------|---------|---------|---------|---------|---------|----------|----------------|------------|-----------|-----------|-----------|-----------|---------|--|-----------|
| ſ             | 31                               | 30      | 29      | 28      | 27      | 26      | 25       | 24<br>reserved | 23         | 22        | 21        | 20        | 19        | 18      | 17<br>1                                | 16<br>ADC |
| _ l           |                                  |         |         |         | L       |         |          |                | L          |           |           |           | L         |         |  |           |
| Type<br>Reset | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0        | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0 | RO<br>0                                | R/W<br>0  |
| -             | 15                               | 14      | 13      | 12      | 11      | 10      | 9        | 8              | 7          | 6         | 5         | 4         | 3         | 2       | 1                                      | 0         |
|               | •                                |         | rese    | rved    |         |         | MAXAD    | CSPD           |            | rese      | rved      | •         | WDT       |         | reserved                               |           |
| Type<br>Reset | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | R/W<br>0 | R/W<br>0       | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0   | R/W<br>0  | RO<br>0 | RO<br>0                                | RO<br>0   |
| B             | Bit/Field                        |         | Nam     | ne      | Ту      | ре      | Reset    | Des            | cription   |           |           |           |           |         |  |           |
|               | 31:17                            |         | reserv  | ved     | R       | 0       | 0        | com            | patibility | with fut  | ure produ | ucts, the |           | a reser | t. To prov<br>ved bit sh               |           |
|               | 16                               |         | AD      | C       | R/      | W       | 0        | ADO            | 0 Clock    | Gating    | Control   |           |           |         |  |           |
|               |                                  |         |         |         |         |         |          | rece<br>disa   | ives a cl  | ock and   | function  | s. Other  | wise, the | unit is | e 0. If set,<br>unclocke<br>e unit ger | d and     |
|               | 15:10                            |         | reserv  | ved     | R       | 0       | 0        | com            | patibility | with fut  | ure produ | ucts, the |           | a reser | t. To prov<br>ved bit sh               |           |
|               | 9:8                              |         | MAXAD   | CSPD    | R/      | W       | 0        | ADC            | Sample     | e Speed   |           |           |           |         |  |           |
|               |                                  |         |         |         |         |         |          | the            |            | er than t | he maxii  | mum rat   | e. You ca |         | a. You ca<br>le sample                 |           |
|               |                                  |         |         |         |         |         |          | Val            | ue Desc    | ription   |           |           |           |         |  |           |
|               |                                  |         |         |         |         |         |          | 0x1            | 250K       | sample    | s/second  | d         |           |         |  |           |
|               |                                  |         |         |         |         |         |          | 0x0            | 125K       | sample    | s/second  | d         |           |         |  |           |

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

| Bit/Field | Name     | Туре | Reset | Description  |
|-----------|----------|------|-------|--|
| 7:4       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |
| 3         | WDT      | R/W  | 0     | WDT Clock Gating Control<br>This bit controls the clock gating for the WDT module. If set, the unit<br>receives a clock and functions. Otherwise, the unit is unclocked and<br>disabled. If the unit is unclocked, a read or write to the unit generates<br>a bus fault. |
| 2:0       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |

#### Register 21: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

| Offset        | 0x400F.E<br>t 0x104<br>R/W, rese |         | 00000   |         | 5       | <b>(</b> – | - ,      |               |                      |                        |  |           |           |             |           |          |
|---------------|----------------------------------|---------|---------|---------|---------|------------|----------|---------------|----------------------|------------------------|--|-----------|-----------|-------------|-----------|----------|
|               | 31                               | 30      | 29      | 28      | 27      | 26         | 25       | 24            | 23                   | 22                     | 21   | 20        | 19        | 18          | 17        | 16       |
|               | - T                              |         | rese    | rved    | 1       | 1          | COMP1    | COMP0         |                      | 1                      | reserved   |           |           | TIMER2      | TIMER1    | TIMER0   |
| Type<br>Reset | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | R/W<br>0 | R/W<br>0      | RO<br>0              | RO<br>0                | RO<br>0  | RO<br>0   | RO<br>0   | R/W<br>0    | R/W<br>0  | R/W<br>0 |
| _             | 15                               | 14      | 13      | 12      | 11      | 10         | 9        | 8             | 7                    | 6                      | 5  | 4         | 3         | 2           | 1         | 0        |
|               | ľ                                |         | 1       |         | 1       | reserved   |          | 1             |                      | 1                      | •  | SSI0      |           | reserved    |           | UART0    |
| Type<br>Reset | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0  | RO<br>0       | RO<br>0              | RO<br>0                | RO<br>0  | R/W<br>0  | RO<br>0   | RO<br>0     | RO<br>0   | R/W<br>0 |
|               |                                  |         |         |         |         |            |          |               |                      |                        |  |           |           |             |           |          |
| В             | it/Field                         |         | Nam     | ne      | Ту      | ре         | Reset    | Des           | cription             |                        |  |           |           |             |           |          |
| :             | 31:26                            |         | reserv  | ved     | R       | 0          | 0        | com           | patibility           | with fut               | rely on th<br>ure produ<br>read-moc                  | ucts, the | value of  | f a reserv  |           |          |
|               | 25                               |         | COM     | P1      | R       | W          | 0        | Ana           | log Com              | parator                | 1 Clock (  | Gating    |           |             |           |          |
|               |                                  |         |         |         |         |            |          | rece<br>disa  | ives a c             | lock and               | clock gati<br>function<br>unclock                    | s. Other  | wise, the | e unit is u | inclocke  | d and    |
|               | 24                               |         | COM     | P0      | R/      | W          | 0        | Ana           | log Com              | parator                | 0 Clock (  | Gating    |           |             |           |          |
|               |                                  |         |         |         |         |            |          | rece<br>disa  | ives a c             | lock and               | clock gati<br>function<br>unclock                    | s. Other  | wise, the | e unit is u | inclocke  | d and    |
|               | 23:19                            |         | reserv  | /ed     | R       | 0          | 0        | com           | patibility           | with fut               | rely on th<br>ure produ<br>read-mod                  | ucts, the | value of  | f a reserv  |           |          |
|               | 18                               |         | TIME    | R2      | R       | W          | 0        | Time          | er 2 Cloo            | k Gating               | g Control  |           |           |             |           |          |
|               |                                  |         |         |         |         |            |          | lf se<br>uncl | t, the ur<br>ocked a | iit receiv<br>nd disab | clock gat<br>es a cloc<br>bled. If the<br>bus fault. | k and fu  | nctions.  | Otherwis    | se, the u | nit is   |

Run Mode Clock Gating Control Register 1 (RCGC1)

| Bit/Field | Name     | Туре | Reset | Description  |
|-----------|----------|------|-------|--|
| 17        | TIMER1   | R/W  | 0     | Timer 1 Clock Gating Control   |
|           |          |      |       | This bit controls the clock gating for General-Purpose Timer module 1.<br>If set, the unit receives a clock and functions. Otherwise, the unit is<br>unclocked and disabled. If the unit is unclocked, reads or writes to the<br>unit will generate a bus fault. |
| 16        | TIMER0   | R/W  | 0     | Timer 0 Clock Gating Control   |
|           |          |      |       | This bit controls the clock gating for General-Purpose Timer module 0.<br>If set, the unit receives a clock and functions. Otherwise, the unit is<br>unclocked and disabled. If the unit is unclocked, reads or writes to the<br>unit will generate a bus fault. |
| 15:5      | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |
| 4         | SSI0     | R/W  | 0     | SSI0 Clock Gating Control  |
|           |          |      |       | This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.                            |
| 3:1       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |
| 0         | UART0    | R/W  | 0     | UART0 Clock Gating Control   |
|           |          |      |       | This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate  |

a bus fault.

# Register 22: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

| Offset        | 0x400F.E<br>t 0x114<br>R/W, rese |         | 00000   |         |         |          |          |               |            |                       |   |           |           |             |           |          |
|---------------|----------------------------------|---------|---------|---------|---------|----------|----------|---------------|------------|-----------------------|---|-----------|-----------|-------------|-----------|----------|
|               | 31                               | 30      | 29      | 28      | 27      | 26       | 25       | 24            | 23         | 22                    | 21  | 20        | 19        | 18          | 17        | 16       |
|               | '                                |         | rese    | rved    |         |          | COMP1    | COMP0         |            |                       | reserved  |           |           | TIMER2      | TIMER1    | TIMER0   |
| Type<br>Reset | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | R/W<br>0 | R/W<br>0      | RO<br>0    | RO<br>0               | RO<br>0   | RO<br>0   | RO<br>0   | R/W<br>0    | R/W<br>0  | R/W<br>0 |
| _             | 15                               | 14      | 13      | 12      | 11      | 10       | 9        | 8             | 7          | 6                     | 5   | 4         | 3         | 2           | 1         | 0        |
|               | ſ                                |         | 1       |         |         | reserved |          |               |            |                       |   | SSI0      |           | reserved    |           | UART0    |
| Type<br>Reset | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0  | RO<br>0       | RO<br>0    | RO<br>0               | RO<br>0   | R/W<br>0  | RO<br>0   | RO<br>0     | RO<br>0   | R/W<br>0 |
| В             | it/Field                         |         | Nam     | ie      | Ту      | pe       | Reset    | Des           | cription   |                       |   |           |           |             |           |          |
| :             | 31:26                            |         | reserv  | ved     | R       | 0        | 0        | com           | patibility | with fut              | rely on tl<br>ure produ<br>ead-moo                  | ucts, the | value of  | a reserv    |           |          |
|               | 25                               |         | COM     | P1      | R/      | W        | 0        | Ana           | log Com    | parator               | 1 Clock (   | Gating    |           |             |           |          |
|               |                                  |         |         |         |         |          |          | rece<br>disa  | eives a cl | ock and               | clock gati<br>function<br>unclock                   | s. Other  | wise, the | e unit is u | Inclocke  | d and    |
|               | 24                               |         | COM     | P0      | R/      | W        | 0        | Ana           | log Com    | parator               | 0 Clock (   | Gating    |           |             |           |          |
|               |                                  |         |         |         |         |          |          | rece<br>disa  | eives a cl | ock and               | clock gati<br>function<br>unclock                   | s. Other  | wise, the | e unit is u | inclocke  | d and    |
| :             | 23:19                            |         | reserv  | ved     | R       | 0        | 0        | com           | patibility | with fut              | rely on tl<br>ure produ<br>ead-moo                  | ucts, the | value of  | a reserv    | •         |          |
|               | 18                               |         | TIME    | R2      | R/      | W        | 0        | Tim           | er 2 Cloc  | k Gating              | g Control   |           |           |             |           |          |
|               |                                  |         |         |         |         |          |          | lf se<br>uncl | et, the un | it receiv<br>nd disab | clock gat<br>es a cloc<br>led. If the<br>ous fault. | k and fu  | nctions.  | Otherwis    | se, the u | nit is   |

Sleep Mode Clock Gating Control Register 1 (SCGC1)

| Bit/Field | Name     | Туре | Reset | Description  |
|-----------|----------|------|-------|--|
| 17        | TIMER1   | R/W  | 0     | Timer 1 Clock Gating Control   |
|           |          |      |       | This bit controls the clock gating for General-Purpose Timer module 1.<br>If set, the unit receives a clock and functions. Otherwise, the unit is<br>unclocked and disabled. If the unit is unclocked, reads or writes to the<br>unit will generate a bus fault. |
| 16        | TIMER0   | R/W  | 0     | Timer 0 Clock Gating Control   |
|           |          |      |       | This bit controls the clock gating for General-Purpose Timer module 0.<br>If set, the unit receives a clock and functions. Otherwise, the unit is<br>unclocked and disabled. If the unit is unclocked, reads or writes to the<br>unit will generate a bus fault. |
| 15:5      | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |
| 4         | SSI0     | R/W  | 0     | SSI0 Clock Gating Control  |
|           |          |      |       | This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.                            |
| 3:1       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |
| 0         | UART0    | R/W  | 0     | UART0 Clock Gating Control   |
|           |          |      |       | This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate  |

a bus fault.

# Register 23: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

|               | t 0x124<br>R/W, rese | et 0x000 | 00000   |         |         |          |          |               |                        |                       |  |           |           |             |           |          |
|---------------|----------------------|----------|---------|---------|---------|----------|----------|---------------|------------------------|-----------------------|--|-----------|-----------|-------------|-----------|----------|
| _             | 31                   | 30       | 29      | 28      | 27      | 26       | 25       | 24            | 23                     | 22                    | 21   | 20        | 19        | 18          | 17        | 16       |
|               | '                    |          | rese    | rved    |         | •        | COMP1    | COMP0         |                        | •                     | reserved   |           |           | TIMER2      | TIMER1    | TIMER    |
| Type<br>Reset | RO<br>0              | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | R/W<br>0 | R/W<br>0      | RO<br>0                | RO<br>0               | RO<br>0  | RO<br>0   | RO<br>0   | R/W<br>0    | R/W<br>0  | R/W<br>0 |
| _             | 15                   | 14       | 13      | 12      | 11      | 10       | 9        | 8             | 7                      | 6                     | 5  | 4         | 3         | 2           | 1         | 0        |
|               |                      |          | •       |         |         | reserved | •        | •             |                        |                       |  | SSI0      |           | reserved    |           | UART0    |
| Type<br>Reset | RO<br>0              | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0  | RO<br>0       | RO<br>0                | RO<br>0               | RO<br>0  | R/W<br>0  | RO<br>0   | RO<br>0     | RO<br>0   | R/W<br>0 |
| В             | it/Field             |          | Nam     | ie      | Ту      | ре       | Reset    | Des           | cription               |                       |  |           |           |             |           |          |
| :             | 31:26                |          | reserv  | /ed     | R       | 0        | 0        | com           | patibility             | with fut              | rely on th<br>ure produ<br>read-moc                  | ucts, the | value of  | a reserv    |           |          |
|               | 25                   |          | COM     | P1      | R       | W        | 0        | Ana           | log Com                | parator               | 1 Clock (  | Gating    |           |             |           |          |
|               |                      |          |         |         |         |          |          | rece<br>disa  | eives a c              | lock and              | clock gati<br>I function<br>S unclocke               | s. Other  | wise, the | e unit is u | inclocke  | d and    |
|               | 24                   |          | COM     | P0      | R/      | W        | 0        | Ana           | log Com                | parator               | 0 Clock (  | Gating    |           |             |           |          |
|               |                      |          |         |         |         |          |          | rece<br>disa  | eives a c              | lock and              | clock gati<br>I function<br>S unclocke               | s. Other  | wise, the | e unit is u | inclocke  | d and    |
| :             | 23:19                |          | reserv  | /ed     | R       | 0        | 0        | com           | patibility             | with fut              | rely on th<br>ure produ<br>read-mod                  | ucts, the | value of  | a reserv    |           |          |
|               | 18                   |          | TIME    | R2      | R       | W        | 0        | Tim           | er 2 Cloo              | k Gatin               | g Control  |           |           |             |           |          |
|               |                      |          |         |         |         |          |          | lf se<br>uncl | et, the un<br>locked a | it receiv<br>nd disat | clock gat<br>es a cloc<br>bled. If the<br>bus fault. | k and fu  | nctions.  | Otherwis    | se, the u | nit is   |

Deep Sleep Mode Clock Gating Control Register 1 (DCGC1) Base 0x400F.E000

| Bit/Field | Name     | Туре | Reset | Description  |
|-----------|----------|------|-------|--|
| 17        | TIMER1   | R/W  | 0     | Timer 1 Clock Gating Control   |
|           |          |      |       | This bit controls the clock gating for General-Purpose Timer module 1.<br>If set, the unit receives a clock and functions. Otherwise, the unit is<br>unclocked and disabled. If the unit is unclocked, reads or writes to the<br>unit will generate a bus fault. |
| 16        | TIMER0   | R/W  | 0     | Timer 0 Clock Gating Control   |
|           |          |      |       | This bit controls the clock gating for General-Purpose Timer module 0.<br>If set, the unit receives a clock and functions. Otherwise, the unit is<br>unclocked and disabled. If the unit is unclocked, reads or writes to the<br>unit will generate a bus fault. |
| 15:5      | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |
| 4         | SSI0     | R/W  | 0     | SSI0 Clock Gating Control  |
|           |          |      |       | This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.                            |
| 3:1       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |
| 0         | UART0    | R/W  | 0     | UART0 Clock Gating Control   |
|           |          |      |       | This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate  |

a bus fault.

#### Register 24: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

| Base 0x400F.E000<br>Offset 0x108<br>Type R/W, reset 0x00000000 |          |          |          |          |          |         |                             |  |   |                                      |          |   |           |           |          |         |  |
|--|----------|----------|----------|----------|----------|---------|-----------------------------|--|---|--------------------------------------|----------|---|-----------|-----------|----------|---------|--|
|  | 31       | 30       | 29       | 28       | 27       | 26      | 25                          | 24   | 23  | 22                                   | 21       | 20  | 19        | 18        | 17       | 16      |  |
|  | reserved | EPHY0    | reserved | EMAC0    | I        |         |                             |  |   | rese                                 | rved     |   | 1         |           | 1        |         |  |
| Type<br>Reset  | RO<br>0  | R/W<br>0 | RO<br>0  | R/W<br>0 | RO<br>0  | RO<br>0 | RO<br>0                     | RO<br>0  | RO<br>0   | RO<br>0                              | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0  | RO<br>0 |  |
|  | 15       | 14       | 13       | 12       | 11       | 10      | 9                           | 8  | 7   | 6                                    | 5        | 4   | 3         | 2         | 1        | 0       |  |
|  |          |          | •        |          | reserved |         |                             |  |   | GPIOG                                | GPIOF    | GPIOE   | GPIOD     | GPIOC     | GPIOB    | GPIOA   |  |
| Туре   | RO       | RO       | RO<br>0  | RO<br>0  | RO       | RO      | RO                          | RO   | RO<br>0   | R/W                                  | R/W<br>0 | R/W   | R/W       | R/W       | R/W      | R/W     |  |
| Reset  | 0        | 0        | U        | 0        | 0        | 0       | 0                           | 0  | 0   | 0                                    | U        | 0   | 0         | 0         | 0        | 0       |  |
| Bit/Field  |          |          | Name     |          | Туре     |         | Reset                       | Des  | Description   |                                      |          |   |           |           |          |         |  |
|  | 31       |          | reserv   | R        | )        | 0       | com                         |  |   |                                      |          | the value of a reserved bit. To provide<br>ducts, the value of a reserved bit should be<br>odify-write operation. |           |           |          |         |  |
| 30   |          |          | EPH.     | R/W      |          | 0       | PHY0 Clock Gating Control   |  |   |                                      |          |   |           |           |          |         |  |
|  |          |          |          |          |          |         |                             | This bit controls the clock gating for Ethernet PHY unit 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |   |                                      |          |   |           |           |          |         |  |
| 29   |          |          | reserved |          | RO       |         | 0                           | com  | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |                                      |          |   |           |           |          |         |  |
| 28   |          |          | EMA      | R/W      |          | 0       | MAC0 Clock Gating Control   |  |   |                                      |          |   |           |           |          |         |  |
|  |          |          |          |          |          |         |                             | rece<br>disa   | ives a c  | rols the c<br>lock and<br>he unit is | function | s. Other  | wise, the | unit is u | inclocke | d and   |  |
| 27:7   |          |          | reserved |          | RO       |         | 0                           | com  | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.  |                                      |          |   |           |           |          |         |  |
| 6  |          | GPIOG    |          | R/W      |          | 0       | Port G Clock Gating Control |  |   |                                      |          |   |           |           |          |         |  |
|  |          |          |          |          |          |         |                             | This bit controls the clock gating for Port G. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.              |   |                                      |          |   |           |           |          |         |  |

Run Mode Clock Gating Control Register 2 (RCGC2)

| Bit/Field | Name  | Туре | Reset | Description   |
|-----------|-------|------|-------|---|
| 5         | GPIOF | R/W  | 0     | Port F Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port F. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 4         | GPIOE | R/W  | 0     | Port E Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port E. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 3         | GPIOD | R/W  | 0     | Port D Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 2         | GPIOC | R/W  | 0     | Port C Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 1         | GPIOB | R/W  | 0     | Port B Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 0         | GPIOA | R/W  | 0     | Port A Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port A. If set, the unit receives a<br>clock and functions. Otherwise, the unit is unclocked and disabled. If  |

This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

# Register 25: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

| Offse         | 0x400F.E<br>t 0x118<br>R/W, rese |          | 00000    |          | 0        | , ,     | ,       |   |            |                                       |           |           |           |           |          |          |  |  |  |  |
|---------------|----------------------------------|----------|----------|----------|----------|---------|---------|---|------------|---------------------------------------|-----------|-----------|-----------|-----------|----------|----------|--|--|--|--|
|               | 31                               | 30       | 29       | 28       | 27       | 26      | 25      | 24  | 23         | 22                                    | 21        | 20        | 19        | 18        | 17       | 16       |  |  |  |  |
|               | reserved                         | EPHY0    | reserved | EMAC0    | 1        |         | , ,     |   |            | rese                                  | rved      |           |           |           |          |          |  |  |  |  |
| Туре          | RO<br>0                          | R/W<br>0 | RO<br>0  | R/W<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0    | RO<br>0                               | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0  | RO<br>0  |  |  |  |  |
| Reset         | U                                | U        | 0        | U        | U        | 0       | U       | 0   | 0          | 0                                     | U         | 0         | 0         | 0         | 0        | U        |  |  |  |  |
|               | 15                               | 14       | 13       | 12       | 11       | 10      | 9       | 8   | 7          | 6                                     | 5         | 4         | 3         | 2         | 1        | 0        |  |  |  |  |
|               |                                  |          |          |          | reserved |         |         |   |            | GPIOG                                 | GPIOF     | GPIOE     | GPIOD     | GPIOC     | GPIOB    | GPIOA    |  |  |  |  |
| Type<br>Reset | RO<br>0                          | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0    | R/W<br>0                              | R/W<br>0  | R/W<br>0  | R/W<br>0  | R/W<br>0  | R/W<br>0 | R/W<br>0 |  |  |  |  |
| Reset         | 0                                | 0        | 0        | 0        | 0        | 0       | 0       | 0   | 0          | 0                                     | 0         | 0         | 0         | 0         | 0        | 0        |  |  |  |  |
| E             | Bit/Field                        |          | Nam      | ie       | Тур      | e       | Reset   | Des   | cription   |                                       |           |           |           |           |          |          |  |  |  |  |
| 31 reserved   |                                  |          |          |          | RC       | D       | 0       | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |            |                                       |           |           |           |           |          |          |  |  |  |  |
|               | 30                               |          | EPH'     | Y0       | R/V      | N       | 0       | PHY   | 0 Clock    | Gating (                              | Control   |           |           |           |          |          |  |  |  |  |
|               | 30 EPHY0                         |          |          |          |          |         |         | rece<br>disa  | ives a c   | rols the c<br>lock and<br>ne unit is  | function  | s. Other  | wise, the | unit is u | inclocke | d and    |  |  |  |  |
|               | 29                               |          | reserv   | ved      | RC       | D       | 0       | com   | patibility | ould not<br>with futu<br>cross a re   | ire produ | ucts, the | value of  | a reserv  |          |          |  |  |  |  |
|               | 28                               |          | EMA      | C0       | R/V      | N       | 0       | MAC   | C0 Clock   | Gating                                | Control   |           |           |           |          |          |  |  |  |  |
|               |                                  |          |          |          |          |         |         | rece<br>disa  | ives a c   | rols the c<br>lock and<br>ne unit is  | function  | s. Other  | wise, the | unit is u | inclocke | d and    |  |  |  |  |
|               | 27:7                             |          | reserv   | ved      | RC       | )       | 0       | com   | patibility | ould not i<br>with futu<br>cross a re | ire produ | ucts, the | value of  | a reserv  | •        |          |  |  |  |  |

Sleep Mode Clock Gating Control Register 2 (SCGC2)

July 25, 2008

| Bit/Field | Name  | Туре | Reset | Description   |
|-----------|-------|------|-------|---|
| 6         | GPIOG | R/W  | 0     | Port G Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port G. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 5         | GPIOF | R/W  | 0     | Port F Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port F. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 4         | GPIOE | R/W  | 0     | Port E Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port E. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 3         | GPIOD | R/W  | 0     | Port D Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 2         | GPIOC | R/W  | 0     | Port C Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 1         | GPIOB | R/W  | 0     | Port B Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 0         | GPIOA | R/W  | 0     | Port A Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If   |

the unit is unclocked, reads or writes to the unit will generate a bus fault.

# Register 26: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

| Offse         | 0x400F.E<br>t 0x128<br>R/W, rese |          | 00000    |          |          |         |         | , ,          |            |                                       |           |           |           |           |          |          |
|---------------|----------------------------------|----------|----------|----------|----------|---------|---------|--------------|------------|---------------------------------------|-----------|-----------|-----------|-----------|----------|----------|
|               | 31                               | 30       | 29       | 28       | 27       | 26      | 25      | 24           | 23         | 22                                    | 21        | 20        | 19        | 18        | 17       | 16       |
|               | reserved                         | EPHY0    | reserved | EMAC0    | 1        |         | т т<br> |              |            | rese                                  | rved      | ſ         | I         |           |          |          |
| Туре          | RO<br>0                          | R/W<br>0 | RO<br>0  | R/W<br>0 | RO<br>0  | RO<br>0 | RO      | RO<br>0      | RO<br>0    | RO<br>0                               | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0  | RO       |
| Reset         | U                                | 0        | U        | U        | 0        | 0       | 0       | U            | 0          | 0                                     | 0         | 0         | 0         | U         | 0        | 0        |
|               | 15                               | 14       | 13       | 12       | 11       | 10      | 9       | 8            | 7          | 6                                     | 5         | 4         | 3         | 2         | 1        | 0        |
|               |                                  |          |          |          | reserved |         |         |              | I          | GPIOG                                 | GPIOF     | GPIOE     | GPIOD     | GPIOC     | GPIOB    | GPIOA    |
| Type<br>Reset | RO<br>0                          | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0      | RO<br>0    | R/W<br>0                              | R/W<br>0  | R/W<br>0  | R/W<br>0  | R/W<br>0  | R/W<br>0 | R/W<br>0 |
| Reset         | 0                                | 0        | 0        | 0        | 0        | 0       | 0       | 0            | 0          | 0                                     | 0         | 0         | 0         | 0         | 0        | 0        |
| E             | Bit/Field                        |          | Nam      | ie       | Тур      | e       | Reset   | Des          | cription   |                                       |           |           |           |           |          |          |
|               | 31 reserved                      |          |          |          |          | )       | 0       | com          | patibility | ould not i<br>with futu<br>cross a re | ure produ | ucts, the | value of  | a reserv  |          |          |
|               | 30                               |          | EPH      | Y0       | R/\      | N       | 0       | PHY          | 0 Clock    | Gating (                              | Control   |           |           |           |          |          |
|               | 30 EPHY0                         |          |          |          |          |         |         | rece<br>disa | ives a c   | rols the c<br>lock and<br>he unit is  | function  | s. Other  | wise, the | unit is u | inclocke | d and    |
|               | 29                               |          | reserv   | ved      | R        | D       | 0       | com          | patibility | ould not i<br>with futu<br>cross a re | ure produ | ucts, the | value of  | a reserv  |          |          |
|               | 28                               |          | EMA      | C0       | R/\      | N       | 0       | MAG          | C0 Clock   | Gating                                | Control   |           |           |           |          |          |
|               |                                  |          |          |          |          |         |         | rece<br>disa | ives a c   | rols the c<br>lock and<br>he unit is  | function  | s. Other  | wise, the | unit is u | inclocke | d and    |
|               | 27:7                             |          | reserv   | ved      | R        | D       | 0       | com          | patibility | ould not i<br>with futu<br>cross a re | ure produ | ucts, the | value of  | a reserv  | •        |          |

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

| Bit/Field | Name  | Туре | Reset | Description   |
|-----------|-------|------|-------|---|
| 6         | GPIOG | R/W  | 0     | Port G Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port G. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 5         | GPIOF | R/W  | 0     | Port F Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port F. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 4         | GPIOE | R/W  | 0     | Port E Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port E. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 3         | GPIOD | R/W  | 0     | Port D Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 2         | GPIOC | R/W  | 0     | Port C Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 1         | GPIOB | R/W  | 0     | Port B Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 0         | GPIOA | R/W  | 0     | Port A Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If   |

the unit is unclocked, reads or writes to the unit will generate a bus fault.

## Register 27: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register.

| Base<br>Offse            | 0x400F.E<br>t 0x040<br>R/W, rese | 000     | 00000                   |         |               |         |                 |   |                         |                        |          |                         |  |         |                           |         |  |  |
|--------------------------|----------------------------------|---------|-------------------------|---------|---------------|---------|-----------------|---|-------------------------|------------------------|----------|-------------------------|--|---------|---------------------------|---------|--|--|
| _                        | 31                               | 30      | 29                      | 28      | 27            | 26      | 25              | 24  | 23                      | 22                     | 21       | 20                      | 19   | 18      | 17                        | 16      |  |  |
|                          |                                  |         | •                       |         |               |         |                 | reserved  |                         |                        |          | 1                       |  |         | 1                         | ADC     |  |  |
| Туре                     | RO                               | RO      | RO                      | RO      | RO            | RO      | RO              | RO  | RO                      | RO                     | RO       | RO                      | RO   | RO      | RO                        | R/W     |  |  |
| Reset                    | 0                                | 0       | 0                       | 0       | 0             | 0       | 0               | 0   | 0                       | 0                      | 0        | 0                       | 0  | 0       | 0                         | 0       |  |  |
|                          | 15                               | 14      | 13                      | 12      | 11            | 10      | 9               | 8   | 7                       | 6                      | 5        | 4                       | 3  | 2       | 1                         | 0       |  |  |
|                          |                                  |         |                         |         |               | res     | erved           |   |                         |                        |          |                         | WDT  |         | reserved                  |         |  |  |
| Type<br>Reset            | RO<br>0                          | RO<br>0 | RO<br>0                 | RO<br>0 | RO<br>0       | RO<br>0 | RO<br>0         | RO<br>0   | RO<br>0                 | RO<br>0                | RO<br>0  | RO<br>0                 | R/W<br>0   | RO<br>0 | RO<br>0                   | RO<br>0 |  |  |
| Bit/Field<br>31:17<br>16 |                                  |         | Name<br>reserved<br>ADC |         | Ty<br>R<br>R/ | 0       | Reset<br>0<br>0 | Description<br>Software should not rely on the val<br>compatibility with future products, t<br>preserved across a read-modify-with<br>ADC0 Reset Control<br>Reset control for SAR ADC module  |                         |                        |          | ucts, the<br>dify-write | ne value of a reserved bit should be it operation. |         |                           |         |  |  |
|                          | 15:4                             |         | reserv                  |         | R             |         | 0               | com<br>pres   | patibility<br>served ac | with futi<br>cross a r | ure prod | ucts, the               | value of   | a reser | it. To prov<br>ved bit sh |         |  |  |
|                          | 3                                |         | WD                      | Т       | R/            | W       | 0               |   | T Reset (               |                        | tchdog u | ınit.                   |  |         |                           |         |  |  |
|                          | 2:0                              |         | reserved                |         | R             | 0       | 0               | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |                         |                        |          |                         |  |         |                           |         |  |  |

Software Reset Control 0 (SRCR0)

## Register 28: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the Device Capabilities 2 (DC2) register.

Software Reset Control 1 (SRCR1) Base 0x400F.E000 Offset 0x044 Type R/W, reset 0x00000000

|               | 31       | 30      | 29       | 28      | 27      | 26       | 25       | 24       | 23         | 22        | 21        | 20        | 19      | 18                             | 17       | 16           |
|---------------|----------|---------|----------|---------|---------|----------|----------|----------|------------|-----------|-----------|-----------|---------|--------------------------------|----------|--------------|
|               | ſ        |         | resei    | ved     | l l     |          | COMP1    | COMP0    |            |           | reserved  | r i       |         | TIMER2                         | TIMER1   | TIMER0       |
| Type<br>Reset | RO<br>0  | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0  | R/W<br>0 | R/W<br>0 | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0 | R/W<br>0                       | R/W<br>0 | R/W<br>0     |
|               | 15       | 14      | 13       | 12      | 11      | 10       | 9        | 8        | 7          | 6         | 5         | 4         | 3       | 2                              | 1        | 0            |
|               | , i      |         |          |         |         | reserved |          |          |            |           | -         | SSI0      |         | reserved                       |          | UART0        |
| Type<br>Reset | RO<br>0  | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0    | RO<br>0   | RO<br>0   | R/W<br>0  | RO<br>0 | RO<br>0                        | RO<br>0  | <br>R/W<br>0 |
| Reber         | 0        | Ū       | Ū        | Ū       | Ū       | 0        | Ŭ        | Ū        | 0          | Ŭ         | Ŭ         | Ū         | Ũ       | Ū                              | 0        | Ū            |
| В             | it/Field |         | Nam      | е       | Ту      | ре       | Reset    | Des      | cription   |           |           |           |         |                                |          |              |
| :             | 31:26    |         | reserv   | red     | R       | С        | 0        | com      | patibility | with fut  |           | ucts, the | value o | erved bit<br>f a reserv<br>on. |          |              |
|               | 25       |         | COM      | P1      | R/      | W        | 0        | Ana      | log Com    | p 1 Res   | et Contro | bl        |         |                                |          |              |
|               |          |         |          |         |         |          |          | Res      | et contro  | l for ana | alog com  | parator 1 |         |                                |          |              |
|               | 24       |         | COM      | P0      | R/      | W        | 0        | Ana      | log Com    | p 0 Res   | et Contro | bl        |         |                                |          |              |
|               |          |         |          |         |         |          |          | Res      | et contro  | l for ana | alog com  | parator 0 |         |                                |          |              |
| 23:19         |          |         | reserved |         | RO      |          | 0        | com      | patibility | with fut  | •         | ucts, the | value o | erved bit<br>f a reserv<br>on. | •        |              |
|               | 18       |         | TIME     | R2      | R/      | W        | 0        | Time     | er 2 Rese  | et Contr  | ol        |           |         |                                |          |              |
|               |          |         |          |         |         |          |          | Res      | et contro  | l for Ge  | neral-Pur | rpose Tin | ner moo | dule 2.                        |          |              |
|               | 17       |         | TIME     | R1      | R/      | W        | 0        | Time     | er 1 Rese  | et Contr  | ol        |           |         |                                |          |              |
|               |          |         |          |         |         |          |          | Res      | et contro  | l for Ge  | neral-Pur | rpose Tin | ner moo | dule 1.                        |          |              |
|               | 16       |         | TIME     | R0      | R/      | W        | 0        | Time     | er 0 Rese  | et Contr  | ol        |           |         |                                |          |              |
|               |          |         |          |         |         |          |          | Res      | et contro  | l for Ge  | neral-Pur | rpose Tin | ner moo | dule 0.                        |          |              |
|               | 15:5     |         | reserv   | red     | R       | C        | 0        | com      | patibility | with fut  |           | ucts, the | value o | erved bit<br>f a reserv<br>on. |          |              |
|               | 4        |         | SSI      | D       | R/      | W        | 0        | SSI      | ) Reset (  | Control   |           |           |         |                                |          |              |
|               |          |         |          |         |         |          |          | Res      | et contro  | l for SS  | l unit 0. |           |         |                                |          |              |
|               | 3:1      |         | reserv   | red     | R       | С        | 0        | com      | patibility | with fut  |           | ucts, the | value o | erved bit<br>f a reserv<br>on. |          |              |
|               | 0        |         | UAR      | ГО      | R/      | W        | 0        | UAF      | RT0 Rese   | et Contro | ol        |           |         |                                |          |              |
|               |          |         |          |         |         |          |          | Res      | et contro  | l for UA  | RT unit 0 | ).        |         |                                |          |              |

## Register 29: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the Device Capabilities 4 (DC4) register.

| Offse         | 0x400F.E<br>et 0x048<br>R/W, rese |          | 0000     |          |          |         |         |   |            |            |           |            |                                   |          |          |          |
|---------------|-----------------------------------|----------|----------|----------|----------|---------|---------|---|------------|------------|-----------|------------|-----------------------------------|----------|----------|----------|
| .)po          | 31                                | 30       | 29       | 28       | 27       | 26      | 25      | 24  | 23         | 22         | 21        | 20         | 19                                | 18       | 17       | 16       |
|               | reserved                          | EPHY0    | reserved | EMAC0    | 1        |         |         |   |            | rese       | rved      |            | 1                                 |          |          |          |
| Type<br>Reset | RO<br>0                           | R/W<br>0 | RO<br>0  | R/W<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0    | RO<br>0    | RO<br>0   | RO<br>0    | RO<br>0                           | RO<br>0  | RO<br>0  | RO<br>0  |
|               | 15                                | 14       | 13       | 12       | 11       | 10      | 9       | 8   | 7          | 6          | 5         | 4          | 3                                 | 2        | 1        | 0        |
|               |                                   |          | 1        |          | reserved |         | · ·     |   |            | GPIOG      | GPIOF     | GPIOE      | GPIOD                             | GPIOC    | GPIOB    | GPIOA    |
| Type<br>Reset | RO<br>0                           | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0    | R/W<br>0   | R/W<br>0  | R/W<br>0   | R/W<br>0                          | R/W<br>0 | R/W<br>0 | R/W<br>0 |
| E             | Bit/Field                         |          | Nam      | ne       | Ту       | pe      | Reset   | Des   | cription   |            |           |            |                                   |          |          |          |
|               | 31                                |          | reserv   | ved      | R        | 0       | 0       | Software should not rely on the value of a reserved bit. To prov<br>compatibility with future products, the value of a reserved bit sh<br>preserved across a read-modify-write operation. |            |            |           |            |                                   |          |          |          |
|               | 30                                |          | EPH.     | Y0       | R/       | W       | 0       | PHY   | 0 Reset    | Control    |           |            |                                   |          |          |          |
|               |                                   |          |          |          |          |         |         | Res   | et contro  | ol for Eth | ernet PH  | IY unit 0  |                                   |          |          |          |
| 29            |                                   |          | reserved |          | R        | 0       | 0       | Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved b preserved across a read-modify-write operation.                 |            |            |           |            |                                   |          |          |          |
|               | 28                                |          | EMA      | C0       | R/       | W       | 0       | MAG   | C0 Rese    | t Control  |           |            |                                   |          |          |          |
|               |                                   |          |          |          |          |         |         | Res   | et contro  | ol for Eth | ernet MA  | AC unit C  | ).                                |          |          |          |
|               | 27:7                              |          | reserv   | ved      | R        | 0       | 0       | com   | patibility | with futu  | ure produ | ucts, the  | of a reso<br>value of<br>operatio | a reserv |          |          |
|               | 6                                 |          | GPIC     | )G       | R/       | W       | 0       | Port  | G Rese     | t Control  |           |            |                                   |          |          |          |
|               |                                   |          |          |          |          |         |         | Res   | et contro  | ol for GP  | IO Port ( | Э.         |                                   |          |          |          |
|               | 5                                 |          | GPIC     | DF       | R/       | W       | 0       | Port  | F Rese     | t Control  |           |            |                                   |          |          |          |
|               |                                   |          |          |          |          |         |         | Res   | et contro  | ol for GP  | IO Port F | -          |                                   |          |          |          |
|               | 4                                 |          | GPIC     | DE       | R/       | W       | 0       | Port  | E Rese     | t Control  |           |            |                                   |          |          |          |
|               |                                   |          |          |          |          |         |         | Res   | et contro  | ol for GP  | IO Port E | Ξ.         |                                   |          |          |          |
|               | 3                                 |          | GPIC     | D        | R/       | W       | 0       | Port  | D Rese     | t Control  |           |            |                                   |          |          |          |
|               |                                   |          |          |          |          |         |         | Res   | et contro  | ol for GP  | IO Port [ | D.         |                                   |          |          |          |
|               | 2                                 |          | GPIC     | C        | R/       | W       | 0       | Port  | C Rese     | t Control  |           |            |                                   |          |          |          |
|               |                                   |          |          |          |          |         |         | Res   | et contro  | ol for GP  | IO Port ( | <b>C</b> . |                                   |          |          |          |
|               | 1                                 |          | GPIC     | ЭB       | R/       | W       | 0       | Port  | B Rese     | t Control  |           |            |                                   |          |          |          |
|               |                                   |          |          |          |          |         |         | Res   | et contro  | ol for GP  | IO Port E | 3.         |                                   |          |          |          |

Software Reset Control 2 (SRCR2) Base 0x400EE000

| Bit/Field | Name  | Туре | Reset | Description                    |
|-----------|-------|------|-------|--------------------------------|
| 0         | GPIOA | R/W  | 0     | Port A Reset Control           |
|           |       |      |       | Reset control for GPIO Port A. |


# 7 Internal Memory

The LM3S6422 microcontroller comes with 32 KB of bit-banded SRAM and 96 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

# 7.1 Block Diagram

Figure 7-1 on page 117 illustrates the Flash functions. The dashed boxes in the figure indicate registers residing in the System Control module rather than the Flash Control module.

## Figure 7-1. Flash Block Diagram



# 7.2 Functional Description

This section describes the functionality of the SRAM and Flash memories.

# 7.2.1 SRAM Memory

The internal SRAM of the Stellaris<sup>®</sup> devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

bit-band alias = bit-band base + (byte offset \* 32) + (bit number \* 4)

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

0x2200.0000 + (0x1000 \* 32) + (3 \* 4) = 0x2202.000C

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual.* 

### 7.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. An individual 32-bit word can be programmed to change bits that are currently 1 to a 0. These blocks are paired into a set of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

See also "Serial Flash Loader" on page 453 for a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface.

### 7.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register.

On reset, the **USECRL** register is loaded with a value that configures the flash timing so that it works with the maximum clock rate of the part. If software changes the system operating frequency, the new operating frequency minus 1 (in MHz) must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 (20-1) must be written to the **USECRL** register.

### 7.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in two pairs of 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If set, the block may be executed or read by software or debuggers. If cleared, the block may only be executed and contents of the memory block are prohibited from being accessed as data.

The policies may be combined as shown in Table 7-1 on page 118.

#### **Table 7-1. Flash Protection Policy Combinations**

| FMPPEn | FMPREn | Protection  |  |
|--------|--------|---|--|
| 0      | 0      | Execute-only protection. The block may only be executed and may not be written or erased. This mode |  |
|        |        | is used to protect code.  |  |

| FMPPEn | FMPREn | Protection   |
|--------|--------|--|
| 1      | 0      | The block may be written, erased or executed, but not read. This combination is unlikely to be used.   |
| 0      |        | Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access. |
| 1      | 1      | No protection. The block may be written, erased, executed or read.   |

An access that attempts to program or erase a PE-protected block is prohibited. A controller interrupt may be optionally generated (by setting the AMASK bit in the **FIM** register) to alert software developers of poorly behaving software during the development and debug phases.

An access that attempts to read an RE-protected block is prohibited. Such accesses return data filled with all 0s. A controller interrupt may be optionally generated to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. Details on programming these bits are discussed in "Nonvolatile Register Programming" on page 120.

# 7.3 Flash Memory Initialization and Configuration

## 7.3.1 Flash Programming

The Stellaris<sup>®</sup> devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD**, and **FMC**.

### 7.3.1.1 To program a 32-bit word

- 1. Write source data to the **FMD** register.
- 2. Write the target address to the **FMA** register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA442.0001) to the **FMC** register.
- 4. Poll the **FMC** register until the WRITE bit is cleared.

### 7.3.1.2 To perform an erase of a 1-KB page

- 1. Write the page address to the **FMA** register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA442.0002) to the **FMC** register.
- 3. Poll the **FMC** register until the ERASE bit is cleared.

### 7.3.1.3 To perform a mass erase of the flash

- 1. Write the flash write key and the MERASE bit (a value of 0xA442.0004) to the **FMC** register.
- 2. Poll the **FMC** register until the MERASE bit is cleared.

## 7.3.2 Nonvolatile Register Programming

This section discusses how to update registers that are resident within the flash memory itself. These registers exist in a separate space from the main flash array and are not affected by an ERASE or MASS ERASE operation. These nonvolatile registers are updated by using the COMT bit in the **FMC** register to activate a write operation. For the **USER\_DBG** register, the data to be written must be loaded into the **FMD** register before it is "committed". All other registers are R/W and can have their operation tried before committing them to nonvolatile memory.

Important: These registers can only have bits changed from 1 to 0 by user programming, but can be restored to their factory default values by performing the sequence described in the section called "Recovering a "Locked" Device" on page 51. The mass erase of the main flash array caused by the sequence is performed prior to restoring these registers.

In addition, the **USER\_REG0**, **USER\_REG1**, and **USER\_DBG** use bit 31 (NW) of their respective registers to indicate that they are available for user write. These three registers can only be written once whereas the flash protection registers may be written multiple times. Table 7-2 on page 120 provides the FMA address required for commitment of each of the registers and the source of the data to be written when the COMT bit of the **FMC** register is written with a value of 0xA442.0008. After writing the COMT bit, the user may poll the **FMC** register to wait for the commit operation to complete.

| Register to be Committed | FMA Value   | Data Source |
|--------------------------|-------------|-------------|
| FMPRE0                   | 0x0000.0000 | FMPRE0      |
| FMPRE1                   | 0x0000.0002 | FMPRE1      |
| FMPRE2                   | 0x0000.0004 | FMPRE2      |
| FMPRE3                   | 0x0000.0008 | FMPRE3      |
| FMPPE0                   | 0x0000.0001 | FMPPE0      |
| FMPPE1                   | 0x0000.0003 | FMPPE1      |
| FMPPE2                   | 0x0000.0005 | FMPPE2      |
| FMPPE3                   | 0x0000.0007 | FMPPE3      |
| USER_REG0                | 0x8000.0000 | USER_REG0   |
| USER_REG1                | 0x8000.0001 | USER_REG1   |
| USER_DBG                 | 0x7510.0000 | FMD         |

#### Table 7-2. Flash Resident Registers<sup>a</sup>

a. Which FMPREn and FMPPEn registers are available depend on the flash size of your particular Stellaris<sup>®</sup> device.

## 7.4 Register Map

Table 7-3 on page 121 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, and **FCMISC** registers are relative to the Flash control base address of 0x400F.D000. The **FMPREn**, **FMPPEn**, **USECRL**, **USER\_DBG**, and **USER\_REGn** registers are relative to the System Control base address of 0x400F.E000.

| Offset    | Name                       | Туре    | Reset       | Description  | See<br>page |
|-----------|----------------------------|---------|-------------|--|-------------|
| Flash Reg | gisters (Flash Control Off | fset)   |             | ·  |             |
| 0x000     | FMA                        | R/W     | 0x0000.0000 | Flash Memory Address                               | 122         |
| 0x004     | FMD                        | R/W     | 0x0000.0000 | Flash Memory Data                                  | 123         |
| 0x008     | FMC                        | R/W     | 0x0000.0000 | Flash Memory Control                               | 124         |
| 0x00C     | FCRIS                      | RO      | 0x0000.0000 | Flash Controller Raw Interrupt Status              | 126         |
| 0x010     | FCIM                       | R/W     | 0x0000.0000 | Flash Controller Interrupt Mask                    | 127         |
| 0x014     | FCMISC                     | R/W1C   | 0x0000.0000 | Flash Controller Masked Interrupt Status and Clear | 128         |
| Flash Reg | gisters (System Control (  | Offset) |             |  |             |
| 0x130     | FMPRE0                     | R/W     | 0xFFFF.FFFF | Flash Memory Protection Read Enable 0              | 130         |
| 0x200     | FMPRE0                     | R/W     | 0xFFFF.FFFF | Flash Memory Protection Read Enable 0              | 130         |
| 0x134     | FMPPE0                     | R/W     | 0xFFFF.FFFF | Flash Memory Protection Program Enable 0           | 131         |
| 0x400     | FMPPE0                     | R/W     | 0xFFFF.FFFF | Flash Memory Protection Program Enable 0           | 131         |
| 0x140     | USECRL                     | R/W     | 0x18        | USec Reload  | 129         |
| 0x1D0     | USER_DBG                   | R/W     | 0xFFFF.FFFE | User Debug   | 132         |
| 0x1E0     | USER_REG0                  | R/W     | 0xFFFF.FFFF | User Register 0                                    | 133         |
| 0x1E4     | USER_REG1                  | R/W     | 0xFFFF.FFFF | User Register 1                                    | 134         |
| 0x204     | FMPRE1                     | R/W     | 0x0000.FFFF | Flash Memory Protection Read Enable 1              | 135         |
| 0x208     | FMPRE2                     | R/W     | 0x0000.0000 | Flash Memory Protection Read Enable 2              | 136         |
| 0x20C     | FMPRE3                     | R/W     | 0x0000.0000 | Flash Memory Protection Read Enable 3              | 137         |
| 0x404     | FMPPE1                     | R/W     | 0x0000.FFFF | Flash Memory Protection Program Enable 1           | 138         |
| 0x408     | FMPPE2                     | R/W     | 0x0000.0000 | Flash Memory Protection Program Enable 2           | 139         |
| 0x40C     | FMPPE3                     | R/W     | 0x0000.0000 | Flash Memory Protection Program Enable 3           | 140         |

### Table 7-3. Flash Register Map

# 7.5 Flash Register Descriptions (Flash Control Offset)

This section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.

## Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

|               | t 0x000<br>R/W, res | et 0x0000 | 0.0000   |          |          |          |          |          |                                       |           |           |           |          |          |          |                  |
|---------------|---------------------|-----------|----------|----------|----------|----------|----------|----------|---------------------------------------|-----------|-----------|-----------|----------|----------|----------|------------------|
|               | 31                  | 30        | 29       | 28       | 27       | 26       | 25       | 24       | 23                                    | 22        | 21        | 20        | 19       | 18       | 17       | 16               |
|               |                     |           | 1        | 1        |          |          | · ·      | reserved | , , , , , , , , , , , , , , , , , , , |           |           |           |          |          |          | OFFSET           |
| Туре          | RO                  | RO        | RO       | RO       | RO       | RO       | RO       | RO       | RO                                    | RO        | RO        | RO        | RO       | RO       | RO       | R/W              |
| Reset         | 0                   | 0         | 0        | 0        | 0        | 0        | 0        | 0        | 0                                     | 0         | 0         | 0         | 0        | 0        | 0        | 0                |
|               | 15                  | 14        | 13       | 12       | 11       | 10       | 9        | 8        | 7                                     | 6         | 5         | 4         | 3        | 2        | 1        | 0                |
|               |                     |           | I        | 1        |          |          | 1 1      | OFF      | SET                                   |           |           |           |          |          |          | 1                |
| Type<br>Reset | R/W<br>0            | R/W<br>0  | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0                              | R/W<br>0  | R/W<br>0  | R/W<br>0  | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0         |
|               | Bit/Field           | U         | Nan      |          | Ту       |          | Reset    |          | cription                              | 0         | 0         | 0         | 0        | 0        | U        | 0                |
|               | 31:17               |           | reser    | ved      | R        | 0        | 0x0      | com      | ware sho<br>patibility<br>served ac   | with futu | ure produ | ucts, the | value of | a reserv | •        | vide<br>hould be |
|               | 16:0                |           | OFFS     | ΒET      | R/       | W        | 0x0      | Add      | ress Offs                             | set       |           |           |          |          |          |                  |
|               |                     |           |          |          |          |          |          | non      | ress offs<br>volatile re<br>for detai | egisters  | (see "No  | nvolatile | Registe  | -        | •        |                  |

### Flash Memory Address (FMA)

Base 0x400F.D000

122

## Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.

| Flas  | h Mem                            | ory Dat | a (FMD | )   |     |     |       |      |          |     |     |     |     |     |     |     |  |
|-------|----------------------------------|---------|--------|-----|-----|-----|-------|------|----------|-----|-----|-----|-----|-----|-----|-----|--|
| Offse | 0x400F.E<br>t 0x004<br>R/W, rese |         | 0.0000 |     |     |     |       |      |          |     |     |     |     |     |     |     |  |
|       | 31                               | 30      | 29     | 28  | 27  | 26  | 25    | 24   | 23       | 22  | 21  | 20  | 19  | 18  | 17  | 16  |  |
|       |                                  |         | 1      |     | 1   | 1   | г г   | DA   | ATA      |     | 1   |     |     | 1   | 1   |     |  |
| Туре  | R/W                              | R/W     | R/W    | R/W | R/W | R/W | R/W   | R/W  | R/W      | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Reset | 0                                | 0       | 0      | 0   | 0   | 0   | 0     | 0    | 0        | 0   | 0   | 0   | 0   | 0   | 0   | 0   |  |
|       | 15                               | 14      | 13     | 12  | 11  | 10  | 9     | 8    | 7        | 6   | 5   | 4   | 3   | 2   | 1   | 0   |  |
|       |                                  |         | 1      |     | 1   | 1   |       | DA   | ATA      |     | 1   |     |     | 1   | 1   |     |  |
| Туре  | R/W                              | R/W     | R/W    | R/W | R/W | R/W | R/W   | R/W  | R/W      | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Reset | 0                                | 0       | 0      | 0   | 0   | 0   | 0     | 0    | 0        | 0   | 0   | 0   | 0   | 0   | 0   | 0   |  |
|       |                                  |         |        |     |     |     |       |      |          |     |     |     |     |     |     |     |  |
| E     | Bit/Field                        |         | Nan    | ne  | Ту  | pe  | Reset | Des  | cription |     |     |     |     |     |     |     |  |
|       | 31:0                             |         | DAT    | A   | R/  | W   | 0x0   | Data | a Value  |     |     |     |     |     |     |     |  |
|       |                                  |         |        |     |     |     |       |      |          |     |     |     |     |     |     |     |  |

July 25, 2008

## Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 122). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 123) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

| Type       WO       <  |                                  |                              |                       |                          |           |
|--|----------------------------------|------------------------------|-----------------------|--------------------------|-----------|
| Type       WO       <  |                                  |                              |                       |                          |           |
| Type       WO       <  | 21 20                            | 19                           | 18                    | 17                       | 16        |
| Reset       0 <th>•</th> <th></th> <th>•</th> <th>1</th> <th>'  </th>  | •                                |                              | •                     | 1                        | '         |
| Type       RO       <  | WO WO<br>0 0                     | WO<br>0                      | WO<br>0               | WO<br>0                  | WO<br>0   |
| Type       RO       <  | 5 4                              | 3                            | 2                     | 1                        | 0         |
| Reset       0       15:4       reserved       RO       0       Romatility       Romatility <th></th> <th>СОМТ</th> <th>MERASE</th> <th>ERASE</th> <th>WRITE</th>   |                                  | СОМТ                         | MERASE                | ERASE                    | WRITE     |
| 31:16     WRKEY     WO     0x0     Flash Write Key       This field contains a write<br>of accidental flash writes<br>field for a write to occur.<br>value are ignored. A read<br>15:4     reserved     RO     0x0     Software should not rely<br>compatibility with future p<br>preserved across a read       3     COMT     R/W     0     Commit Register Value<br>Commit (write) of registe<br>no effect on the state of<br>If read, the state of the p<br>previous commit access<br>commit access is not court<br>This can take up to 50 µ       2     MERASE     R/W     0     Mass Erase Flash Memory<br>If this bit is set, the flash<br>write of 0 has no effect or   | RO RO<br>0 0                     | R/W<br>0                     | R/W<br>0              | R/W<br>0                 | R/W<br>0  |
| 15:4       reserved       RO       0x0       Software should not rely compatibility with future preserved across a read         3       COMT       R/W       0       Commit Register Value         3       COMT       R/W       0       Commit Register Value         2       MERASE       R/W       0       Mass Erase Flash Memory   |                                  |                              |                       |                          |           |
| 15:4       reserved       RO       0x0       Software should not rely compatibility with future preserved across a read         3       COMT       R/W       0       Commit Register Value         3       COMT       R/W       0       Commit Register Value         2       MERASE       R/W       0       Mass Erase Flash Memory   |                                  |                              |                       |                          |           |
| 3       COMT       R/W       0       Commit Register Value         3       COMT       R/W       0       Commit Register Value         Commit (write) of register       Commit (write) of register       No         If read, the state of the p       previous commit access         commit access is not commit access is not commit access       Commit access         2       MERASE       R/W       0       Mass Erase Flash Memory         If this bit is set, the flash       If this bit is set, the flash       Write of 0 has no effect or   | es. The value<br>r. Writes to th | e 0xA442<br>ne <b>FMC</b> re | must be<br>egister wi | written ir<br>thout this | nto this  |
| 2 MERASE R/W 0 Mass Erase Flash Memor<br>If this bit is set, the flash<br>write of 0 has no effect or<br>Commit (write) of registe<br>no effect on the state of the p<br>previous commit access<br>commit | products, th                     | ne value o                   | of a reserv           | •                        |           |
| no effect on the state of the p<br>If read, the state of the p<br>previous commit access<br>commit access is not cou<br>This can take up to 50 µ<br>2 MERASE R/W 0 Mass Erase Flash Memo<br>If this bit is set, the flash<br>write of 0 has no effect o  |                                  |                              |                       |                          |           |
| previous commit access<br>commit access is not con<br>This can take up to 50 µ<br>2 MERASE R/W 0 Mass Erase Flash Memo<br>If this bit is set, the flash<br>write of 0 has no effect o  |                                  | nonvolatile                  | e storage             | . A write                | of 0 has  |
| 2 MERASE R/W 0 Mass Erase Flash Memo<br>If this bit is set, the flash<br>write of 0 has no effect o  | s is complete                    | e, a 0 is re                 | eturned;              |                          |           |
| If this bit is set, the flash<br>write of 0 has no effect o  | μs.                              |                              |                       |                          |           |
| write of 0 has no effect o   | nory                             |                              |                       |                          |           |
|  |                                  |                              |                       | s all eras               | ed. A     |
| If read, the state of the p<br>previous mass erase acc<br>the previous mass erase  | ccess is com                     | nplete, a 0                  | ) is return           | ied; othe                | rwise, if |
| This can take up to 250  | ) ms.                            |                              |                       |                          |           |

| Bit/Field | Name  | Туре | Reset | Description   |
|-----------|-------|------|-------|---|
| 1         | ERASE | R/W  | 0     | Erase a Page of Flash Memory  |
|           |       |      |       | If this bit is set, the page of flash main memory as specified by the contents of <b>FMA</b> is erased. A write of 0 has no effect on the state of this bit.                                      |
|           |       |      |       | If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned. |
|           |       |      |       | This can take up to 25 ms.  |
| 0         | WRITE | R/W  | 0     | Write a Word into Flash Memory  |
|           |       |      |       | If this bit is set, the data stored in <b>FMD</b> is written into the location as specified by the contents of <b>FMA</b> . A write of 0 has no effect on the state of this bit.                  |
|           |       |      |       | If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.          |
|           |       |      |       | This can take up to 50 μs.  |

July 25, 2008

## Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding FCIM register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000 Offset 0x00C Type RO, reset 0x0000.0000

| _             | 31       | 30      | 29      | 28       | 27      | 26      | 25      | 24      | 23        | 22                      | 21        | 20         | 19        | 18        | 17         | 16        |
|---------------|----------|---------|---------|----------|---------|---------|---------|---------|-----------|-------------------------|-----------|------------|-----------|-----------|------------|-----------|
|               |          |         |         |          |         |         | 1 - 1   | rese    | rved      | 1                       |           |            |           | -         |            |           |
| <b>Т</b> уре  | RO       | RO      | RO      | RO       | RO      | RO      | RO      | RO      | RO        | RO                      | RO        | RO         | RO        | RO        | RO         | RO        |
| Reset         | 0        | 0       | 0       | 0        | 0       | 0       | 0       | 0       | 0         | 0                       | 0         | 0          | 0         | 0         | 0          | 0         |
|               | 15       | 14      | 13      | 12       | 11      | 10      | 9       | 8       | 7         | 6                       | 5         | 4          | 3         | 2         | 1          | 0         |
| I             |          |         | 1       | 1        | ì       |         | reser   |         |           | r -                     | -         | 1          | 1         | r —       | PRIS       | ARIS      |
| l             |          |         |         |          | 1       |         |         |         | 1         |                         |           |            | 1         |           | -          | _         |
| Type<br>Reset | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0                 | RO<br>0   | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0   |
|               | Ū        | 0       | °,      | Ū        | Ū       | Ū       | Ū       | 0       | 0         | 0                       | 0         | 0          | 0         | Ū         | 0          | 0         |
|               |          |         |         |          |         |         |         |         |           |                         |           |            |           |           |            |           |
| E             | it/Field |         | Nam     | ne       | Ту      | ре      | Reset   | Des     | cription  |                         |           |            |           |           |            |           |
|               | 21.2     |         |         | (ad      | R       | ~       | 0.40    | 6 off   | wara ah   | auld nat                | roly on t | havalua    | of a rea  | on ad hi  | t To prov  | ida       |
|               | 31:2     |         | reserv  | veu      | ĸ       | 0       | 0x0     |         |           | ould not<br>/ with futi | ,         |            |           |           |            |           |
|               |          |         |         |          |         |         |         |         |           | cross a r               | •         |            |           |           |            |           |
|               |          |         |         |          |         |         |         | P       |           |                         |           | ,          |           |           |            |           |
|               | 1        |         | PRI     | S        | R       | 0       | 0       | Prog    | grammin   | ig Raw Ir               | nterrupt  | Status     |           |           |            |           |
|               |          |         |         |          |         |         |         | This    | bit indic | cates the               | current   | state of t | the prog  | rammino   | cvcle If   | set the   |
|               |          |         |         |          |         |         |         |         |           | g cycle c               |           |            |           |           |            | -         |
|               |          |         |         |          |         |         |         |         |           | ed. Progr               | •         |            |           |           |            |           |
|               |          |         |         |          |         |         |         | gen     | erated th | nrough th               | e Flash   | Memory     | / Contro  | I (FMC)   | register l | bits (see |
|               |          |         |         |          |         |         |         | page    | e 124).   |                         |           |            |           |           |            |           |
|               | 0        |         |         | <u> </u> |         | ~       | 0       | A       |           |                         | 4 04-4    |            |           |           |            |           |
|               | 0        |         | ARI     | 5        | R       | 0       | 0       | ACC     | ess Raw   | / Interrup              | t Status  |            |           |           |            |           |
|               |          |         |         |          |         |         |         | This    | bit indic | ates if the             | e flash w | as improj  | perly acc | essed. If | f set, the | program   |
|               |          |         |         |          |         |         |         |         |           | ss the fla              |           |            |           |           |            | -         |
|               |          |         |         |          |         |         |         |         |           | Read En                 | •         |            |           |           | -          |           |
|               |          |         |         |          |         |         |         |         |           | nable (Fl               | ,         | 0          | s. Other  | wise, no  | access h   | has tried |

to improperly access the flash.

## Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the flash controller generates interrupts to the controller.

| Offse | 0x400F.D<br>t 0x010<br>R/W, rese |    | 0.0000       | ,   | ,       |         |              |                        |                         |   |                                     |                         |            |            |           |                                 |
|-------|----------------------------------|----|--------------|-----|---------|---------|--------------|------------------------|-------------------------|---|-------------------------------------|-------------------------|------------|------------|-----------|---------------------------------|
|       | 31                               | 30 | 29           | 28  | 27      | 26      | 25           | 24                     | 23                      | 22                                      | 21                                  | 20                      | 19         | 18         | 17        | 16                              |
|       | ľ                                |    | 1            | 1   | 1       |         | · ·          |                        | rved                    |   | 1                                   |                         |            | 1          | 1         | 1                               |
| Туре  | RO                               | RO | RO           | RO  | RO<br>0 | RO      | RO           | RO                     | RO                      | RO                                      | RO                                  | RO                      | RO         | RO         | RO        | RO                              |
| Reset | 0                                | 0  | 0            | 0   | 0       | 0       | 0            | 0                      | 0                       | 0                                       | 0                                   | 0                       | 0          | 0          | 0         | 0                               |
| _     | 15                               | 14 | 13           | 12  | 11      | 10      | 9            | 8                      | 7                       | 6                                       | 5                                   | 4                       | 3          | 2          | 1         | 0                               |
|       | ſ                                |    | 1            | 1   |         |         | reser        | ved                    |                         |   | 1                                   |                         |            | 1          | PMASK     | AMASK                           |
| Туре  | RO                               | RO | RO           | RO  | RO      | RO      | RO           | RO                     | RO                      | RO                                      | RO                                  | RO                      | RO         | RO         | R/W       | R/W                             |
| Reset | 0                                | 0  | 0            | 0   | 0       | 0       | 0            | 0                      | 0                       | 0                                       | 0                                   | 0                       | 0          | 0          | 0         | 0                               |
| E     | 31:2                             |    | Nan<br>reser | ved | R       | pe<br>O | Reset<br>0x0 | Soft<br>com<br>pres    | patibility<br>served a  | with futu<br>cross a r                  | ead-moo                             | ucts, the<br>lify-write | value of   | a reserv   | •         | vide<br>hould be                |
|       | 1                                |    | PMA          | SK  | R       | v       | 0            | This<br>to th<br>to th | s bit cont<br>ne contro | rols the i<br>ller. If se<br>ller. Othe |                                     | of the p                | g-genera   | ited inter | rupt is p | t status<br>romoted<br>sed from |
|       | 0                                |    | AMA          | SK  | R/      | W       | 0            | Acc                    | ess Inter               | rupt Ma                                 | sk                                  |                         |            |            |           |                                 |
|       |                                  |    |              |     |         |         |              | cont<br>cont           | troller. If             | set, an a                               | reporting<br>access-g<br>, interrup | enerated                | l interrup | ot is pron | noted to  | the                             |

Flash Controller Masked Interrupt Status and Clear (FCMISC)

# Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

Base 0x400F.D000 Offset 0x014 Type R/W1C, reset 0x0000.0000 28 27 25 24 22 20 19 17 16 31 30 29 26 23 21 18 reserved RO Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 10 7 6 3 2 11 9 8 5 4 1 0 PMISC AMISC reserved RO RO R/W1C R/W1C RO Type Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Name Туре Reset Description 31:2 RO 0x0 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 1 PMISC R/W1C 0 Programming Masked Interrupt Status and Clear This bit indicates whether an interrupt was signaled because a programming cycle completed and was not masked. This bit is cleared by writing a 1. The PRIS bit in the FCRIS register (see page 126) is also cleared when the PMISC bit is cleared. 0 AMISC R/W1C 0 Access Masked Interrupt Status and Clear This bit indicates whether an interrupt was signaled because an improper access was attempted and was not masked. This bit is cleared by writing a 1. The ARIS bit in the FCRIS register is also cleared when the AMISC bit is cleared.

# 7.6 Flash Register Descriptions (System Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

## Register 7: USec Reload (USECRL), offset 0x140

**Note:** Offset is relative to System Control base address of 0x400F.E000

This register is provided as a means of creating a 1-µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

| USe   | c Reloa                          | ad (USE | ECRL)  |      |      |    |       |        |                       |                                    |            |           |            |           |          |           |
|-------|----------------------------------|---------|--------|------|------|----|-------|--------|-----------------------|------------------------------------|------------|-----------|------------|-----------|----------|-----------|
| Offse | 0x400F.E<br>t 0x140<br>R/W, rese |         |        |      |      |    |       |        |                       |                                    |            |           |            |           |          |           |
| _     | 31                               | 30      | 29     | 28   | 27   | 26 | 25    | 24     | 23                    | 22                                 | 21         | 20        | 19         | 18        | 17       | 16        |
|       |                                  |         |        |      |      |    |       | rese   | rved                  | 1                                  |            | 1         | 1          |           |          |           |
| Туре  | RO                               | RO      | RO     | RO   | RO   | RO | RO    | RO     | RO                    | RO                                 | RO         | RO        | RO         | RO        | RO       | RO        |
| Reset | 0                                | 0       | 0      | 0    | 0    | 0  | 0     | 0      | 0                     | 0                                  | 0          | 0         | 0          | 0         | 0        | 0         |
|       | 15                               | 14      | 13     | 12   | 11   | 10 | 9     | 8      | 7                     | 6                                  | 5          | 4         | 3          | 2         | 1        | 0         |
|       | 1                                |         |        | rese | rved |    |       |        |                       | 1                                  |            | US        | EC         |           |          |           |
| Туре  | RO                               | RO      | RO     | RO   | RO   | RO | RO    | RO     | R/W                   | R/W                                | R/W        | R/W       | R/W        | R/W       | R/W      | R/W       |
| Reset | 0                                | 0       | 0      | 0    | 0    | 0  | 0     | 0      | 0                     | 0                                  | 0          | 1         | 1          | 0         | 0        | 0         |
| B     | sit/Field                        |         | Nam    | ie   | Ту   | ре | Reset | Des    | cription              |                                    |            |           |            |           |          |           |
|       | 31:8                             |         | reserv | ved  | R    | 0  | 0x0   | com    | patibility            | ould not<br>with futu<br>cross a r | ure prod   | ucts, the | value of   | a reserv  | •        |           |
|       | 7:0                              |         | USE    | C    | R/   | W  | 0x18  | Micr   | rosecono              | d Reload                           | Value      |           |            |           |          |           |
|       |                                  |         |        |      |      |    |       |        | z -1 of th<br>grammed | e control<br>1.                    | ller clock | k when th | ne flash i | s being e | erased o | r         |
|       |                                  |         |        |      |      |    |       | If the | e maxim               | um syste                           | em frequ   | ency is b | eing use   | d, USEC   | should b | be set to |

0x18 (24 MHz) whenever the flash is being erased or programmed.

# Register 8: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200


**Note:** This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 0 (FMPRE0)

Base 0x400F.E000 Offset 0x130 and 0x200 Type R/W, reset 0xFFF.FFFF



31:0 READ\_ENABLE R/W 0

Enables 2-KB flash blocks to be executed or read. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0xFFFFFFF Enables 96 KB of flash.

# Register 9: Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400


**Note:** This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 0 (FMPPE0)

Base 0x400F.E000 Offset 0x134 and 0x400 Type R/W, reset 0xFFFF.FFFF



31:0 PROG\_ENABLE

R/W 0xFFFFFFF Flash Programming Enable

Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0xFFFFFFF Enables 96 KB of flash.

## Register 10: User Debug (USER\_DBG), offset 0x1D0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides a write-once mechanism to disable external debugger access to the device in addition to 27 additional bits of user-defined data. The DBG0 bit (bit 0) is set to 0 from the factory and the DBG1 bit (bit 1) is set to 1, which enables external debuggers. Changing the DBG1 bit to 0 disables any external debugger access to the device permanently, starting with the next power-up cycle of the device. The NOTWRITTEN bit (bit 31) indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once.

| Base<br>Offse | 0x400F.E<br>t 0x1D0 |     | R_DBG | )   |     |      |        |       |              |           |           |            |             |           |            |           |
|---------------|---------------------|-----|-------|-----|-----|------|--------|-------|--------------|-----------|-----------|------------|-------------|-----------|------------|-----------|
|               | 31                  | 30  | 29    | 28  | 27  | 26   | 25     | 24    | 23           | 22        | 21        | 20         | 19          | 18        | 17         | 16        |
|               | NW                  |     | 1     |     |     |      |        |       | DATA         |           |           | •          |             | 1         | 1          | •         |
| Туре          | R/W                 | R/W | R/W   | R/W | R/W | R/W  | R/W    | R/W   | R/W          | R/W       | R/W       | R/W        | R/W         | R/W       | R/W        | R/W       |
| Reset         | 1                   | 1   | 1     | 1   | 1   | 1    | 1      | 1     | 1            | 1         | 1         | 1          | 1           | 1         | 1          | 1         |
|               | 15                  | 14  | 13    | 12  | 11  | 10   | 9      | 8     | 7            | 6         | 5         | 4          | 3           | 2         | 1          | 0         |
|               |                     | 1   | 1     |     |     |      | DA     | TA    |              |           | 1         | 1          |             | 1         | DBG1       | DBG0      |
| Туре          | R/W                 | R/W | R/W   | R/W | R/W | R/W  | R/W    | R/W   | R/W          | R/W       | R/W       | R/W        | R/W         | R/W       | R/W        | R/W       |
| Reset         | 1                   | 1   | 1     | 1   | 1   | 1    | 1      | 1     | 1            | 1         | 1         | 1          | 1           | 1         | 1          | 0         |
| _             |                     |     |       |     | _   |      |        | _     |              |           |           |            |             |           |            |           |
| В             | lit/Field           |     | Nam   | ne  | Ту  | pe   | Reset  | Des   | scription    |           |           |            |             |           |            |           |
|               | 31                  |     | NW    | /   | R/  | W    | 1      | Use   | er Debug     | Not Writ  | ten       |            |             |           |            |           |
|               |                     |     |       |     |     |      |        |       | ecifies that |           |           | rd has n   | nt heen v   | written   |            |           |
|               |                     |     |       |     |     |      |        | Opt   |              | 11 113 02 |           | iu nas n   |             | written.  |            |           |
|               | 30:2                |     | DAT   | A   | R/  | W 0x | 1FFFFF | F Use | er Data      |           |           |            |             |           |            |           |
|               |                     |     |       |     |     |      |        | Cor   | ntains the   | user da   | ta value  | . This fie | ld is initi | alized to | all 1s ar  | nd can    |
|               |                     |     |       |     |     |      |        | only  | / be writte  | en once.  |           |            |             |           |            |           |
|               | 1                   |     | DBG   | 1   | R/  | ۱۸/  | 1      | Dak   | ua Cont      | al 1      |           |            |             |           |            |           |
|               | I                   |     | DBG   | 1   | K/  | vv   | 1      | Dec   | oug Conti    |           |           |            |             |           |            |           |
|               |                     |     |       |     |     |      |        | The   | DBG1 bi      | t must be | e 1 and 1 | DBG0 mu    | st be 0 f   | or debug  | g to be a  | vailable. |
|               | 0                   |     | DBG   | 90  | R/  | W    | 0      | Deb   | oug Conti    | rol 0     |           |            |             |           |            |           |
|               |                     |     |       |     |     |      |        |       | DBG1 bi      |           | 1 and 1   | DBG0 mu    | st he () f  | or debug  | n to he av | vailable  |
|               |                     |     |       |     |     |      |        | 110   |              | i musi bi |           | UGO IIIU   | 51 50 51    | o, acout  | , 10 DC a  | vallabic. |

## Register 11: User Register 0 (USER\_REG0), offset 0x1E0

**Note:** Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

| Use   | r Regi                        | ster 0 ( | USER_F   | REG0)   |          |         |            |          |                           |            |           |            |               |           |          |        |
|-------|-------------------------------|----------|----------|---------|----------|---------|------------|----------|---------------------------|------------|-----------|------------|---------------|-----------|----------|--------|
| Offse | 0x400F<br>t 0x1E0<br>R/W, re: |          | FF.FFFF  |         |          |         |            |          |                           |            |           |            |               |           |          |        |
|       | 31                            | 30       | 29       | 28      | 27       | 26      | 25         | 24       | 23                        | 22         | 21        | 20         | 19            | 18        | 17       | 16     |
| [     | NW                            |          | 1        | 1       | т т<br>т |         | 1 1        |          | DATA                      |            | 1         | 1          | 1  <br>       |           | 1        |        |
| Туре  | R/W                           | R/W      | R/W      | R/W     | R/W      | R/W     | R/W        | R/W      | R/W                       | R/W        | R/W       | R/W        | R/W           | R/W       | R/W      | R/W    |
| Reset | 1                             | 1        | 1        | 1       | 1        | 1       | 1          | 1        | 1                         | 1          | 1         | 1          | 1             | 1         | 1        | 1      |
|       | 15                            | 14       | 13       | 12      | 11       | 10      | 9          | 8        | 7                         | 6          | 5         | 4          | 3             | 2         | 1        | 0      |
| [     |                               | 1        | 1        | 1       | т г<br>т |         | 1 1        | D.       | ATA                       | r          | T         | ı          | ı – – –       | r         | 1        |        |
| Туре  | R/W                           | R/W      | R/W      | R/W     | R/W      | R/W     | R/W        | R/W      | R/W                       | R/W        | R/W       | R/W        | R/W           | R/W       | R/W      | R/W    |
| Reset | 1<br>Bit/Field                | 1        | 1<br>Nan | 1<br>ne | 1<br>Typ | 1<br>De | 1<br>Reset | 1<br>Des | 1<br>scription            | 1          | 1         | 1          | 1             | 1         | 1        | 1      |
|       | 31                            |          | NV       | V       | R/       | N       | 1          | Not      | Written                   |            |           |            |               |           |          |        |
|       |                               |          |          |         |          |         |            | Spe      | ecifies that              | at this 32 | 2-bit dwo | rd has n   | ot been v     | written.  |          |        |
|       | 30:0                          |          | DAT      | A       | R/\      | N C     | x7FFFFF    | FF Use   | er Data                   |            |           |            |               |           |          |        |
|       |                               |          |          |         |          |         |            |          | ntains the<br>y be writte |            |           | . This fie | eld is initia | alized to | all 1s a | nd can |

## Register 12: User Register 1 (USER\_REG1), offset 0x1E4

**Note:** Offset is relative to System Control base address of 0x400FE000.


This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

| Use           | r Regist                         | er 1 (U  | ISER_R   | EG1)     |                                       |          |          |          |            |            |          |            |             |           |           |        |
|---------------|----------------------------------|----------|----------|----------|---------------------------------------|----------|----------|----------|------------|------------|----------|------------|-------------|-----------|-----------|--------|
| Offse         | 0x400F.E<br>t 0x1E4<br>R/W, rese |          | F.FFFF   |          |                                       |          |          |          |            |            |          |            |             |           |           |        |
|               | 31                               | 30       | 29       | 28       | 27                                    | 26       | 25       | 24       | 23         | 22         | 21       | 20         | 19          | 18        | 17        | 16     |
|               | NW                               |          | 1        |          | , , , , , , , , , , , , , , , , , , , |          | т т      |          | DATA       |            |          | 1          | 1           | 1         | ſ         |        |
| Туре          | R/W                              | R/W      | R/W      | R/W      | R/W                                   | R/W      | R/W      | R/W      | R/W        | R/W        | R/W      | R/W        | R/W         | R/W       | R/W       | R/W    |
| Reset         | 1                                | 1        | 1        | 1        | 1                                     | 1        | 1        | 1        | 1          | 1          | 1        | 1          | 1           | 1         | 1         | 1      |
| _             | 15                               | 14       | 13       | 12       | 11                                    | 10       | 9        | 8        | 7          | 6          | 5        | 4          | 3           | 2         | 1         | 0      |
|               | ſ                                |          | I        |          | ı ı<br>I                              |          | т т      |          | ATA        |            | 1        | 1          | 1           | 1         | I         | 1      |
| Type<br>Reset | R/W<br>1                         | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W<br>1                              | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W<br>1   | R/W<br>1   | R/W<br>1 | R/W<br>1   | R/W<br>1    | R/W<br>1  | R/W<br>1  | R/W    |
|               | '<br>Bit/Field                   | I        | Nam      |          | Ту                                    | ·        | Reset    |          | cription   | I          | I        | I          | 1           | I         | I         | I      |
|               | 31                               |          | NW       | 1        | R/                                    | N        | 1        | Not      | Written    |            |          |            |             |           |           |        |
|               |                                  |          |          |          |                                       |          |          | Spe      | cifies tha | at this 32 | -bit dwo | rd has n   | ot been v   | written.  |           |        |
|               | 30:0                             |          | DAT      | A        | R/                                    | W 02     | x7FFFFF  | F Use    | er Data    |            |          |            |             |           |           |        |
|               |                                  |          |          |          |                                       |          |          |          | tains the  |            |          | . This fie | ld is initi | alized to | all 1s ar | nd can |

## Register 13: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.



0x0000FFFF Enables 96 KB of flash.

Flash Memory Protection Read Enable 1 (FMPRE1)

Base 0x400F.E000

## Register 14: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (FMPPEn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the FMPREn and FMPPEn registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

| Offset        | t 0x208<br>R/W, res |          | 00.000   |          |          |          |            |          |          |          |                         |          |          |          |          |          |
|---------------|---------------------|----------|----------|----------|----------|----------|------------|----------|----------|----------|-------------------------|----------|----------|----------|----------|----------|
|               | 31                  | 30       | 29       | 28       | 27       | 26       | 25         | 24       | 23       | 22       | 21                      | 20       | 19       | 18       | 17       | 16       |
| ſ             |                     | Î        | 1        | 1        | r r<br>1 |          | 1 1        | READ_E   | NABLE    |          | 1                       | I        | r<br>I   | 1        | 1        | I        |
| Туре          | R/W                 | R/W      | R/W      | R/W      | R/W      | R/W      | R/W        | R/W      | R/W      | R/W      | R/W                     | R/W      | R/W      | R/W      | R/W      | R/W      |
| Reset         | 0                   | 0        | 0        | 0        | 0        | 0        | 0          | 0        | 0        | 0        | 0                       | 0        | 0        | 0        | 0        | 0        |
|               | 15                  | 14       | 13       | 12       | 11       | 10       | 9          | 8        | 7        | 6        | 5                       | 4        | 3        | 2        | 1        | 0        |
| Γ             |                     | 1        | I        | 1        | r 1      |          | i i        | READ_E   | NABLE    |          | Î                       | Ì        | 1        | 1        | 1        | 1        |
| Type<br>Reset | R/W<br>0            | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0   | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0                | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 |
| В             | it/Field            |          | Nan      | ne       | Тур      | be       | Reset      | Desc     | cription |          |                         |          |          |          |          |          |
|               | 31:0                |          | READ_E   | NABLE    | R/       | N (      | 0x00000000 | ) Flasl  | h Read I | Enable   |                         |          |          |          |          |          |
|               |                     |          |          |          |          |          |            |          |          |          | olocks to<br>in the tab |          |          |          |          |          |

Value


Description 0x00000000 Enables 96 KB of flash.

Flash Memory Protection Read Enable 2 (FMPRE2)

## Register 15: Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.



0x00000000 Enables 96 KB of flash.

Flash Memory Protection Read Enable 3 (FMPRE3)

# Register 16: Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404

**Note:** Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 1 (FMPPE1) Base 0x400F.E000 Offset 0x404 Type R/W, reset 0x0000.FFFF

|               | 31        | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23                     | 22       | 21       | 20         | 19       | 18       | 17       | 16       |
|---------------|-----------|----------|----------|----------|----------|----------|----------|----------|------------------------|----------|----------|------------|----------|----------|----------|----------|
|               |           |          | 1        |          |          |          | т т      | PROG_I   | ENABLE                 |          |          | 1          |          | 1        |          |          |
| Type<br>Reset | R/W<br>0  | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0               | R/W<br>0 | R/W<br>0 | R/W<br>0   | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 |
|               | 15        | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7                      | 6        | 5        | 4          | 3        | 2        | 1        | 0        |
|               |           | l        | I        |          |          |          | 1 1      | PROG_I   | ENABLE                 |          |          | 1          |          | Ì        |          |          |
| Туре          | R/W       | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      | R/W                    | R/W      | R/W      | R/W        | R/W      | R/W      | R/W      | R/W      |
| Reset         | 1         | 1        | 1        | 1        | 1        | 1        | 1        | 1        | 1                      | 1        | 1        | 1          | 1        | 1        | 1        | 1        |
| E             | Bit/Field |          | Nam      | ie       | Ту       | ре       | Reset    | Des      | cription               |          |          |            |          |          |          |          |
|               | 31:0      | F        | PROG_E   | NABLE    | R/       | W 03     | 0000FFF  | F Flas   | sh Progra              | amming I | Enable   |            |          |          |          |          |
|               |           |          |          |          |          |          |          |          | figures 2<br>Ibined as |          |          |            |          |          |          |          |
|               |           |          |          |          |          |          |          | Valu     | ue                     | Descr    | iption   |            |          |          |          |          |
|               |           |          |          |          |          |          |          | 0x0      | 000FFFI                | F Enable | es 96 KE | 3 of flash |          |          |          |          |

# Register 17: Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offset 0x408 Type R/W, reset 0x0000.0000 31 25 30 29 28 27 26 24 23 22 21 20 19 18 17 16 PROG ENABLE R/W Туре 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 3 2 0 1 PROG ENABLE R/W R/W R/W R/W R/W R/W R/W R/W R/W R/M R/W R/W R/M R/W R/W R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description PROG\_ENABLE 0x00000000 Flash Programming Enable 31:0 R/W Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations". Value Description 0x0000000 Enables 96 KB of flash.

Flash Memory Protection Program Enable 2 (FMPPE2) Base 0x400F.E000

# Register 18: Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C

**Note:** Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 3 (FMPPE3) Base 0x400F.E000 Offset 0x40C Type RW. reset 0x0000.0000

|           | 31          | 30  | 29          | 28  | 27  | 26     | 25    | 24     | 23          | 22       | 21     | 20  | 19  | 18  | 17  | 16  |
|-----------|-------------|---|-------------|-----|-----|--------|-------|--------|-------------|----------|--------|-----|-----|-----|-----|-----|
|           | PROG_ENABLE |   |             |     |     |        |       |        |             |          |        |     |     |     |     |     |
| Type      | R/W         | R/W   | R/W         | R/W | R/W | R/W    | R/W   | R/W    | R/W         | R/W      | R/W    | R/W | R/W | R/W | R/W | R/W |
| Reset     | 0           | 0   | 0           | 0   | 0   | 0      | 0     | 0      | 0           | 0        | 0      | 0   | 0   | 0   | 0   | 0   |
| _         | 15          | 14  | 13          | 12  | 11  | 10     | 9     | 8      | 7           | 6        | 5      | 4   | 3   | 2   | 1   | 0   |
|           |             | PROG_ENABLE   |             |     |     |        |       |        |             |          |        |     |     |     |     |     |
| Туре      | R/W         | R/W   | R/W         | R/W | R/W | R/W    | R/W   | R/W    | R/W         | R/W      | R/W    | R/W | R/W | R/W | R/W | R/W |
| Reset     | 0           | 0   | 0           | 0   | 0   | 0      | 0     | 0      | 0           | 0        | 0      | 0   | 0   | 0   | 0   | 0   |
| _         |             |   |             |     | -   |        | Reset | _      |             |          |        |     |     |     |     |     |
| Bit/Field |             |   | Name        |     |     | Туре   |       | Des    | Description |          |        |     |     |     |     |     |
| 31:0      |             | F   | PROG_ENABLE |     |     | R/W 0x |       | ) Flas | sh Progra   | Imming I | Enable |     |     |     |     |     |
|           |             | Configures 2-KB flash blocks to be execute only. The policies<br>combined as shown in the table "Flash Protection Policy Comb |             |     |     |        |       |        |             |          |        |     |     |     |     |     |
|           |             |   |             |     |     |        |       |        | ue          | Descri   | ption  |     |     |     |     |     |

0x00000000 Enables 96 KB of flash.

# 8 General-Purpose Input/Outputs (GPIOs)

The GPIO module is composed of seven physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E, Port F, and Port G, ). The GPIO module supports 12-34 programmable input/output pins, depending on the peripherals being used.


The GPIO module has the following features:

- Programmable control for GPIO interrupts
  - Interrupt generation masking
  - Edge-triggered on rising, falling, or both
  - Level-sensitive on High or Low values
- 5-V-tolerant input/outputs
- Bit masking in both read and write operations through address lines
- Pins configured as digital inputs are Schmitt-triggered.
- Programmable control for GPIO pad configuration:
  - Weak pull-up or pull-down resistors
  - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can be configured with an 18-mA pad drive for high-current applications
  - Slew rate control for the 8-mA drive
  - Open drain enables
  - Digital input enables

## 8.1 Functional Description

Important: All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1, GPIODEN=1 and GPIOPUR=1). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 8-1 on page 142). The LM3S6422 microcontroller contains seven ports and thus seven of these physical GPIO blocks.



#### Figure 8-1. GPIO Port Block Diagram

### 8.1.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

## 8.1.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 150) is used to configure each individual pin as an input or output. When the data direction bit is set to 0, the GPIO is configured as an input and the corresponding data register bit will capture and store the value on the GPIO port. When the data direction bit is set to 1, the GPIO is configured as an output and the corresponding data register bit will be driven out on the GPIO port.


### 8.1.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 149) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 8-2 on page 143, where u is data unchanged by the write.

#### Figure 8-2. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 8-3 on page 143.

#### Figure 8-3. GPIODATA Read Example



### 8.1.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- GPIO Interrupt Sense (GPIOIS) register (see page 151)
- **GPIO Interrupt Both Edges (GPIOIBE)** register (see page 152)
- GPIO Interrupt Event (GPIOIEV) register (see page 153)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 154).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 155 and page 156). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (the appropriate bit of GPIOIM is set to 1), not only is an interrupt for PortB generated, but an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated.

If no other PortB pins are being used to generate interrupts, the ARM Integrated Nested Vectored Interrupt Controller (NVIC) Interrupt Set Enable (SETNA) register can disable the PortB interrupts and the ADC interrupt can be used to read back the converted data. Otherwise, the PortB interrupt handler needs to ignore and clear interrupts on B4, and wait for the ADC interrupt or the ADC interrupt needs to be disabled in the SETNA register and the PortB interrupt handler polls the ADC registers until the conversion is completed.

Interrupts are cleared by writing a 1 to the appropriate bit of the **GPIO Interrupt Clear (GPIOICR)** register (see page 157).

When programming the following interrupt control registers, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

## 8.1.3 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 158), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

## 8.1.4 Commit Control

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 158) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 168) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 169) have been set to 1.

## 8.1.5 Pad Control

The pad control registers allow for GPIO pad configuration by software based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIOODR**, **GPIOPUR**, **GPIOPUR**, **GPIOSLR**, and **GPIODEN** registers. These registers control drive strength, open-drain configuration, pull-up and pull-down resistors, slew-rate control and digital input enable.

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the  $V_{OL}$  value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package.

## 8.1.6 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

# 8.2 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) are configured out of reset to be undriven (tristate): **GPIOAFSEL**=0, **GPIODEN**=0, **GPIOPDR**=0, and **GPIOPUR**=0. Table 8-1 on page 145 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 8-2 on page 145 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

| Configuration                  | GPIO Reg | gister Bit V | alue <sup>a</sup> |     |     |     |      |      |      |     |
|--------------------------------|----------|--------------|-------------------|-----|-----|-----|------|------|------|-----|
|                                | AFSEL    | DIR          | ODR               | DEN | PUR | PDR | DR2R | DR4R | DR8R | SLR |
| Digital Input (GPIO)           | 0        | 0            | 0                 | 1   | ?   | ?   | Х    | Х    | Х    | X   |
| Digital Output (GPIO)          | 0        | 1            | 0                 | 1   | ?   | ?   | ?    | ?    | ?    | ?   |
| Open Drain Input<br>(GPIO)     | 0        | 0            | 1                 | 1   | X   | X   | X    | X    | X    | X   |
| Open Drain Output<br>(GPIO)    | 0        | 1            | 1                 | 1   | X   | X   | ?    | ?    | ?    | ?   |
| Digital Input (Timer<br>CCP)   | 1        | X            | 0                 | 1   | ?   | ?   | Х    | X    | X    | X   |
| Digital Output (Timer<br>PWM)  | 1        | X            | 0                 | 1   | ?   | ?   | ?    | ?    | ?    | ?   |
| Digital Input/Output<br>(SSI)  | 1        | X            | 0                 | 1   | ?   | ?   | ?    | ?    | ?    | ?   |
| Digital Input/Output<br>(UART) | 1        | X            | 0                 | 1   | ?   | ?   | ?    | ?    | ?    | ?   |
| Analog Input<br>(Comparator)   | 0        | 0            | 0                 | 0   | 0   | 0   | X    | X    | X    | X   |
| Digital Output<br>(Comparator) | 1        | X            | 0                 | 1   | ?   | ?   | ?    | ?    | ?    | ?   |

Table 8-1. GPIO Pad Configuration Examples

a. X=Ignored (don't care bit)

?=Can be either 0 or 1, depending on the configuration

### Table 8-2. GPIO Interrupt Configuration Example

| •       | Desired P<br>Interrupt              | Pin 2 Bit Val | Pin 2 Bit Value <sup>a</sup> |   |   |   |   |   |   |  |  |  |  |  |  |
|---------|-------------------------------------|---------------|------------------------------|---|---|---|---|---|---|--|--|--|--|--|--|
|         | Interrupt<br>Event<br>Trigger       | 7             | 6                            | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |  |  |  |
| GPIOIS  | 0=edge<br>1=level                   | X             | X                            | X | х | X | 0 | Х | х |  |  |  |  |  |  |
| GPIOIBE | 0=single<br>edge<br>1=both<br>edges | X             | X                            | X | Х | Х | 0 | Х | Х |  |  |  |  |  |  |

| Register |   | Pin 2 Bit Va | lue <sup>a</sup> |   |   |   |   |   |   |
|----------|---|--------------|------------------|---|---|---|---|---|---|
|          | Interrupt<br>Event<br>Trigger   | 7            | 6                | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIOIEV  | 0=Low level,<br>or negative<br>edge<br>1=High level,<br>or positive<br>edge |              | X                | X | X | X | 1 | X | X |
| GPIOIM   | 0=masked<br>1=not<br>masked   | 0            | 0                | 0 | 0 | 0 | 1 | 0 | 0 |

a. X=Ignored (don't care bit)

# 8.3 Register Map

Table 8-3 on page 147 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A: 0x4000.4000
- GPIO Port B: 0x4000.5000
- GPIO Port C: 0x4000.6000
- GPIO Port D: 0x4000.7000
- GPIO Port E: 0x4002.4000
- GPIO Port F: 0x4002.5000
- GPIO Port G: 0x4002.6000

The default register type for the **GPIOCR** register is RO for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these five pins default to non-committable. Because of this, the default reset value of **GPIOCR** for GPIO Port B is 0x0000.007F while the default reset value of GPIOCR for Port C is 0x0000.00F0.

Important: The GPIO registers in this chapter are duplicated in each GPIO block, however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to those unconnected bits has no effect and reading those unconnected bits returns no meaningful data.

Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

# Table 8-3. GPIO Register Map

| Offset | Name          | Туре | Reset       | Description                      | See<br>page |
|--------|---------------|------|-------------|----------------------------------|-------------|
| 0x000  | GPIODATA      | R/W  | 0x0000.0000 | GPIO Data                        | 149         |
| 0x400  | GPIODIR       | R/W  | 0x0000.0000 | GPIO Direction                   | 150         |
| 0x404  | GPIOIS        | R/W  | 0x0000.0000 | GPIO Interrupt Sense             | 151         |
| 0x408  | GPIOIBE       | R/W  | 0x0000.0000 | GPIO Interrupt Both Edges        | 152         |
| 0x40C  | GPIOIEV       | R/W  | 0x0000.0000 | GPIO Interrupt Event             | 153         |
| 0x410  | GPIOIM        | R/W  | 0x0000.0000 | GPIO Interrupt Mask              | 154         |
| 0x414  | GPIORIS       | RO   | 0x0000.0000 | GPIO Raw Interrupt Status        | 155         |
| 0x418  | GPIOMIS       | RO   | 0x0000.0000 | GPIO Masked Interrupt Status     | 156         |
| 0x41C  | GPIOICR       | W1C  | 0x0000.0000 | GPIO Interrupt Clear             | 157         |
| 0x420  | GPIOAFSEL     | R/W  | -           | GPIO Alternate Function Select   | 158         |
| 0x500  | GPIODR2R      | R/W  | 0x0000.00FF | GPIO 2-mA Drive Select           | 160         |
| 0x504  | GPIODR4R      | R/W  | 0x0000.0000 | GPIO 4-mA Drive Select           | 161         |
| 0x508  | GPIODR8R      | R/W  | 0x0000.0000 | GPIO 8-mA Drive Select           | 162         |
| 0x50C  | GPIOODR       | R/W  | 0x0000.0000 | GPIO Open Drain Select           | 163         |
| 0x510  | GPIOPUR       | R/W  | -           | GPIO Pull-Up Select              | 164         |
| 0x514  | GPIOPDR       | R/W  | 0x0000.0000 | GPIO Pull-Down Select            | 165         |
| 0x518  | GPIOSLR       | R/W  | 0x0000.0000 | GPIO Slew Rate Control Select    | 166         |
| 0x51C  | GPIODEN       | R/W  | -           | GPIO Digital Enable              | 167         |
| 0x520  | GPIOLOCK      | R/W  | 0x0000.0001 | GPIO Lock                        | 168         |
| 0x524  | GPIOCR        | -    | -           | GPIO Commit                      | 169         |
| 0xFD0  | GPIOPeriphID4 | RO   | 0x0000.0000 | GPIO Peripheral Identification 4 | 171         |
| 0xFD4  | GPIOPeriphID5 | RO   | 0x0000.0000 | GPIO Peripheral Identification 5 | 172         |
| 0xFD8  | GPIOPeriphID6 | RO   | 0x0000.0000 | GPIO Peripheral Identification 6 | 173         |
| 0xFDC  | GPIOPeriphID7 | RO   | 0x0000.0000 | GPIO Peripheral Identification 7 | 174         |
| 0xFE0  | GPIOPeriphID0 | RO   | 0x0000.0061 | GPIO Peripheral Identification 0 | 175         |
| 0xFE4  | GPIOPeriphID1 | RO   | 0x0000.0000 | GPIO Peripheral Identification 1 | 176         |
| 0xFE8  | GPIOPeriphID2 | RO   | 0x0000.0018 | GPIO Peripheral Identification 2 | 177         |
| 0xFEC  | GPIOPeriphID3 | RO   | 0x0000.0001 | GPIO Peripheral Identification 3 | 178         |
| 0xFF0  | GPIOPCellID0  | RO   | 0x0000.000D | GPIO PrimeCell Identification 0  | 179         |
| 0xFF4  | GPIOPCellID1  | RO   | 0x0000.00F0 | GPIO PrimeCell Identification 1  | 180         |
| 0xFF8  | GPIOPCellID2  | RO   | 0x0000.0005 | GPIO PrimeCell Identification 2  | 181         |
| 0xFFC  | GPIOPCellID3  | RO   | 0x0000.00B1 | GPIO PrimeCell Identification 3  | 182         |

July 25, 2008

Preliminary

# 8.4 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

# Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 150).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

### GPIO Data (GPIODATA)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x000 Type R/W, reset 0x0000.0000

|               | 31               | 30      | 29      | 28      | 27      | 26      | 25   | 24  | 23       | 22      | 21      | 20      | 19       | 18         | 17      | 16      |
|---------------|------------------|---------|---------|---------|---------|---------|--|---|----------|---------|---------|---------|----------|------------|---------|---------|
|               |                  |         | 1       |         | 1       | 1       | 1 1  | rese  | rved     | 1       | 1       | 1       | 1        | I          | 1       | 1       |
| Type<br>Reset | RO<br>0          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0   | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0    | RO<br>0 | RO<br>0 |
| 10001         | 15               | 14      | 13      | 12      | 11      | 10      | 9  | 8   | 7        | 6       | 5       | 4       | 3        | 2          | 1       | 0       |
|               | 15               | 14      | 1       |         | rved    | 10      | у<br>1 1   | 0   | /        | 0<br>I  | 5<br>I  | 1       | I<br>MTA | 1          | r '     | •       |
|               |                  |         |         |         |         |         |  |   |          |         |         |         |          |            |         |         |
| Туре          | RO               | RO      | RO      | RO      | RO      | RO      | RO   | RO  | R/W      | R/W     | R/W     | R/W     | R/W      | R/W        | R/W     | R/W     |
| Reset         | 0                | 0       | 0       | 0       | 0       | 0       | 0  | 0   | 0        | 0       | 0       | 0       | 0        | 0          | 0       | 0       |
|               |                  |         |         |         |         |         |  |   |          |         |         |         |          |            |         |         |
| E             | Bit/Field        |         | Nam     | ne      | Ту      | ре      | Reset  | Des   | cription |         |         |         |          |            |         |         |
|               | 31:8             |         | reserv  | /ed     | R       | 0       | 0x00   | Software should not rely on the value of a reserved bit. To provide |          |         |         |         |          |            |         | ∕ide    |
|               | 31:8 reserved RO |         |         |         |         |         | compatibility with future products, the value of a reserved bit shi<br>preserved across a read-modify-write operation. |   |          |         |         |         |          |            |         |         |
|               | 7:0              |         | DAT     | A       | R/      | w       | 0x00   | GPI   | O Data   |         |         |         |          |            |         |         |
|               |                  |         |         |         |         |         |  |   | 0        |         |         |         |          | ons in the |         | •       |

This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and the data written to the registers are masked by the eight address lines ipaddr[9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by ipaddr[9:2] and are configured as outputs. See "Data Register Operation" on page 142 for examples of reads and writes.

# Register 2: GPIO Direction (GPIODIR), offset 0x400

The GPIODIR register is the data direction register. Bits set to 1 in the GPIODIR register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

### GPIO Direction (GPIODIR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x400 Type R/W, reset 0x0000.0000

7:0

DIR

R/W

0x00

| -                | 31        | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23       | 22                      | 21  | 20  | 19  | 18  | 17  | 16  |
|------------------|-----------|----|--------|------|------|----|-------|------|----------|-------------------------|-----|-----|-----|-----|-----|-----|
|                  |           |    | 1      | 1    |      |    |       | rese | rved     |                         |     |     |     | 1   | 1   |     |
| <b>І</b><br>Туре | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO       | RO                      | RO  | RO  | RO  | RO  | RO  | RO  |
| Reset            | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0        | 0                       | 0   | 0   | 0   | 0   | 0   | 0   |
|                  | 15        | 14 | 13     | 12   | 11   | 10 | 9     | 8    | 7        | 6                       | 5   | 4   | 3   | 2   | 1   | 0   |
|                  |           |    | 1      | rese | rved |    | 1     |      |          | 1 1                     |     | D   | IR  | 1   | I   |     |
| Туре             | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | R/W      | R/W                     | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset            | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0        | 0                       | 0   | 0   | 0   | 0   | 0   | 0   |
|                  |           |    |        |      |      |    |       |      |          |                         |     |     |     |     |     |     |
| E                | Bit/Field |    | Nam    | ne   | Ту   | ре | Reset | Des  | cription |                         |     |     |     |     |     |     |
|                  | 31:8      |    | reserv | ved  | R    | 0  | 0x00  |      |          | ould not i<br>with futu |     |     |     |     |     |     |

preserved across a read-modify-write operation.

**GPIO Data Direction** 

The DIR values are defined as follows:

- 0 Pins are inputs.
- Pins are outputs. 1

# Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The GPIOIS register is the interrupt sense register. Bits set to 1 in GPIOIS configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

### GPIO Interrupt Sense (GPIOIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x404 Type R/W, reset 0x0000.0000

31:8

7:0

reserved

IS

RO

R/W

0x00

0x00

| -             | 31      | 30      | 29      | 28       | 27        | 26      | 25      | 24      | 23       | 22       | 21       | 20  | 19            | 18       | 17       | 16       |
|---------------|---------|---------|---------|----------|-----------|---------|---------|---------|----------|----------|----------|-----|---------------|----------|----------|----------|
| [             |         | 1       | 1       |          | 1         | 1       | 1 1     | rese    | rved     |          |          |     | 1             | 1        | 1        |          |
|               |         |         |         |          | 1         |         |         |         | 1        |          |          |     |               |          |          |          |
| Туре          | RO      | RO      | RO      | RO       | RO        | RO      | RO      | RO      | RO       | RO       | RO       | RO  | RO            | RO       | RO       | RO       |
| Reset         | 0       | 0       | 0       | 0        | 0         | 0       | 0       | 0       | 0        | 0        | 0        | 0   | 0             | 0        | 0        | 0        |
|               |         |         |         |          |           |         |         |         |          |          |          |     |               |          |          |          |
|               | 15      | 14      | 13      | 12       | 11        | 10      | 9       | 8       | 7        | 6        | 5        | 4   | 3             | 2        | 1        | 0        |
|               |         | T       | 1       | <u> </u> | 1         |         | 1 1     |         | 1        |          |          |     | 1             |          |          |          |
|               |         | •       |         |          | l<br>much | •       |         |         |          |          |          | •   |               |          |          | ·        |
|               |         |         |         | rese     | erved     |         |         |         |          |          | •        |     | S             | •        | •        | .        |
| Туре          | RO      | RO      | RO      | RO       | RO        | RO      | RO      | RO      | R/W      | R/W      | R/W      |     | s<br>I<br>R/W | R/W      | R/W      | R/W      |
| Type<br>Reset | RO<br>0 | RO<br>0 | RO<br>0 |          |           | RO<br>0 | RO<br>0 | RO<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 |     |               | R/W<br>0 | R/W<br>0 | R/W<br>0 |
|               |         |         |         | RO       | RO        |         |         |         |          |          |          | R/W | R/W           |          |          |          |
|               |         |         |         | RO       | RO        |         |         |         |          |          |          | R/W | R/W           |          |          |          |
| Reset         |         |         |         | RO<br>0  | RO<br>0   |         |         | 0       |          |          |          | R/W | R/W           |          |          |          |

| Software should not rely on the value of a reserved bit. To provide       |
|---|
| compatibility with future products, the value of a reserved bit should be |
| preserved across a read-modify-write operation.                           |

**GPIO** Interrupt Sense

The IS values are defined as follows:

- 0 Edge on corresponding pin is detected (edge-sensitive).
- Level on corresponding pin is detected (level-sensitive). 1

### Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register is the interrupt both-edges register. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 151) is set to detect edges, bits set to High in **GPIOIBE** configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 153). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

#### GPIO Interrupt Both Edges (GPIOIBE)

| GPIC<br>GPIC<br>GPIC<br>GPIC<br>GPIC<br>GPIC<br>Offse | ) Port B t<br>) Port C t<br>) Port D t<br>) Port E t<br>) Port F t | base: 0x<br>base: 0x<br>base: 0x<br>base: 0x<br>base: 0x<br>base: 0x<br>base: 0x | 4000.4000<br>4000.5000<br>4000.6000<br>4000.7000<br>4002.4000<br>4002.5000<br>4002.6000 | )<br>)<br> |      |     |       |      |          |          |           |          |          |          |            |
|---|--|--|---|------------|------|-----|-------|------|----------|----------|-----------|----------|----------|----------|------------|
|   | 31   | 30   | 29  | 28         | 27   | 26  | 25    | 24   | 23       | 22       | 21        | 20       | 19       | 18       | 17         |
|   |  | T  | 1   | · · · · ·  |      | 1   | 1 1   | rese | rved     |          | 1         | 1        |          |          | r r        |
| Туре  | RO   | RO   | RO  | RO         | RO   | RO  | RO    | RO   | RO       | RO       | RO        | RO       | RO       | RO       | RO         |
| Reset   | 0  | 0  | 0   | 0          | 0    | 0   | 0     | 0    | 0        | 0        | 0         | 0        | 0        | 0        | 0          |
|   | 15   | 14   | 13  | 12         | 11   | 10  | 9     | 8    | 7        | 6        | 5         | 4        | 3        | 2        | 1          |
|   |  | 1  | 1   | rese       | rved | 1   |       |      |          | I        | 1         | I<br>IB  | E<br>I   | T        | г т        |
| Туре  | RO   | RO   | RO  | RO         | RO   | RO  | RO    | RO   | R/W      | R/W      | R/W       | R/W      | R/W      | R/W      | R/W        |
| Reset   | 0  | 0  | 0   | 0          | 0    | 0   | 0     | 0    | 0        | 0        | 0         | 0        | 0        | 0        | 0          |
| E   | Bit/Field  |  | Nai   | me         | Ту   | /pe | Reset | Des  | cription |          |           |          |          |          |            |
|   | 31:8   |  | rese  | rved       | F    | RO  | 0x00  | Soft | ware sho | ould not | rely on t | he value | of a res | erved bi | t. To prov |

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

GPIO Interrupt Both Edges

The IBE values are defined as follows:

Value Description

- 0 Interrupt generation is controlled by the **GPIO Interrupt Event** (**GPIOIEV**) register (see page 153).
- 1 Both edges on the corresponding pin trigger an interrupt.
  - Note: Single edge is determined by the corresponding bit in **GPIOIEV**.

7:0

IBE

R/W

0x00

16

RO

0

R/W

0

# Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Bits set to High in **GPIOIEV** configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 151). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in **GPIOIS**. All bits are cleared by a reset.

#### GPIO Interrupt Event (GPIOIEV)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x40C Type R/W, reset 0x0000.0000

| _     | 31       | 30 | 29 | 28 | 27 | 26 | 25 | 24   | 23   | 22  | 21  | 20  | 19  | 18      | 17  | 16  |
|-------|----------|----|----|----|----|----|----|------|------|-----|-----|-----|-----|---------|-----|-----|
|       |          | 1  |    |    |    |    |    | rese | rved |     |     |     |     |         |     |     |
| Туре  | RO       | RO | RO | RO | RO | RO | RO | RO   | RO   | RO  | RO  | RO  | RO  | RO      | RO  | RO  |
| Reset | 0        | 0  | 0  | 0  | 0  | 0  | 0  | 0    | 0    | 0   | 0   | 0   | 0   | 0       | 0   | 0   |
|       |          |    |    |    |    |    |    |      |      |     |     |     |     |         |     |     |
|       | 15       | 14 | 13 | 12 | 11 | 10 | 9  | 8    | 7    | 6   | 5   | 4   | 3   | 2       | 1   | 0   |
|       | reserved |    |    |    |    |    |    |      |      | 1   |     | IE  | V   | <b></b> |     |     |
| Туре  | RO       | RO | RO | RO | RO | RO | RO | RO   | R/W  | R/W | R/W | R/W | R/W | R/W     | R/W | R/W |
| Reset | 0        | 0  | 0  | 0  | 0  | 0  | 0  | 0    | 0    | 0   | 0   | 0   | 0   | 0       | 0   | 0   |
|       |          |    |    |    |    |    |    |      |      |     |     |     |     |         |     |     |
|       |          |    |    |    |    |    |    |      |      |     |     |     |     |         |     |     |

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 31:8      | reserved | RO   | 0x00  | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0       | IEV      | R/W  | 0x00  | GPIO Interrupt Event  |


The IEV values are defined as follows:

- 0 Falling edge or Low levels on corresponding pins trigger interrupts.
- 1 Rising edge or High levels on corresponding pins trigger interrupts.

# Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Bits set to High in **GPIOIM** allow the corresponding pins to trigger their individual interrupts and the combined **GPIOINTR** line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

### GPIO Interrupt Mask (GPIOIM)



7:0

IME

R/W

0x00

|       | 31        | 30 | 29     | 28   | 27    | 26     | 25      | 24   | 23       | 22        | 21        | 20       | 19        | 18         | 17        | 16   |
|-------|-----------|----|--------|------|-------|--------|---------|------|----------|-----------|-----------|----------|-----------|------------|-----------|------|
| [     |           | •  | 1 1    |      |       |        | · · · · | rese | rved     |           |           | ı – ı    |           |            |           |      |
| I     |           |    |        |      | 1     |        |         |      | 1        |           |           |          |           |            |           |      |
| Туре  | RO        | RO | RO     | RO   | RO    | RO     | RO      | RO   | RO       | RO        | RO        | RO       | RO        | RO         | RO        | RO   |
| Reset | 0         | 0  | 0      | 0    | 0     | 0      | 0       | 0    | 0        | 0         | 0         | 0        | 0         | 0          | 0         | 0    |
|       |           |    |        |      |       |        |         |      |          |           |           |          |           |            |           |      |
|       | 15        | 14 | 13     | 12   | 11    | 10     | 9       | 8    | 7        | 6         | 5         | 4        | 3         | 2          | 1         | 0    |
| 1     |           | 1  |        |      | · · · |        | -       |      | · · ·    | -         |           |          | -         |            | -         |      |
|       |           |    |        | rese | erved |        |         |      |          |           |           | IM       | E         |            |           | ·    |
| L     |           |    |        |      | 1     |        |         |      |          |           |           |          |           |            |           |      |
| Туре  | RO        | RO | RO     | RO   | RO    | RO     | RO      | RO   | R/W      | R/W       | R/W       | R/W      | R/W       | R/W        | R/W       | R/W  |
| Reset | 0         | 0  | 0      | 0    | 0     | 0      | 0       | 0    | 0        | 0         | 0         | 0        | 0         | 0          | 0         | 0    |
|       |           |    |        |      |       |        |         |      |          |           |           |          |           |            |           |      |
|       |           |    |        |      |       |        |         |      |          |           |           |          |           |            |           |      |
| _     |           |    |        |      | _     |        |         | _    |          |           |           |          |           |            |           |      |
| B     | sit/Field |    | Nam    | ie   | Ty    | ре     | Reset   | Des  | cription |           |           |          |           |            |           |      |
|       |           |    |        |      |       |        |         |      |          |           |           |          |           |            |           |      |
|       | 31:8      |    | rocon  | od   | R     | $\cap$ | 0x00    | Soft | wara cha | uld not   | roly on t | he value | of a rock | orwood hit | To prov   | vido |
|       | 31.0      |    | reserv | /eu  | R     | 0      | 0,000   | 301  | ware sho | Julu HOLI | ery on u  | ie value | u a res   |            | . io prov | lue  |

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

GPIO Interrupt Mask Enable

The IME values are defined as follows:

- 0 Corresponding pin interrupt is masked.
- 1 Corresponding pin interrupt is not masked.

# Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. Bits read High in **GPIORIS** reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the **GPIO Interrupt Mask** (**GPIOIM**) register (see page 154). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

### GPIO Raw Interrupt Status (GPIORIS)

reserved

RIS

RO

RO

0x00

0x00

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4002.4000 GPIO Port E base: 0x4002.5000 GPIO Port F base: 0x4002.6000 GPIO Port G base: 0x4002.6000 Offset 0x414 Type RO, reset 0x0000.0000

31:8

7:0

|       | 31        | 30 | 29  | 28   | 27   | 26 | 25    | 24   | 23       | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|-----------|----|-----|------|------|----|-------|------|----------|----|----|----|----|----|----|----|
|       |           |    |     |      |      | 1  |       | rese | rved     |    |    |    |    |    |    | 1  |
| Туре  | RO        | RO | RO  | RO   | RO   | RO | RO    | RO   | RO       | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0         | 0  | 0   | 0    | 0    | 0  | 0     | 0    | 0        | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
|       | 15        | 14 | 13  | 12   | 11   | 10 | 9     | 8    | 7        | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|       |           |    |     | rese | rved | 1  |       |      | I        |    | ſ  | RI | S  |    | ſ  | '  |
| Туре  | RO        | RO | RO  | RO   | RO   | RO | RO    | RO   | RO       | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0         | 0  | 0   | 0    | 0    | 0  | 0     | 0    | 0        | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| E     | Bit/Field |    | Nam | ıe   | Ту   | ре | Reset | Des  | cription |    |    |    |    |    |    |    |

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

GPIO Interrupt Raw Status

Reflects the status of interrupt trigger condition detection on pins (raw, prior to masking).

The RIS values are defined as follows:

- 0 Corresponding pin interrupt requirements not met.
- 1 Corresponding pin interrupt has met requirements.

### Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (the appropriate bit of GPIOIM is set to 1), not only is an interrupt for PortB generated, but an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated.

If no other PortB pins are being used to generate interrupts, the ARM Integrated Nested Vectored Interrupt Controller (NVIC) Interrupt Set Enable (SETNA) register can disable the PortB interrupts and the ADC interrupt can be used to read back the converted data. Otherwise, the PortB interrupt handler needs to ignore and clear interrupts on B4, and wait for the ADC interrupt or the ADC interrupt needs to be disabled in the SETNA register and the PortB interrupt handler polls the ADC registers until the conversion is completed.

**GPIOMIS** is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x418 Type RO, reset 0x0000.0000

| .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | ,       |         |         |         |         |         |               |                     |   |                         |                      |                         |          |          |         |         |
|---|---------|---------|---------|---------|---------|---------|---------------|---------------------|---|-------------------------|----------------------|-------------------------|----------|----------|---------|---------|
| _                                       | 31      | 30      | 29      | 28      | 27      | 26      | 25            | 24                  | 23  | 22                      | 21                   | 20                      | 19       | 18       | 17      | 16      |
|   |         |         | 1 1     |         |         |         |               | rese                | erved   |                         | 1                    |                         |          | 1        | 1       | •       |
| Type<br>Reset                           | RO<br>0       | RO<br>0             | RO<br>0   | RO<br>0                 | RO<br>0              | RO<br>0                 | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0 |
| Reset                                   |         |         |         |         |         |         | 0             | U                   | 0   | U                       | 0                    | U                       | 0        | U        | U       | 0       |
| _                                       | 15      | 14      | 13      | 12      | 11      | 10      | 9             | 8                   | 7   | 6                       | 5                    | 4                       | 3        | 2        | 1       | 0       |
|   | '       |         |         | rese    | rved    | 1       |               |                     |   |                         |                      | м                       | IS<br>I  | 1        | 1       | •       |
| Туре                                    | RO            | RO                  | RO  | RO                      | RO                   | RO                      | RO       | RO       | RO      | RO      |
| Reset                                   | 0       | 0       | 0       | 0       | 0       | 0       | 0             | 0                   | 0   | 0                       | 0                    | 0                       | 0        | 0        | 0       | 0       |
| B                                       | 31:8    |         | Nam     | ved     | R       | pe<br>O | Reset<br>0x00 | Soft<br>com<br>pres | cription<br>ware sho<br>patibility<br>served ac | with futi<br>cross a r  | ure produ<br>ead-mod | ucts, the<br>lify-write | value of | a reserv | •       |         |
|   | 7:0     |         | MIS     | 5       | R       | 0       | 0x00          | Mas<br>The          | O Maske<br>sked valu<br>MIS valu<br>ue Desc     | ue of inte<br>ues are o | errupt due           | e to corre              | •        | ng pin.  |         |         |


0 Corresponding GPIO line interrupt not active.

1 Corresponding GPIO line asserting interrupt.

# Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.

#### GPIO Interrupt Clear (GPIOICR)



- o corresponding interrupt is unanected
- 1 Corresponding interrupt is cleared.

### Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.


The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 158) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 168) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 169) have been set to 1.

Important: All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1, GPIODEN=1 and GPIOPUR=1). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris<sup>®</sup> microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

#### GPIO Alternate Function Select (GPIOAFSEL)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x420 Type R/W, reset -



Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


| Bit/Field | Name  | Туре | Reset | Description   |
|-----------|-------|------|-------|---|
| 7:0       | AFSEL | R/W  | -     | GPIO Alternate Function Select  |
|           |       |      |       | The AFSEL values are defined as follows:  |
|           |       |      |       | Value Description   |
|           |       |      |       | 0 Software control of corresponding GPIO line (GPIO mode).  |
|           |       |      |       | <ol> <li>Hardware control of corresponding GPIO line (alternate hardware function).</li> </ol>  |
|           |       |      |       | Note: The default reset value for the <b>GPIOAFSEL</b> ,<br><b>GPIOPUR</b> , and <b>GPIODEN</b> registers are 0x0000.0000<br>for all GPIO pins, with the exception of the five<br>JTAG/SWD pins (PB7 and PC[3:0]). These five pins<br>default to JTAG/SWD functionality. Because of this,<br>the default reset value of these registers for GPIO<br>Port B is 0x0000.0080 while the default reset value |

for Port C is 0x0000.000F.

### Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 2-mA Drive Select (GPIODR2R)



A write of 1 to either **GPIODR4[n]** or **GPIODR8[n]** clears the corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write.

# Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 4-mA Drive Select (GPIODR4R)


| GPIC<br>GPIC<br>GPIC<br>GPIC<br>GPIC<br>Offse  | ) Port A b<br>) Port B b<br>) Port C b<br>) Port D b<br>) Port E b<br>) Port F b<br>) Port G b<br>) Port G b                                  | pase: 0x40<br>pase: 0x40<br>pase: 0x40<br>pase: 0x40<br>pase: 0x40<br>pase: 0x40<br>pase: 0x40<br>pase: 0x40 | 000.4000<br>000.5000<br>000.6000<br>000.7000<br>002.4000<br>002.5000<br>002.6000 |      | , , , |    |       |           |           |          |          |     |     |     |     |        |
|--|---|--|--|------|-------|----|-------|-----------|-----------|----------|----------|-----|-----|-----|-----|--------|
|  | 31  | 30   | 29   | 28   | 27    | 26 | 25    | 24        | 23        | 22       | 21       | 20  | 19  | 18  | 17  | 16     |
|  |   | I  | -  |      | 1     |    | 1 1   | rese      | erved     |          |          |     |     |     |     |        |
| Туре   | RO  | RO   | RO   | RO   | RO    | RO | RO    | RO        | RO        | RO       | RO       | RO  | RO  | RO  | RO  | RO     |
| Reset  | 0   | 0  | 0  | 0    | 0     | 0  | 0     | 0         | 0         | 0        | 0        | 0   | 0   | 0   | 0   | 0      |
|  | 15  | 14   | 13   | 12   | 11    | 10 | 9     | 8         | 7         | 6        | 5        | 4   | 3   | 2   | 1   | 0      |
|  |   | 1  |  | rese | rved  |    |       |           |           |          |          | DR  | V4  |     |     |        |
| Туре   | RO  | RO   | RO   | RO   | RO    | RO | RO    | RO        | R/W       | R/W      | R/W      | R/W | R/W | R/W | R/W | R/W    |
| Reset  | 0   | 0  | 0  | 0    | 0     | 0  | 0     | 0         | 0         | 0        | 0        | 0   | 0   | 0   | 0   | 0      |
| E  | Bit/Field   |  | Nam  | ne   | Ту    | ре | Reset | Des       | cription  |          |          |     |     |     |     |        |
| 31:8 reserved RO 0x00 Software should not rely on the<br>compatibility with future products<br>preserved across a read-modify- |   |  |  |      |       |    |       | ucts, the | value of  | a reserv |          |     |     |     |     |        |
|  | 7:0   |  | DR∖  | /4   | R/    | W  | 0x00  | Out       | put Pad 4 | 1-mA Dri | ive Enab | le  |     |     |     |        |
|  | A write of 1 to either <b>GPIODR2[n]</b> or <b>GPIODR8[n]</b> clears the corresponding 4-mA enable bit. The change is effective on the second |  |  |      |       |    |       |           |           |          |          |     |     |     |     | second |

clock cycle after the write.

### Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

GPIO 8-mA Drive Select (GPIODR8R)



A write of 1 to either **GPIODR2[n]** or **GPIODR4[n]** clears the corresponding 8-mA enable bit. The change is effective on the second clock cycle after the write.

# Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Input Enable (GPIODEN)** register (see page 167). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open drain input if the corresponding bit in the **GPIODIR** register is set to 0; and as an open drain output when set to 1.

#### GPIO Open Drain Select (GPIOODR)

| GPIO Port A base: 0x4000.4000 |
|-------------------------------|
| GPIO Port B base: 0x4000.5000 |
| GPIO Port C base: 0x4000.6000 |
| GPIO Port D base: 0x4000.7000 |
| GPIO Port E base: 0x4002.4000 |
| GPIO Port F base: 0x4002.5000 |
| GPIO Port G base: 0x4002.6000 |
| Offset 0x50C                  |
| Type R/W, reset 0x0000.0000   |

|       | 31        | 30 | 29    | 28   | 27      | 26 | 25    | 24   | 23         | 22       | 21       | 20                                  | 19       | 18       | 17  | 16    |
|-------|-----------|----|-------|------|---------|----|-------|------|------------|----------|----------|-------------------------------------|----------|----------|-----|-------|
|       |           | 1  | 1     | 1    | · · · · |    | · ·   | rese | rved       |          | 1        |                                     |          | 1        | 1   |       |
| Туре  | RO        | RO | RO    | RO   | RO      | RO | RO    | RO   | RO         | RO       | RO       | RO                                  | RO       | RO       | RO  | RO    |
| Reset | 0         | 0  | 0     | 0    | 0       | 0  | 0     | 0    | 0          | 0        | 0        | 0                                   | 0        | 0        | 0   | 0     |
|       | 15        | 14 | 13    | 12   | 11      | 10 | 9     | 8    | 7          | 6        | 5        | 4                                   | 3        | 2        | 1   | 0     |
|       |           | 1  | 1     | rese | rved    |    |       |      |            | 1        | 1        | O                                   | DE       | 1        | 1   | · _ ] |
| Туре  | RO        | RO | RO    | RO   | RO      | RO | RO    | RO   | R/W        | R/W      | R/W      | R/W                                 | R/W      | R/W      | R/W | R/W   |
| Reset | 0         | 0  | 0     | 0    | 0       | 0  | 0     | 0    | 0          | 0        | 0        | 0                                   | 0        | 0        | 0   | 0     |
| E     | Bit/Field |    | Nan   | ne   | Ту      | pe | Reset | Des  | cription   |          |          |                                     |          |          |     |       |
|       | 31:8      |    | reser | ved  | R       | 0  | 0x00  | com  | patibility | with fut | ure prod | he value<br>ucts, the<br>dify-write | value of | a reserv | •   |       |
|       | 7:0       |    | OD    | E    | R/      | W  | 0x00  | Out  | put Pad    | Open Dr  | ain Enal | ble                                 |          |          |     |       |
|       |           |    |       |      |         |    |       | The  | ode val    | ues are  | defined  | as follows                          | S:       |          |     |       |

Value Description

0 Open drain configuration is disabled.

1 Open drain configuration is enabled.

# Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 165).

### GPIO Pull-Up Select (GPIOPUR)

| GPIO Port A base: 0x4000.4000 |
|-------------------------------|
| GPIO Port B base: 0x4000.5000 |
| GPIO Port C base: 0x4000.6000 |
| GPIO Port D base: 0x4000.7000 |
| GPIO Port E base: 0x4002.4000 |
| GPIO Port F base: 0x4002.5000 |
| GPIO Port G base: 0x4002.6000 |
| Offset 0x510                  |
| Type R/W, reset -             |

|       | 31 | 30  | 29 | 28   | 27   | 26 | 25 | 24   | 23   | 22  | 21  | 20  | 19  | 18  | 17  | 16  |
|-------|----|-----|----|------|------|----|----|------|------|-----|-----|-----|-----|-----|-----|-----|
|       |    |     |    |      |      |    |    | rese | rved | 1   |     |     |     |     |     | •   |
| Туре  | RO | RO  | RO | RO   | RO   | RO | RO | RO   | RO   | RO  | RO  | RO  | RO  | RO  | RO  | RO  |
| Reset | 0  | 0   | 0  | 0    | 0    | 0  | 0  | 0    | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
|       |    |     |    |      |      |    |    |      |      |     |     |     |     |     |     |     |
|       | 15 | 14  | 13 | 12   | 11   | 10 | 9  | 8    | 7    | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|       |    | 1 1 |    | rese | rved |    |    |      |      | 1   |     | PL  | JE  |     | 1   |     |
| Туре  | RO | RO  | RO | RO   | RO   | RO | RO | RO   | R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0  | 0   | 0  | 0    | 0    | 0  | 0  | 0    | -    | -   | -   | -   | -   | -   | -   | -   |
|       |    |     |    |      |      |    |    |      |      |     |     |     |     |     |     |     |

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 31:8      | reserved | RO   | 0x00  | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0       | PUE      | R/W  | -     | Pad Weak Pull-Up Enable   |


A write of 1 to **GPIOPDR[n]** clears the corresponding **GPIOPUR[n]** enables. The change is effective on the second clock cycle after the write.

Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

# Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 164).

### GPIO Pull-Down Select (GPIOPDR)



|               | 31        | 30      | 29             | 28      | 27      | 26      | 25      | 24  | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|---------------|-----------|---------|----------------|---------|---------|---------|---------|---|----------|----------|----------|----------|----------|----------|----------|----------|
|               |           |         |                |         |         |         |         | rese  | erved    |          |          |          | 1        | 1        |          |          |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0        | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  |
|               | 15        | 14      | 13             | 12      | 11      | 10      | 9       | 8   | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
|               | 1         |         | <del>г г</del> | rese    | rved    |         |         |   |          | 1        |          | PE       | DE       | 1        |          |          |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0        | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0   | R/W<br>0 |
|               |           |         |                |         |         |         |         |   |          |          |          |          |          |          |          |          |
| E             | Bit/Field |         | Nam            | е       | Ту      | ре      | Reset   | Des   | cription |          |          |          |          |          |          |          |
|               | 31:8      |         | reserv         | ed      | R       | 0       | 0x00    |   | ware sho |          |          |          |          |          | •        |          |
|               |           |         |                |         |         |         |         | compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.           |          |          |          |          |          |          |          |          |
|               | 7:0       |         | PDE            | Ξ       | R/      | W       | 0x00    | Pad   | Weak P   | ull-Dowr | n Enable |          |          |          |          |          |
|               |           |         |                |         |         |         |         | A write of 1 to <b>GPIOPUR[n]</b> clears the corresponding <b>GPI</b><br>enables. The change is effective on the second clock cycle |          |          |          |          |          |          |          |          |

write.

### Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 162).

### GPIO Slew Rate Control Select (GPIOSLR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x518 Type R/W, reset 0x0000.0000

| -     | 31 | 30 | 29 | 28        | 27   | 26 | 25 | 24   | 23   | 22  | 21  | 20      | 19  | 18  | 17  | 16  |
|-------|----|----|----|-----------|------|----|----|------|------|-----|-----|---------|-----|-----|-----|-----|
|       |    |    | 1  | 1         |      |    |    | rese | rved | 1   |     |         |     |     |     |     |
| Туре  | RO | RO | RO | RO        | RO   | RO | RO | RO   | RO   | RO  | RO  | RO      | RO  | RO  | RO  | RO  |
| Reset | 0  | 0  | 0  | 0         | 0    | 0  | 0  | 0    | 0    | 0   | 0   | 0       | 0   | 0   | 0   | 0   |
|       |    |    |    |           |      |    |    |      |      |     |     |         |     |     |     |     |
|       | 15 | 14 | 13 | 12        | 11   | 10 | 9  | 8    | 7    | 6   | 5   | 4       | 3   | 2   | 1   | 0   |
|       |    | Î  | 1  | î<br>rese | rved |    |    | 1    |      | I   |     | I<br>SF | RL  |     |     |     |
|       |    |    |    |           |      |    |    |      |      |     |     |         |     |     |     |     |
| Туре  | RO | RO | RO | RO        | RO   | RO | RO | RO   | R/W  | R/W | R/W | R/W     | R/W | R/W | R/W | R/W |
| Reset | 0  | 0  | 0  | 0         | 0    | 0  | 0  | 0    | 0    | 0   | 0   | 0       | 0   | 0   | 0   | 0   |
|       |    |    |    |           |      |    |    |      |      |     |     |         |     |     |     |     |
|       |    |    |    |           |      |    |    |      |      |     |     |         |     |     |     |     |

| Bit/Field | Name     | Туре | Reset | Desc                   |
|-----------|----------|------|-------|------------------------|
| 31:8      | reserved | RO   | 0x00  | Softw<br>comp<br>prese |
| 7:0       | SRL      | R/W  | 0x00  | Slew                   |

Description

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Slew Rate Limit Enable (8-mA drive only)

The SRL values are defined as follows:

- 0 Slew rate control disabled.
- 1 Slew rate control enabled.

## Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

Note: Pins configured as digital inputs are Schmitt-triggered.

The **GPIODEN** register is the digital enable register. By default, with the exception of the GPIO signals used for JTAG/SWD function, all other GPIO signals are configured out of reset to be undriven (tristate). Their digital function is disabled; they do not drive a logic value on the pin and they do not allow the pin voltage into the GPIO receiver. To use the pin in a digital function (either GPIO or alternate function), the corresponding GPIODEN bit must be set.

GPIO Digital Enable (GPIODEN)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x51C Type R/W, reset -

|       | 31 | 30 | 29 | 28   | 27   | 26 | 25 | 24   | 23   | 22  | 21  | 20  | 19  | 18  | 17  | 16  |
|-------|----|----|----|------|------|----|----|------|------|-----|-----|-----|-----|-----|-----|-----|
|       |    | 1  |    | 1    |      | 1  |    | rese | rved |     |     |     |     |     |     |     |
| Туре  | RO | RO | RO | RO   | RO   | RO | RO | RO   | RO   | RO  | RO  | RO  | RO  | RO  | RO  | RO  |
| Reset | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0    | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
|       |    |    |    |      |      |    |    |      |      |     |     |     |     |     |     |     |
|       | 15 | 14 | 13 | 12   | 11   | 10 | 9  | 8    | 7    | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|       |    | 1  |    | rese | rved | 1  |    |      |      |     |     | DE  | EN  | ſ   | r   |     |
| Туре  | RO | RO | RO | RO   | RO   | RO | RO | RO   | R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0    | -    | -   | -   | -   | -   | -   | -   | -   |
|       |    |    |    |      |      |    |    |      |      |     |     |     |     |     |     |     |

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 31:8      | reserved | RO   | 0x00  | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0       | DEN      | R/W  | -     | Digital Enable  |

The DEN values are defined as follows:

- 0 Digital functions disabled.
- 1 Digital functions enabled.
  - Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.


### Register 19: GPIO Lock (GPIOLOCK), offset 0x520

The **GPIOLOCK** register enables write access to the **GPIOCR** register (see page 169). Writing 0x1ACC.E551 to the **GPIOLOCK** register will unlock the **GPIOCR** register. Writing any other value to the **GPIOLOCK** register re-enables the locked state. Reading the **GPIOLOCK** register returns the lock status rather than the 32-bit value that was previously written. Therefore, when write accesses are disabled, or locked, reading the **GPIOLOCK** register returns 0x00000001. When write accesses are enabled, or unlocked, reading the **GPIOLOCK** register returns 0x00000000.

GPIO Lock (GPIOLOCK)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x520

Type R/W, reset 0x0000.0001



| Bit/Field | Name | Туре | Reset       | Description |  |
|-----------|------|------|-------------|-------------|--|
| 31:0      | LOCK | R/W  | 0x0000.0001 | GPIO Lock   |  |

A write of the value 0x1ACC.E551 unlocks the **GPIO Commit (GPIOCR)** register for write access.

A write of any other value or a write to the **GPIOCR** register reapplies the lock, preventing any register updates. A read of this register returns the following values:

Value Description 0x0000.0001 locked 0x0000.0000 unlocked

## Register 20: GPIO Commit (GPIOCR), offset 0x524

The **GPIOCR** register is the commit register. The value of the **GPIOCR** register determines which bits of the **GPIOAFSEL** register are committed when a write to the **GPIOAFSEL** register is performed. If a bit in the **GPIOCR** register is a zero, the data being written to the corresponding bit in the **GPIOAFSEL** register will not be committed and will retain its previous value. If a bit in the **GPIOCR** register is a one, the data being written to the corresponding bit of the **GPIOAFSEL** register will be committed to the register and will reflect the new value.

The contents of the **GPIOCR** register can only be modified if the **GPIOLOCK** register is unlocked. Writes to the **GPIOCR** register are ignored if the **GPIOLOCK** register is locked.

Important: This register is designed to prevent accidental programming of the registers that control connectivity to the JTAG/SWD debug hardware. By initializing the bits of the **GPIOCR** register to 0 for PB7 and PC[3:0], the JTAG/SWD debug port can only be converted to GPIOs through a deliberate set of writes to the **GPIOLOCK**, **GPIOCR**, and the corresponding registers.

Because this protection is currently only implemented on the JTAG/SWD pins on PB7 and PC[3:0], all of the other bits in the **GPIOCR** registers cannot be written with 0x0. These bits are hardwired to 0x1, ensuring that it is always possible to commit new values to the **GPIOAFSEL** register bits of these other pins.

preserved across a read-modify-write operation.


| GPIC<br>GPIC<br>GPIC<br>GPIC<br>GPIC<br>GPIC<br>Offse | ) Port A b<br>) Port B b<br>) Port C b<br>) Port D b<br>) Port E b<br>) Port F b | pase: 0x4<br>pase: 0x4<br>pase: 0x4<br>pase: 0x4<br>pase: 0x4<br>pase: 0x4<br>pase: 0x4 | PIOCR)<br>4000.4000<br>4000.5000<br>4000.6000<br>4000.7000<br>4002.4000<br>4002.6000 |      |      |    |                |      |          |    |    |    |  |    |    |                  |
|---|--|---|--|------|------|----|----------------|------|----------|----|----|----|--|----|----|------------------|
|   | 31   | 30  | 29   | 28   | 27   | 26 | 25             | 24   | 23       | 22 | 21 | 20 | 19   | 18 | 17 | 16               |
|   |  | 1   | 1  | 1    |      | r  | r r            | rese | rved     |    | 1  | Î  | 1<br>1   |    | 1  | 1                |
| Туре  | RO   | RO  | RO   | RO   | RO   | RO | RO             | RO   | RO       | RO | RO | RO | RO   | RO | RO | RO               |
| Reset   | 0  | 0   | 0  | 0    | 0    | 0  | 0              | 0    | 0        | 0  | 0  | 0  | 0  | 0  | 0  | 0                |
|   | 15   | 14  | 13   | 12   | 11   | 10 | 9              | 8    | 7        | 6  | 5  | 4  | 3  | 2  | 1  | 0                |
|   |  |   | 1  | rese | rved | r  | <del>т т</del> |      |          | 1  | 1  | 1  | I<br>R   |    | 1  |                  |
| Туре  | RO   | RO  | RO   | RO   | RO   | RO | RO             | RO   | -        | -  | -  | -  | · -  | -  | -  | -                |
| Reset   | 0  | 0   | 0  | 0    | 0    | 0  | 0              | 0    | -        | -  | -  | -  | -  | -  | -  | -                |
| E   | Bit/Field  |   | Nan  | ne   | Ту   | ре | Reset          | Des  | cription |    |    |    |  |    |    |                  |
|   | 31:8   |   | reser  | ved  | R    | 0  | 0x00           |      |          |    |    |    | of a resolution of a resolutio |    | •  | vide<br>hould be |

| Bit/Field | Name | Туре | Reset | Description  |
|-----------|------|------|-------|--|
| 7:0       | CR   | -    | -     | GPIO Commit  |
|           |      |      |       | On a bit-wise basis, any bit set allows the corresponding GPIOAFSEL bit to be set to its alternate function.   |
|           |      |      |       | Note: The default register type for the <b>GPIOCR</b> register is RO for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the <b>GPIOCR</b> register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.  |
|           |      |      |       | The default reset value for the <b>GPIOCR</b> register is<br>0x0000.00FF for all GPIO pins, with the exception of the five<br>JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the<br>JTAG port is not accidentally programmed as a GPIO, these<br>five pins default to non-committable. Because of this, the<br>default reset value of <b>GPIOCR</b> for GPIO Port B is<br>0x0000.007F while the default reset value of GPIOCR for Port<br>C is 0x0000.00FO. |

# Register 21: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4)



# Register 22: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)


GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0xFD4 Type RO, reset 0x0000.0000

|               | 31               | 30      | 29      | 28      | 27                                    | 26      | 25             | 24  | 23         | 22         | 21       | 20      | 19      | 18      | 17      | 16      |
|---------------|------------------|---------|---------|---------|---------------------------------------|---------|----------------|---|------------|------------|----------|---------|---------|---------|---------|---------|
|               |                  | 1       | 1       | 1       | , , , , , , , , , , , , , , , , , , , |         | 1 I            | rese  | erved      |            |          | •       |         |         | 1       |         |
| Type<br>Reset | RO<br>0          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                               | RO<br>0 | RO<br>0        | RO<br>0   | RO<br>0    | RO<br>0    | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 |
|               | 15               | 14      | 13      | 12      | 11                                    | 10      | 9              | 8   | 7          | 6          | 5        | 4       | 3       | 2       | 1       | 0       |
| ſ             | 15               | 14      | 1       | i i     | r i                                   | 10      | <del>т т</del> | 0   | , <u> </u> |            | 5        | 1       | -       | 2       | 1       |         |
|               |                  |         |         | rese    | rved                                  |         |                |   |            |            |          | PII     | D5      |         |         |         |
| Туре          | RO               | RO      | RO      | RO      | RO                                    | RO      | RO             | RO  | RO         | RO         | RO       | RO      | RO      | RO      | RO      | RO      |
| Reset         | 0                | 0       | 0       | 0       | 0                                     | 0       | 0              | 0   | 0          | 0          | 0        | 0       | 0       | 0       | 0       | 0       |
|               |                  |         |         |         |                                       |         |                |   |            |            |          |         |         |         |         |         |
| В             | Bit/Field        |         | Nan     | пе      | Ту                                    | be      | Reset          | Des   | cription   |            |          |         |         |         |         |         |
|               |                  |         |         |         |                                       |         |                |   |            |            |          |         |         |         |         |         |
|               | 31:8 reserved RO |         |         |         |                                       |         | 0x00           | Software should not rely on the value of a reserved bit. To provide<br>compatibility with future products, the value of a reserved bit should be<br>preserved across a read-modify-write operation. |            |            |          |         |         |         |         |         |
|               | 7:0              |         | PID     | 5       | R                                     | С       | 0x00           | GPI   | O Periph   | ieral ID F | Register | [15:8]  |         |         |         |         |

# Register 23: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)



# Register 24: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 7 (GPIOPeriphID7)


GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0xFDC Type RO, reset 0x0000.0000

|       | 31        | 30 | 29     | 28   | 27   | 26 | 25    | 24                                     | 23                                  | 22        | 21        | 20        | 19       | 18         | 17 | 16 |
|-------|-----------|----|--------|------|------|----|-------|--|-------------------------------------|-----------|-----------|-----------|----------|------------|----|----|
|       |           |    |        |      |      |    |       | rese                                   | erved                               |           | l         |           | 1        | •          | 1  |    |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO                                     | RO                                  | RO        | RO        | RO        | RO       | RO         | RO | RO |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0                                      | 0                                   | 0         | 0         | 0         | 0        | 0          | 0  | 0  |
|       | 15        | 14 | 13     | 12   | 11   | 10 | 9     | 8                                      | 7                                   | 6         | 5         | 4         | 3        | 2          | 1  | 0  |
|       |           |    |        | rese | rved |    |       |  |                                     |           |           | PII       | I<br>D7  | 1          | 1  | '  |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO                                     | RO                                  | RO        | RO        | RO        | RO       | RO         | RO | RO |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0                                      | 0                                   | 0         | 0         | 0         | 0        | 0          | 0  | 0  |
| E     | Bit/Field |    | Nam    | e    | Ту   | be | Reset | Des                                    | cription                            |           |           |           |          |            |    |    |
|       |           |    |        |      |      |    |       |  |                                     |           |           |           |          |            |    |    |
|       | 31:8      |    | reserv | ved  | R    | C  | 0x00  | com                                    | ware sho<br>patibility<br>served ac | with futu | ure produ | ucts, the | value of | f a reserv | •  |    |
|       | 7:0       |    | PID    | 7    | R    | С  | 0x00  | x00 GPIO Peripheral ID Register[31:24] |                                     |           |           |           |          |            |    |    |

# Register 25: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)



# Register 26: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)


GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0xFE4 Type RO, reset 0x0000.0000

|       | 31               | 30 | 29  | 28   | 27   | 26 | 25    | 24  | 23       | 22    | 21 | 20                    | 19      | 18        | 17        | 16    |
|-------|------------------|----|-----|------|------|----|-------|---|----------|-------|----|-----------------------|---------|-----------|-----------|-------|
|       |                  | 1  | 1   |      | i i  |    | 1 1   | rese  | rved     | I     | 1  | 1                     |         | 1         | 1         | 1     |
| Туре  | RO               | RO | RO  | RO   | RO   | RO | RO    | RO  | RO       | RO    | RO | RO                    | RO      | RO        | RO        | RO    |
| Reset | 0                | 0  | 0   | 0    | 0    | 0  | 0     | 0   | 0        | 0     | 0  | 0                     | 0       | 0         | 0         | 0     |
|       | 15               | 14 | 13  | 12   | 11   | 10 | 9     | 8   | 7        | 6     | 5  | 4                     | 3       | 2         | 1         | 0     |
|       |                  | 1  | 1   | rese | rved |    |       |   |          | I     | T  | PI                    | D1      | 1         | 1         |       |
| Туре  | RO               | RO | RO  | RO   | RO   | RO | RO    | RO  | RO       | RO    | RO | RO                    | RO      | RO        | RO        | RO    |
| Reset | 0                | 0  | 0   | 0    | 0    | 0  | 0     | 0   | 0        | 0     | 0  | 0                     | 0       | 0         | 0         | 0     |
| E     | Bit/Field        |    | Nan | ne   | Ту   | ре | Reset | Des   | cription |       |    |                       |         |           |           |       |
|       | 31:8 reserved RO |    |     |      |      |    | 0x00  | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |          |       |    |                       |         |           |           |       |
|       | 7:0              |    | PID | 1    | R    | С  | 0x00  |   | O Periph |       | U  | [15:8]<br>identify th | e prese | nce of tl | his nerin | heral |
|       |                  |    |     |      |      |    |       | oun   | ~~ ~~    | , oon |    |                       |         |           |           |       |

# Register 27: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)



# Register 28: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)


GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0xFEC Type RO, reset 0x0000.0001

|               | 31        | 30        | 29      | 28      | 27      | 26      | 25         | 24          | 23        | 22       | 21                                  | 20       | 19         | 18        | 17      | 16      |
|---------------|-----------|-----------|---------|---------|---------|---------|------------|-------------|-----------|----------|-------------------------------------|----------|------------|-----------|---------|---------|
|               |           |           | 1 1     |         |         |         |            | rese        | erved     |          |                                     |          |            | 1         | 1       | 1       |
| Type<br>Reset | RO<br>0   | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0     | RO<br>0   | RO<br>0  | RO<br>0                             | RO<br>0  | RO<br>0    | RO<br>0   | RO<br>0 | RO<br>0 |
|               | 15        | 14        | 13      | 12      | 11      | 10      | 9          | 8           | 7         | 6        | 5                                   | 4        | 3          | 2         | 1       | 0       |
|               |           |           | 1 1     | rese    |         |         | <u>г</u> г | -           |           | - 1      |                                     | PIC      |            | 1         | 1       |         |
| Type<br>Reset | RO<br>0   | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0     | RO<br>0   | RO<br>0  | RO<br>0                             | RO<br>0  | RO<br>0    | RO<br>0   | RO<br>0 | RO<br>1 |
| E             | Bit/Field |           | Nam     | e       | Ту      | ре      | Reset      | Des         | cription  |          |                                     |          |            |           |         |         |
|               | 31:8      |           | ved     | R       | 0       | 0x00    | com        | npatibility | with futu | ure prod | he value<br>ucts, the<br>dify-write | value of | f a reserv | •         |         |         |
|               | 7:0       | PID3 RO C |         |         |         | 0x01    |            | O Periph    |           |          | [31:24]<br>dentify th               | e prese  | nce of th  | is periph | ieral.  |         |

# Register 29: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 0 (GPIOPCellID0)



# Register 30: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 1 (GPIOPCellID1)


GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0xFF4 Type RO, reset 0x0000.00F0

|   | 31        | 30      | 29              | 28      | 27      | 26      | 25      | 24                                    | 23  | 22       | 21      | 20      | 19      | 18      | 17      | 16      |
|---|-----------|---------|-----------------|---------|---------|---------|---------|---------------------------------------|---|----------|---------|---------|---------|---------|---------|---------|
|   |           |         |                 |         |         |         |         | rese                                  | erved   |          |         |         |         | 1       |         |         |
| Type<br>Reset                                       | RO<br>0   | RO<br>0 | RO<br>0         | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                               | RO<br>0   | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 |
|   | 15        | 14      | 13              | 12      | 11      | 10      | 9       | 8                                     | 7   | 6        | 5       | 4       | 3       | 2       | 1       | 0       |
|   |           |         | 1 1             | rese    | rved    |         | 1 1     |                                       |   | r        | r       | CII     | D1      | 1       | r       |         |
| Type<br>Reset                                       | RO<br>0   | RO<br>0 | RO<br>0         | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                               | RO<br>1   | RO<br>1  | RO<br>1 | RO<br>1 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 |
| Reset   | 0         | 0       | Ū               | 0       | 0       | 0       | Ū       | 0                                     |   |          |         | I       | 0       | 0       | Ū       | 0       |
| E   | Bit/Field |         | Nam             | e       | Ту      | ре      | Reset   | Des                                   | cription  |          |         |         |         |         |         |         |
|   | 31:8      |         | reserved RO 0xi |         |         |         |         |                                       | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |          |         |         |         |         |         |         |
|   | 7:0       |         | CID             | 1       | R       | 0       | 0xF0    | 0xF0 GPIO PrimeCell ID Register[15:8] |   |          |         |         |         |         |         |         |
| Provides software a standard cross-peripheral ident |           |         |                 |         |         |         |         |                                       | I identific   | ation sy | stem.   |         |         |         |         |         |

### Register 31: GPIO PrimeCell Identification 2 (GPIOPCelIID2), offset 0xFF8

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 2 (GPIOPCellID2)



### Register 32: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 3 (GPIOPCellID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0xFFC Type RO, reset 0x0000.00B1

|               | 31               | 30      | 29      | 28      | 27   | 26      | 25      | 24      | 23       | 22      | 21      | 20                   | 19       | 18           | 17        | 16      |
|---------------|------------------|---------|---------|---------|--|---------|---------|---------|----------|---------|---------|----------------------|----------|--------------|-----------|---------|
|               |                  |         |         |         |  |         |         | rese    | erved    |         |         |                      |          | 1            | 1         | •       |
| Type<br>Reset | RO<br>0          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0              | RO<br>0  | RO<br>0      | RO<br>0   | RO<br>0 |
|               | 15               | 14      | 13      | 12      | 11   | 10      | 9       | 8       | 7        | 6       | 5       | 4                    | 3        | 2            | 1         | 0       |
|               | ĺ                |         | 1 1     | rese    | rved   |         | r r     |         |          |         |         | CIE                  | 03       | r            | 1         |         |
| Type<br>Reset | RO<br>0          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>1  | RO<br>0 | RO<br>1 | RO<br>1              | RO<br>0  | RO<br>0      | RO<br>0   | RO<br>1 |
|               | Ū                | Ū       | Ū       | 0       | 0  | Ū       | Ū       | 0       | ·        | 0       |         |                      | Ū        | Ū            | Ū         |         |
| E             | Bit/Field        |         | Nam     | ie      | Ту   | ре      | Reset   | Des     | cription |         |         |                      |          |              |           |         |
|               | 31:8 reserved RO |         | 0       | 0x00    | Software should not rely on the value of a reserved bit. To provid<br>compatibility with future products, the value of a reserved bit sho<br>preserved across a read-modify-write operation. |         |         |         |          |         |         |                      |          |              |           |         |
|               | 7:0              |         | CID     | 3       | R  | 0       | 0xB1    |         | O Prime  |         | • •     | 31:24]<br>I cross-pe | eriphera | al identific | cation sy | stem.   |

# 9 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris<sup>®</sup> General-Purpose Timer Module (GPTM) contains three GPTM blocks (Timer0, Timer1, and Timer 2). Each GPTM block provides two 16-bit timers/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions. The trigger signals from all of the general-purpose timers are ORed together before reaching the ADC module, so only one timer should be used to trigger ADC events.

The General-Purpose Timer Module is one timing resource available on the Stellaris<sup>®</sup> microcontrollers. Other timer resources include the System Timer (SysTick) (see "System Timer (SysTick)" on page 38).

The following modes are supported:

- 32-bit Timer modes
  - Programmable one-shot timer
  - Programmable periodic timer
  - Real-Time Clock using 32.768-KHz input clock
  - Software-controlled event stalling (excluding RTC mode)
- 16-bit Timer modes
  - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
  - Programmable one-shot timer
  - Programmable periodic timer
  - Software-controlled event stalling
- 16-bit Input Capture modes
  - Input edge count capture
  - Input edge time capture
- 16-bit PWM mode
  - Simple PWM mode with software-programmable output inversion of the PWM signal

## 9.1 Block Diagram

**Note:** In Figure 9-1 on page 184, the specific CCP pins available depend on the Stellaris<sup>®</sup> device. See Table 9-1 on page 184 for the available CCPs.




Figure 9-1. GPTM Module Block Diagram

Table 9-1. Available CCP Pins

| Timer   | 16-Bit Up/Down Counter | Even CCP Pin | Odd CCP Pin |
|---------|------------------------|--------------|-------------|
| Timer 0 | TimerA                 | CCP0         | -           |
|         | TimerB                 | -            | CCP1        |
| Timer 1 | TimerA                 | CCP2         | -           |
|         | TimerB                 | -            | CCP3        |
| Timer 2 | TimerA                 | -            | -           |
|         | TimerB                 | -            | -           |

# 9.2 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 195), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 196), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 198). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

### 9.2.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the **GPTM TimerA Interval Load** 

(GPTMTAILR) register (see page 209) and the GPTM TimerB Interval Load (GPTMTBILR) register (see page 210). The prescale counters are initialized to 0x00: the GPTM TimerA Prescale (GPTMTAPR) register (see page 213) and the GPTM TimerB Prescale (GPTMTBPR) register (see page 214).

### 9.2.2 32-Bit Timer Operating Modes

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- GPTM TimerA Interval Load (GPTMTAILR) register [15:0], see page 209
- **GPTM TimerB Interval Load (GPTMTBILR)** register [15:0], see page 210
- GPTM TimerA (GPTMTAR) register [15:0], see page 217
- **GPTM TimerB (GPTMTBR)** register [15:0], see page 218

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

GPTMTBILR[15:0]:GPTMTAILR[15:0]

Likewise, a read access to GPTMTAR returns the value:

GPTMTBR[15:0]:GPTMTAR[15:0]

### 9.2.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 196), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 200), the timer begins counting down from its preloaded value. Once the 0x0000.0000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and triggers when it reaches the 0x000.0000 state. The GPTM sets the TATORIS bit in the **GPTM Raw Interrupt Status** (GPTMRIS) register (see page 205), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 207). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTIMR) register (see page 203), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 206). The trigger is enabled by setting the TAOTE bit in GPTMCTL, and can trigger SoC-level events such as ADC conversions.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is asserted, the timer freezes counting until the signal is deasserted.

### 9.2.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 211) by the controller.

The input clock on the CCP0, CCP2, or CCP4 pins is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, it rolls over to a value of 0x0000.0000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

#### 9.2.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 195). This section describes each of the GPTM 16-bit modes of operation. TimerA and TimerB have identical modes, so a single description is given using an *n* to reference both.

#### 9.2.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale (GPTMTnPR)** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTNILR** and **GPTMTNPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTIMR**, the GPTM also sets the TnTOMIS bit in **GPTMISR** and generates a controller interrupt. The trigger is enabled by setting the TnOTE bit in the **GPTMCTL** register, and can trigger SoC-level events such as ADC conversions.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TnSTALL bit in the **GPTMCTL** register is enabled, the timer freezes counting until the signal is deasserted.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 25-MHz clock with Tc=20 ns (clock period).

| Prescale | #Clock (T c) <sup>a</sup> | Max Time | Units |
|----------|---------------------------|----------|-------|
| 00000000 | 1                         | 2.6214   | mS    |
| 00000001 | 2                         | 5.2428   | mS    |
| 00000010 | 3                         | 7.8642   | mS    |
|          |                           |          |       |
| 11111100 | 254                       | 665.8458 | mS    |
| 11111110 | 255                       | 668.4672 | mS    |
| 11111111 | 256                       | 671.0886 | mS    |

#### Table 9-2. 16-Bit Timer With Prescaler Configurations

a. Tc is the clock period.

### 9.2.3.2 16-Bit Input Edge Count Mode

**Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling-edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.


**Note:** The prescaler is not available in 16-Bit Input Edge Count mode.

In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the **GPTMTnMR** register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization, the **GPTM Timern Match** (**GPTMTnMATCHR**) register is configured so that the difference between the value in the **GPTMTnILR** register and the **GPTMTnMATCHR** register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked). The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 9-2 on page 188 shows how input edge count mode works. In this case, the timer start value is set to **GPTMnILR** =0x000A and the match value is set to **GPTMnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMnMR** register.





### 9.2.3.3 16-Bit Input Edge Time Mode

- **Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.
- **Note:** The prescaler is not available in 16-Bit Input Edge Time mode.


In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of either rising or falling edges, but not both. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCnTL** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current **Tn** counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 9-3 on page 189 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).



#### Figure 9-3. 16-Bit Input Edge Time Mode Example

### 9.2.3.4 16-Bit PWM Mode


**Note:** The prescaler is not available in 16-Bit PWM mode.

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTNILR** and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 9-4 on page 190 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.



#### Figure 9-4. 16-Bit PWM Mode Example

### 9.3 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMERO, TIMER1, and TIMER2 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

### 9.3.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
  - a. Write a value of 0x1 for One-Shot mode.
  - b. Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7 on page 191. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

### 9.3.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on its CCP0, CCP2, or CCP4 pins. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x0000.0000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

#### 9.3.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
  - a. Write a value of 0x1 for One-Shot mode.
  - **b.** Write a value of 0x2 for Periodic mode.
- If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).
- 5. Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the TnTOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 7. Set the TREN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the TnTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TnTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8 on page 191. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

### 9.3.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- 4. Configure the type of event(s) that the timer captures by writing the **TREVENT** field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TREN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 192 through step 9 on page 192.

#### 9.3.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the TREVENT field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the TREN bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the CnERIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnECINT bit of the **GPTM**

**Interrupt Clear (GPTMICR)** register. The time at which the event happened can be obtained by reading the **GPTM Timern (GPTMTnR)** register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

#### 9.3.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.
- 7. Set the TnEN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

### 9.4 Register Map

Table 9-3 on page 193 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer0: 0x4003.0000
- Timer1: 0x4003.1000
- Timer2: 0x4003.2000

#### Table 9-3. Timers Register Map

| Offset | Name     | Туре | Reset       | Description         | See<br>page |
|--------|----------|------|-------------|---------------------|-------------|
| 0x000  | GPTMCFG  | R/W  | 0x0000.0000 | GPTM Configuration  | 195         |
| 0x004  | GPTMTAMR | R/W  | 0x0000.0000 | GPTM TimerA Mode    | 196         |
| 0x008  | GPTMTBMR | R/W  | 0x0000.0000 | GPTM TimerB Mode    | 198         |
| 0x00C  | GPTMCTL  | R/W  | 0x0000.0000 | GPTM Control        | 200         |
| 0x018  | GPTMIMR  | R/W  | 0x0000.0000 | GPTM Interrupt Mask | 203         |

July 25, 2008

| Offset | Name         | Туре | Reset  | Description                  | See<br>page |
|--------|--------------|------|--|------------------------------|-------------|
| 0x01C  | GPTMRIS      | RO   | 0x0000.0000  | GPTM Raw Interrupt Status    | 205         |
| 0x020  | GPTMMIS      | RO   | 0x0000.0000  | GPTM Masked Interrupt Status | 206         |
| 0x024  | GPTMICR      | W1C  | 0x0000.0000  | GPTM Interrupt Clear         | 207         |
| 0x028  | GPTMTAILR    | R/W  | 0x0000.FFFF<br>(16-bit mode)<br>0xFFFF.FFFF<br>(32-bit mode) | GPTM TimerA Interval Load    | 209         |
| 0x02C  | GPTMTBILR    | R/W  | 0x0000.FFFF  | GPTM TimerB Interval Load    | 210         |
| 0x030  | GPTMTAMATCHR | R/W  | 0x0000.FFFF<br>(16-bit mode)<br>0xFFFF.FFFF<br>(32-bit mode) | GPTM TimerA Match            | 211         |
| 0x034  | GPTMTBMATCHR | R/W  | 0x0000.FFFF  | GPTM TimerB Match            | 212         |
| 0x038  | GPTMTAPR     | R/W  | 0x0000.0000  | GPTM TimerA Prescale         | 213         |
| 0x03C  | GPTMTBPR     | R/W  | 0x0000.0000  | GPTM TimerB Prescale         | 214         |
| 0x040  | GPTMTAPMR    | R/W  | 0x0000.0000  | GPTM TimerA Prescale Match   | 215         |
| 0x044  | GPTMTBPMR    | R/W  | 0x0000.0000  | GPTM TimerB Prescale Match   | 216         |
| 0x048  | GPTMTAR      | RO   | 0x0000.FFFF<br>(16-bit mode)<br>0xFFFF.FFFF<br>(32-bit mode) | GPTM TimerA                  | 217         |
| 0x04C  | GPTMTBR      | RO   | 0x0000.FFFF  | GPTM TimerB                  | 218         |

# 9.5 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

### Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

#### GPTM Configuration (GPTMCFG)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x000 Type R/W, reset 0x0000.0000

| _     | 31                | 30 | 29   | 28  | 27                                    | 26 | 25            | 24                     | 23                  | 22                                    | 21       | 20        | 19       | 18       | 17           | 16  |
|-------|-------------------|----|------|-----|---------------------------------------|----|---------------|------------------------|---------------------|---------------------------------------|----------|-----------|----------|----------|--------------|-----|
|       |                   |    | 1    | 1   |                                       |    |               | reserv                 | red                 |                                       |          | 1         | 1        | 1        | 1            |     |
| Туре  | RO                | RO | RO   | RO  | RO                                    | RO | RO            | RO                     | RO                  | RO                                    | RO       | RO        | RO       | RO       | RO           | RO  |
| Reset | 0                 | 0  | 0    | 0   | 0                                     | 0  | 0             | 0                      | 0                   | 0                                     | 0        | 0         | 0        | 0        | 0            | 0   |
|       | 15                | 14 | 13   | 12  | 11                                    | 10 | 9             | 8                      | 7                   | 6                                     | 5        | 4         | 3        | 2        | 1            | 0   |
|       | r                 |    | 1    | 1   | , , , , , , , , , , , , , , , , , , , |    | reserved      | r<br>I                 |                     | 1 1                                   |          | 1         | 1<br>1   |          | I<br>GPTMCFG | ;   |
| Туре  | RO                | RO | RO   | RO  | RO                                    | RO | RO            | RO                     | RO                  | RO                                    | RO       | RO        | RO       | R/W      | R/W          | R/W |
| Reset | 0                 | 0  | 0    | 0   | 0                                     | 0  | 0             | 0                      | 0                   | 0                                     | 0        | 0         | 0        | 0        | 0            | 0   |
| B     | Bit/Field<br>31:3 |    | Nan  | ved | Ty<br>R                               | 0  | Reset<br>0x00 | Softw<br>comp<br>prese | atibility<br>rved a | ould not i<br>with futu<br>cross a re | ire prod | ucts, the | value of | a reserv | •            |     |
|       | 2:0               |    | GPTM | CFG | R/                                    | VV | 0x0           | GPTN                   | /I Conf             | iguration                             |          |           |          |          |              |     |
|       |                   |    |      |     |                                       |    |               | The G                  | PTMCF               | 'G values                             | are def  | ined as f | follows: |          |              |     |
|       |                   |    |      |     |                                       |    |               | Valu                   | ue De               | escription                            |          |           |          |          |              |     |
|       |                   |    |      |     |                                       |    |               | 0x0                    | 0 32                | -bit timer                            | configu  | ration.   |          |          |              |     |
|       |                   |    |      |     |                                       |    |               | 0x <sup>-</sup>        | 1 32                | -bit real-t                           | ime clo  | ck (RTC)  | counter  | configuu | ation        |     |

- 0x1 32-bit real-time clock (RTC) counter configuration.
- 0x2 Reserved
- 0x3 Reserved
- 0x4-0x7 16-bit timer configuration, function is controlled by bits 1:0 of **GPTMTAMR** and **GPTMTBMR**.

### Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

#### GPTM TimerA Mode (GPTMTAMR)

| Timer<br>Timer<br>Offse | 0 base: 0<br>1 base: 0<br>2 base: 0<br>t 0x004<br>R/W, rese | x4003.1<br>x4003.2 | 000<br>000 |         |         |            |         |                                   |           |                                     |                              |            |                         |                   |           |          |  |
|-------------------------|---|--------------------|------------|---------|---------|------------|---------|-----------------------------------|-----------|-------------------------------------|------------------------------|------------|-------------------------|-------------------|-----------|----------|--|
|                         | 31  | 30                 | 29         | 28      | 27      | 26         | 25      | 24                                | 23        | 22                                  | 21                           | 20         | 19                      | 18                | 17        | 16       |  |
| [                       |   |                    | ſ          |         | í í     |            | i i     | rese                              | rved      | 1                                   |                              | 1          | r<br>I                  | 1 1               |           | l I      |  |
| Type<br>Reset           | RO<br>0   | RO<br>0            | RO<br>0    | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0 | RO<br>0                           | RO<br>0   | RO<br>0                             | RO<br>0                      | RO<br>0    | RO<br>0                 | RO<br>0           | RO<br>0   | RO<br>0  |  |
| _                       | 15  | 14                 | 13         | 12      | 11      | 10         | 9       | 8                                 | 7         | 6                                   | 5                            | 4          | 3                       | 2                 | 1         | 0        |  |
|                         |   |                    | 1          |         |         | res        | erved   |                                   |           | 1                                   |                              | 1          | TAAMS                   | TACMR             | TAI       | MR       |  |
| Type<br>Reset           | RO<br>0   | RO<br>0            | RO<br>0    | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0 | RO<br>0                           | RO<br>0   | RO<br>0                             | RO<br>0                      | RO<br>0    | R/W<br>0                | R/W<br>0          | R/W<br>0  | R/W<br>0 |  |
| В                       | it/Field  |                    | Nam        | ne      | Тур     | e          | Reset   | Des                               | cription  |                                     |                              |            |                         |                   |           |          |  |
| 31:4 reserved RO 0x00   |   |                    |            |         | com     | patibility |         | ure prod                          | ucts, the | value of                            | erved bit<br>a reserv<br>on. |            |                         |                   |           |          |  |
|                         | 3   |                    | TAAN       | ЛS      | R۸      | N          | 0       | GPTM TimerA Alternate Mode Select |           |                                     |                              |            |                         |                   |           |          |  |
|                         |   |                    |            |         |         |            |         |                                   |           | AAMS values are defined as follows: |                              |            |                         |                   |           |          |  |
|                         |   |                    |            |         |         |            |         | Valu                              | le Desc   | cription                            |                              |            |                         |                   |           |          |  |
|                         |   |                    |            |         |         |            |         | 0                                 | Capt      | ure mode                            | e is enal                    | bled.      |                         |                   |           |          |  |
|                         |   |                    |            |         |         |            |         | 1                                 | PWN       | 1 mode is                           | s enable                     | d.         |                         |                   |           |          |  |
|                         |   |                    |            |         |         |            |         |                                   | Note      |                                     |                              |            | de, you n<br>R field to | nust also<br>0x2. | clear the | TACMR    |  |
|                         | 2   |                    | TAC        | ИR      | R۸      | N          | 0       | GPT                               | M Time    | rA Captu                            | re Mode                      | 9          |                         |                   |           |          |  |
|                         |   |                    |            |         |         |            |         | The                               | TACMR     | values ar                           | e define                     | ed as foll | ows:                    |                   |           |          |  |
|                         |   |                    |            |         |         |            |         |                                   | le Desc   |                                     |                              |            |                         |                   |           |          |  |
|                         |   |                    |            |         |         |            |         | 0                                 | •         | e-Count r                           |                              |            |                         |                   |           |          |  |
|                         |   |                    |            |         |         |            |         | 1                                 | Edge      | e-Time m                            | ode                          |            |                         |                   |           |          |  |

| Bit/Field | Name | Туре | Reset | Description   |
|-----------|------|------|-------|---|
| 1:0       | TAMR | R/W  | 0x0   | GPTM TimerA Mode  |
|           |      |      |       | The TAMR values are defined as follows:   |
|           |      |      |       | Value Description   |
|           |      |      |       | 0x0 Reserved  |
|           |      |      |       | 0x1 One-Shot Timer mode   |
|           |      |      |       | 0x2 Periodic Timer mode   |
|           |      |      |       | 0x3 Capture mode  |
|           |      |      |       | The Timer mode is based on the timer configuration defined by bits 2:0 in the <b>GPTMCFG</b> register (16-or 32-bit). |
|           |      |      |       | In 16-bit timer configuration, TAMR controls the 16-bit timer modes for TimerA.                                       |
|           |      |      |       | In 32-bit timer configuration, this register controls the mode and the contents of <b>GPTMTBMR</b> are ignored.       |

### Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

#### GPTM TimerB Mode (GPTMTBMR)

| Time<br>Time<br>Offse   | r1 base: (<br>r2 base: (<br>t 0x008 | )x4003.00<br>)x4003.10<br>)x4003.20<br>et 0x0000 | 000<br>000 |         | ,       |          |           |          |          |                                    |           |            |                         |                   |           |          |  |
|---|-------------------------------------|--|------------|---------|---------|----------|-----------|----------|----------|------------------------------------|-----------|------------|-------------------------|-------------------|-----------|----------|--|
|   | 31                                  | 30   | 29         | 28      | 27      | 26       | 25        | 24       | 23       | 22                                 | 21        | 20         | 19                      | 18                | 17        | 16       |  |
|   |                                     |  | 1          | 1       |         | 1        |           | rese     | rved     |                                    |           | 1          | 1                       |                   |           |          |  |
| Type<br>Reset   | RO<br>0                             | RO<br>0  | RO<br>0    | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0                            | RO<br>0   | RO<br>0    | RO<br>0                 | RO<br>0           | RO<br>0   | RO<br>0  |  |
|   | 15                                  | 14   | 13         | 12      | 11      | 10       | 9         | 8        | 7        | 6                                  | 5         | 4          | 3                       | 2                 | 1         | 0        |  |
|   |                                     | 1  | 1          | 1       |         | res      | erved     |          |          |                                    |           | 1          | TBAMS                   | TBCMR             | ТВ        | MR       |  |
| Type<br>Reset   | RO<br>0                             | RO<br>0  | RO<br>0    | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0                            | RO<br>0   | RO<br>0    | R/W<br>0                | R/W<br>0          | R/W<br>0  | R/W<br>0 |  |
| E   | Bit/Field                           |  | Nan        | ne      | Ту      | ре       | Reset     | Des      | cription |                                    |           |            |                         |                   |           |          |  |
| 31:4 reserved RO 0x00 Software should not rely on<br>compatibility with future proc<br>preserved across a read-mo |                                     |  |            |         |         | ure prod | ucts, the | value of | a reserv |                                    |           |            |                         |                   |           |          |  |
|   | 3                                   |  | TBA        | MS      | R       | W        | 0         | GP1      | M Time   | rB Altern                          | ate Mod   | e Selec    | t                       |                   |           |          |  |
|   |                                     |  |            |         |         |          |           | The      | TBAMS    | AMS values are defined as follows: |           |            |                         |                   |           |          |  |
|   |                                     |  |            |         |         |          |           | Val      | ue Desc  | ription                            |           |            |                         |                   |           |          |  |
|   |                                     |  |            |         |         |          |           | 0        | Capt     | ure mod                            | e is enal | oled.      |                         |                   |           |          |  |
|   |                                     |  |            |         |         |          |           | 1        | PWN      | 1 mode i                           | s enable  | d.         |                         |                   |           |          |  |
|   |                                     |  |            |         |         |          |           |          | Note     |                                    |           |            | de, you n<br>R field to | nust also<br>0x2. | clear the | TBCMR    |  |
|   | 2                                   |  | TBCI       | MR      | R/      | W        | 0         | GP1      | M Time   | rB Captu                           | ire Mode  | ;          |                         |                   |           |          |  |
|   |                                     |  |            |         |         |          |           | The      | TBCMR    | alues a                            | re define | ed as foll | ows:                    |                   |           |          |  |
|   |                                     |  |            |         |         |          |           | Val      | ue Desc  | •                                  |           |            |                         |                   |           |          |  |
|   |                                     |  |            |         |         |          |           | 0        | Edge     | e-Count r                          | node      |            |                         |                   |           |          |  |
|   |                                     |  |            |         |         |          |           | 1        | Edge     | -Time m                            | ode       |            |                         |                   |           |          |  |

| Bit/Field | Name | Туре | Reset | Description  |
|-----------|------|------|-------|--|
| 1:0       | TBMR | R/W  | 0x0   | GPTM TimerB Mode   |
|           |      |      |       | The TBMR values are defined as follows:  |
|           |      |      |       | Value Description  |
|           |      |      |       | 0x0 Reserved   |
|           |      |      |       | 0x1 One-Shot Timer mode  |
|           |      |      |       | 0x2 Periodic Timer mode  |
|           |      |      |       | 0x3 Capture mode   |
|           |      |      |       | The timer mode is based on the timer configuration defined by bits 2:0 in the <b>GPTMCFG</b> register. |
|           |      |      |       | In 16-bit timer configuration, these bits control the 16-bit timer modes for TimerB.                   |
|           |      |      |       | In 32-bit timer configuration, this register's contents are ignored and<br>GPTMTAMR is used.           |

### Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger. The output trigger can be used to initiate transfers on the ADC module.

| Timer<br>Timer<br>Offse | r1 base: (<br>r2 base: (<br>t 0x00C                               | 0x4003.00<br>0x4003.10<br>0x4003.20<br>et 0x0000 | 000<br>000 |          |             |           |           |                 |             |            |           |            |          |           |                           |          |
|-------------------------|---|--|------------|----------|-------------|-----------|-----------|-----------------|-------------|------------|-----------|------------|----------|-----------|---------------------------|----------|
|                         | 31  | 30   | 29         | 28       | 27          | 26        | 25        | 24              | 23          | 22         | 21        | 20         | 19       | 18        | 17                        | 16       |
|                         |   | 1  |            | 1        |             |           | · ·       | rese            | rved        | 1          |           |            |          |           | 1 1                       |          |
| Type<br>Reset           | RO<br>0   | RO<br>0  | RO<br>0    | RO<br>0  | RO<br>0     | RO<br>0   | RO<br>0   | RO<br>0         | RO<br>0     | RO<br>0    | RO<br>0   | RO<br>0    | RO<br>0  | RO<br>0   | RO<br>0                   | RO<br>0  |
|                         | 15  | 14   | 13         | 12       | 11          | 10        | 9         | 8               | 7           | 6          | 5         | 4          | 3        | 2         | 1                         | 0        |
| [                       | reserved  | TBPWML   | TBOTE      | reserved | TBEV        | 'ENT      | TBSTALL   | TBEN            | reserved    | TAPWML     | TAOTE     | RTCEN      | TAE      | T<br>VENT | TASTALL                   | TAEN     |
| Type<br>Reset           | RO<br>0   | R/W<br>0   | R/W<br>0   | RO<br>0  | R/W<br>0    | R/W<br>0  | R/W<br>0  | R/W<br>0        | RO<br>0     | R/W<br>0   | R/W<br>0  | R/W<br>0   | R/W<br>0 | R/W<br>0  | R/W<br>0                  | R/W<br>0 |
| В                       | Bit/Field   |  | Nan        | ne       | Тур         | be        | Reset     | Des             | cription    |            |           |            |          |           |                           |          |
|                         | 31:15 reserved RO 0x00 Software sh<br>compatibilit<br>preserved a |  |            |          | npatibility | with futu | ure produ | ucts, the       | value of    | f a reser  |           |            |          |           |                           |          |
|                         | 14  |  | TBPV       | VML      | R/          | N         | 0         | GP <sup>-</sup> | TM Time     | rB PWM     | Output I  | _evel      |          |           |                           |          |
|                         |   |  |            |          |             |           |           | The             | TBPWMI      | values     | are defin | ied as fo  | llows:   |           |                           |          |
|                         |   |  |            |          |             |           |           | Val             | ue Desc     | ription    |           |            |          |           |                           |          |
|                         |   |  |            |          |             |           |           | C               | ) Outp      | ut is una  | ffected.  |            |          |           |                           |          |
|                         |   |  |            |          |             |           |           | 1               | Outp        | ut is inve | erted.    |            |          |           |                           |          |
|                         | 13  |  | тво        | TE       | R/          | N         | 0         | GP <sup>-</sup> | TM Time     | rB Outpu   | ut Trigge | r Enable   |          |           |                           |          |
|                         |   |  |            |          |             |           |           | The             | TBOTE       | values a   | re define | d as follo | ows:     |           |                           |          |
|                         |   |  |            |          |             |           |           | Val             | ue Desc     | ription    |           |            |          |           |                           |          |
|                         |   |  |            |          |             |           |           | C               | ) The       | output Ti  | merB trig | gger is d  | isabled. |           |                           |          |
|                         |   |  |            |          |             |           |           | 1               | The         | output Ti  | merB tri  | gger is e  | nabled.  |           |                           |          |
|                         | 12  |  | reser      | ved      | R           | C         | 0         | com             | npatibility |            | ure produ | ucts, the  | value of | f a reser | it. To prov<br>ved bit sh |          |

### GPTM Control (GPTMCTL)

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 11:10     | TBEVENT  | R/W  | 0x0   | GPTM TimerB Event Mode  |
|           |          |      |       | The TBEVENT values are defined as follows:  |
|           |          |      |       | Value Description   |
|           |          |      |       | 0x0 Positive edge   |
|           |          |      |       | 0x1 Negative edge   |
|           |          |      |       | 0x2 Reserved  |
|           |          |      |       | 0x3 Both edges  |
| 9         | TBSTALL  | R/W  | 0     | GPTM TimerB Stall Enable  |
|           |          |      |       | The TBSTALL values are defined as follows:  |
|           |          |      |       | Value Description   |
|           |          |      |       | 0 TimerB stalling is disabled.  |
|           |          |      |       | 1 TimerB stalling is enabled.   |
| 8         | TBEN     | R/W  | 0     | GPTM TimerB Enable  |
|           |          |      |       | The TBEN values are defined as follows:   |
|           |          |      |       | Value Description   |
|           |          |      |       | 0 TimerB is disabled.   |
|           |          |      |       | 1 TimerB is enabled and begins counting or the capture logic is enabled based on the <b>GPTMCFG</b> register.   |
| -         |          | 50   | 0     |   |
| 7         | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide<br>compatibility with future products, the value of a reserved bit should be<br>preserved across a read-modify-write operation. |
| 6         | TAPWML   | R/W  | 0     | GPTM TimerA PWM Output Level  |
|           |          |      |       | The TAPWML values are defined as follows:   |
|           |          |      |       | Value Description   |
|           |          |      |       | 0 Output is unaffected.   |
|           |          |      |       | 1 Output is inverted.   |
| 5         | TAOTE    | R/W  | 0     | GPTM TimerA Output Trigger Enable   |
|           |          |      |       | The TAOTE values are defined as follows:  |
|           |          |      |       | Value Description   |
|           |          |      |       | 0 The output TimerA trigger is disabled.  |
|           |          |      |       | 1 The output TimerA trigger is enabled.   |

| Bit/Field | Name    | Туре | Reset | Description  |
|-----------|---------|------|-------|--|
| 4         | RTCEN   | R/W  | 0     | GPTM RTC Enable  |
|           |         |      |       | The RTCEN values are defined as follows:   |
|           |         |      |       | Value Description  |
|           |         |      |       | 0 RTC counting is disabled.  |
|           |         |      |       | 1 RTC counting is enabled.   |
| 3:2       | TAEVENT | R/W  | 0x0   | GPTM TimerA Event Mode   |
|           |         |      |       | The TAEVENT values are defined as follows:   |
|           |         |      |       | Value Description  |
|           |         |      |       | 0x0 Positive edge  |
|           |         |      |       | 0x1 Negative edge  |
|           |         |      |       | 0x2 Reserved   |
|           |         |      |       | 0x3 Both edges   |
| 1         | TASTALL | R/W  | 0     | GPTM TimerA Stall Enable   |
|           |         |      |       | The TASTALL values are defined as follows:   |
|           |         |      |       | Value Description  |
|           |         |      |       | 0 TimerA stalling is disabled.   |
|           |         |      |       | 1 TimerA stalling is enabled.  |
| 0         | TAEN    | R/W  | 0     | GPTM TimerA Enable   |
|           |         |      |       | The TAEN values are defined as follows:  |
|           |         |      |       | Value Description  |
|           |         |      |       | 0 TimerA is disabled.  |
|           |         |      |       | 1 TimerA is enabled and begins counting or the capture enabled based on the <b>GPTMCFG</b> register. |

logic is

### Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

#### GPTM Interrupt Mask (GPTMIMR) Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x018 Type R/W, reset 0x0000.0000 31 30 29 28 27 25 24 23 22 16 26 21 20 19 18 17 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CBEIM CBMIM твтоім reserved RTCIM CAEIM CAMIM TATOIM reserved R/W R/W R/W RO RO RO RO RO R/W R/M RO RO RO RO R/W R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Reset Description Type RO 0x00 Software should not rely on the value of a reserved bit. To provide 31:11 reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. CBEIM R/W GPTM CaptureB Event Interrupt Mask 10 0 The CBEIM values are defined as follows: Value Description 0 Interrupt is disabled. Interrupt is enabled. 1 CBMIM R/W 9 0 GPTM CaptureB Match Interrupt Mask The CBMIM values are defined as follows: Value Description Interrupt is disabled. 0 1 Interrupt is enabled. 8 TBTOIM R/W 0 GPTM TimerB Time-Out Interrupt Mask The TBTOIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled. 7:4 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

| Bit/Field | Name   | Туре | Reset | Description                               |
|-----------|--------|------|-------|---|
| 3         | RTCIM  | R/W  | 0     | GPTM RTC Interrupt Mask                   |
|           |        |      |       | The RTCIM values are defined as follows:  |
|           |        |      |       | Value Description                         |
|           |        |      |       | 0 Interrupt is disabled.                  |
|           |        |      |       | 1 Interrupt is enabled.                   |
| 2         | CAEIM  | R/W  | 0     | GPTM CaptureA Event Interrupt Mask        |
|           |        |      |       | The CAEIM values are defined as follows:  |
|           |        |      |       | Value Description                         |
|           |        |      |       | 0 Interrupt is disabled.                  |
|           |        |      |       | 1 Interrupt is enabled.                   |
| 1         | CAMIM  | R/W  | 0     | GPTM CaptureA Match Interrupt Mask        |
|           |        |      |       | The CAMIM values are defined as follows:  |
|           |        |      |       | Value Description                         |
|           |        |      |       | 0 Interrupt is disabled.                  |
|           |        |      |       | 1 Interrupt is enabled.                   |
| 0         | TATOIM | R/W  | 0     | GPTM TimerA Time-Out Interrupt Mask       |
|           |        |      |       | The TATOIM values are defined as follows: |
|           |        |      |       | Value Description                         |
|           |        |      |       | 0 Interrupt is disabled.                  |
|           |        |      |       | 1 Interrupt is enabled.                   |

### Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

#### GPTM Raw Interrupt Status (GPTMRIS)

| Timer0 base: 0x4003.0000   |
|----------------------------|
| Timer1 base: 0x4003.1000   |
| Timer2 base: 0x4003.2000   |
| Offset 0x01C               |
| Type RO, reset 0x0000.0000 |

| .,,,,, | 31       | 30   | 29  | 28   | 27 | 26           | 25           | 24            | 23       | 22        | 21         | 20        | 19   | 18           | 17           | 16            |
|--------|----------|--|---|------|----|--------------|--------------|---------------|----------|-----------|------------|-----------|--|--------------|--------------|---------------|
| ſ      |          |  | 1 1   |      |    | 1            |              | rese          | rved     | 1         |            |           | 1  |              | ı            |               |
| Туре   | RO       | RO   | RO  | RO   | RO | RO           | RO           | RO            | RO       | RO        | RO         | RO        | RO   | RO           | RO           | RO            |
| Reset  | 0        | 0  | 0   | 0    | 0  | 0            | 0            | 0             | 0        | 0         | 0          | 0         | 0  | 0            | 0            | 0             |
| Г      | 15       | 14   | 13<br>1   | 12   | 11 | 10           | 9            | 8             | 7        | 6         | 5          | 4         | 3  | 2            | 1            | 0             |
| Туре   | RO       | RO   | RO  | RO   | RO | CBERIS<br>RO | CBMRIS<br>RO | TBTORIS<br>RO | RO       | RO        | RO         | RO        | RTCRIS<br>RO   | CAERIS<br>RO | CAMRIS<br>RO | TATORIS<br>RO |
| Reset  | 0        | 0  | 0   | 0    | 0  | 0            | 0            | 0             | 0        | 0         | 0          | 0         | 0  | 0            | 0            | 0             |
|        |          |  |   |      |    |              |              |               |          |           |            |           |  |              |              |               |
| В      | it/Field |  | Nam   | е    | Ту | ре           | Reset        | Des           | cription |           |            |           |  |              |              |               |
|        | 31:11    |  | reserv  | red  | R  | 0            | 0x00         | Soft          | ware sh  | ould not  | rely on th | ne value  | of a res   | erved bit    | . To prov    | /ide          |
|        |          |  |   |      |    |              |              |               | . ,      |           | •          | -         | value of<br>operatio   |              | ed bit sh    | nould be      |
|        |          |  |   |      |    |              |              | pres          | erveu a  | 51055 a 1 | eau-mou    | iny-write | operatio   | лт <b>.</b>  |              |               |
|        | 10       |  | CBERIS         RO         0         GPTM CaptureB Event Raw Interrupt           This is the CaptureB Event interrupt status prior to masking.         This is the CaptureB Event interrupt status prior to masking. |      |    |              |              |               |          |           |            |           |  |              |              |               |
|        |          |  |   |      |    |              |              |               |          |           |            |           |  |              |              |               |
|        | 9        | CBMRIS RO 0 GPTM CaptureB Match Raw Interrupt  |   |      |    |              |              |               |          |           |            |           |  |              |              |               |
|        |          | CBMRIS RO 0 GPTM CaptureB Match Raw Interrupt<br>This is the CaptureB Match interrupt status prior to masking. |   |      |    |              |              |               |          |           |            |           |  |              |              |               |
|        | 8        |  | твто  | 215  | R  | 0            | 0            | GPT           | M Time   | rB Time-  | Out Raw    | Interru   | nt   |              |              |               |
|        | U        |  | 1B10  |      |    | .0           | Ū            |               |          |           |            |           | status pri   | or to ma     | skina        |               |
|        |          |  |   |      |    |              |              |               |          |           |            |           |  |              | -            |               |
|        | 7:4      |  | reserv  | red  | R  | 0            | 0x0          |               |          |           | -          |           | of a resolution of a resolutio |              |              |               |
|        |          |  |   |      |    |              |              |               | . ,      |           | •          | -         | operatio   |              |              |               |
|        | 3        |  | RTCR  | RIS  | R  | 0            | 0            | GPT           | MRTC     | Raw Inte  | errupt     |           |  |              |              |               |
|        |          |  |   |      |    |              |              | This          | is the R | TC Ever   | nt interru | pt status | s prior to   | masking      | J.           |               |
|        | 2        |  | CAEF  | 219  | R  | 0            | 0            | GPT           | M Cant   | ureA Eve  | ant Raw    | Interrunt | ł  |              |              |               |
|        | 2        |  | UALI  |      |    | .0           | 0            |               | •        |           |            | •         | status pri   | or to ma     | sking        |               |
|        |          |  |   |      |    |              |              |               |          | •         |            |           | •  |              | sking.       |               |
|        | 1        |  | CAMF  | RIS  | R  | 0            | 0            | GPT           | M Capt   | ureA Mat  | tch Raw    | Interrup  | t  |              |              |               |
|        |          |  |   |      |    |              |              | This          | is the C | aptureA   | Match ir   | nterrupt  | status pri   | ior to ma    | isking.      |               |
|        | 0        |  | TATOF   | ิสเร | R  | 0            | 0            | GPT           | M Time   | rA Time-  | Out Raw    | Interru   | ot   |              |              |               |
|        |          |  |   |      |    |              |              | This          | the Tim  | erA time  | -out inte  | rrupt sta | tus prior  | to mask      | ing.         |               |

### Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

| Timeı<br>Timeı<br>Offse | r0 base: 0<br>r1 base: 0<br>r2 base: 0<br>t 0x020<br>RO, reset | x4003.1<br>x4003.2   | 000<br>000 |         |         |         |         |         |            |           |           |            |                      |          |         |         |
|-------------------------|--|--|------------|---------|---------|---------|---------|---------|------------|-----------|-----------|------------|----------------------|----------|---------|---------|
| r                       | 31   | 30   | 29         | 28      | 27      | 26      | 25      | 24      | 23         | 22        | 21        | 20         | 19                   | 18       | 17      | 16      |
|                         |  |  | · ·        |         |         |         | •       | rese    | rved       |           |           |            |                      |          |         |         |
| Type<br>Reset           | RO<br>0  | RO<br>0  | RO<br>0    | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0              | RO<br>0  | RO<br>0 | RO<br>0 |
|                         | 15   | 14   | 13         | 12      | 11      | 10      | 9       | 8       | 7          | 6         | 5         | 4          | 3                    | 2        | 1       | 0       |
| [                       |  |  | reserved   |         |         | CBEMIS  | CBMMIS  | TBTOMIS |            | rese      | rved      | ſ          | RTCMIS               | CAEMIS   | CAMMIS  | TATOMIS |
| Type<br>Reset           | RO<br>0  | RO<br>0  | RO<br>0    | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0              | RO<br>0  | RO<br>0 | RO<br>0 |
| Reset                   | Ū  | 0  | Ū          | 0       | 0       | Ū       | 0       | Ū       | 0          | 0         | 0         | 0          | Ū                    | 0        | Ū       | 0       |
| B                       | Bit/Field  |  | Nam        | e       | Ту      | ре      | Reset   | Des     | cription   |           |           |            |                      |          |         |         |
|                         | 31:11  | reservedRO0x00Software should not rely on the value of a reserved bit. To provide<br>compatibility with future products, the value of a reserved bit should be<br>preserved across a read-modify-write operation.CBEMISRO0GPTM CaptureB Event Masked Interrupt |            |         |         |         |         |         |            |           |           |            |                      |          |         |         |
|                         | 10   |  |            |         |         |         |         |         |            |           |           |            |                      |          |         |         |
|                         |  | CBEMIS       RO       0       GPTM CaptureB Event Masked Interrupt         This is the CaptureB event interrupt status after masking.  |            |         |         |         |         |         |            |           |           |            |                      |          |         |         |
|                         | 9  |  | CBMN       | 115     | R       | 0       | 0       | GPT     | M Capti    | ureB Mat  | ch Mask   | ked Inter  | rupt                 |          |         |         |
|                         |  |  |            | -       |         |         |         |         | •          |           |           |            | status aft           | er mask  | ing.    |         |
|                         | 8  |  | TBTOM      | /IS     | R       | 0       | 0       |         |            | rB Time-  |           |            |                      |          | -       |         |
|                         | Ū  |  |            |         |         | •       | Ū       |         |            |           |           |            | status aft           | er maski | ing.    |         |
|                         | 7:4  |  | reserv     | bod     | R       | 0       | 0x0     |         |            |           |           |            | of a rese            |          | -       | vido    |
|                         | 1.4  |  | 103017     | cu      |         | 0       | 0,0     | com     | patibility | with futu | ire produ | ucts, the  | value of<br>operatio | a reserv | •       |         |
|                         | 3  |  | RTCM       | IIS     | R       | 0       | 0       | GPT     | MRTC       | Masked    | Interrup  | t          |                      |          |         |         |
|                         |  |  |            |         |         |         |         | This    | is the R   | TC even   | t interru | pt status  | after ma             | isking.  |         |         |
|                         | 2  |  | CAEM       | IIS     | R       | 0       | 0       | GPT     | M Capt     | ureA Eve  | nt Mask   | ed Inter   | rupt                 |          |         |         |
|                         |  |  |            |         |         |         |         | This    | is the C   | aptureA   | event in  | terrupt s  | tatus afte           | er maski | ng.     |         |
|                         | 1  |  | CAMN       | lis     | R       | 0       | 0       | GPT     | M Capt     | ureA Mat  | ch Masł   | ked Inter  | rupt                 |          |         |         |
|                         |  |  |            |         |         |         |         | This    | is the C   | aptureA   | match ir  | nterrupt   | status aft           | er mask  | ing.    |         |
|                         | 0  |  | TATON      | /IS     | R       | 0       | 0       | GPT     | M Time     | A Time-   | Out Mas   | ked Inte   | rrupt                |          |         |         |
|                         |  |  |            |         |         |         |         | This    | is the T   | imerA tin | ne-out in | iterrupt s | status aft           | er maski | ing.    |         |

#### GPTM Masked Interrupt Status (GPTMMIS)

### Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

| Timeı<br>Timeı<br>Timeı | TM Intern<br>r0 base: 0;<br>r1 base: 0;<br>r2 base: 0;<br>r1 0x024 | x4003.0<br>x4003.1  | 000      | TMICR   | 2)      |          |          |            |            |           |            |           |                                      |            |          |          |
|-------------------------|--|---|----------|---------|---------|----------|----------|------------|------------|-----------|------------|-----------|--------------------------------------|------------|----------|----------|
|                         | W1C, rese  |   |          |         |         |          | 05       |            |            |           |            |           | 10                                   | 10         | 47       | 40       |
| [                       | 31   | 30  | 29       | 28      | 27      | 26       | 25       | 24<br>rese | 23<br>rved | 22        | 21         | 20        | 19                                   | 18         | 17       | 16       |
| Туре                    | RO   | RO  | RO       | RO      | RO      | RO       | RO       | RO         | RO         | RO        | RO         | RO        | RO                                   | RO         | RO       | RO       |
| Reset                   | 0  | 0   | 0        | 0       | 0       | 0        | 0        | 0          | 0          | 0         | 0          | 0         | 0                                    | 0          | 0        | 0        |
| ſ                       | 15   | 14  | 13       | 12      | 11<br>1 | 10       | 9        | 8          | 7          | 6         | 5          | 4         | 3                                    | 2          | 1        | 0        |
|                         |  |   | reserved |         | L       | CBECINT  | CBMCINT  | TBTOCINT   |            |           | rved       |           | RTCCINT                              | CAECINT    | CAMCINT  | TATOCINT |
| Type<br>Reset           | RO<br>0  | RO<br>0   | RO<br>0  | RO<br>0 | RO<br>0 | W1C<br>0 | W1C<br>0 | W1C<br>0   | RO<br>0    | RO<br>0   | RO<br>0    | RO<br>0   | W1C<br>0                             | W1C<br>0   | W1C<br>0 | W1C<br>0 |
| В                       | Bit/Field  |   | Nam      | е       | Ту      | /pe      | Reset    | Des        | cription   |           |            |           |                                      |            |          |          |
|                         | 31:11  | reservedRO0x00Software should not rely on the value of a reserved bit. To provide<br>compatibility with future products, the value of a reserved bit should be<br>preserved across a read-modify-write operation.CBECINTW1C0GPTM CaptureB Event Interrupt Clear |          |         |         |          |          |            |            |           |            |           |                                      |            |          |          |
|                         | 10   | CBECINT W1C 0 GPTM CaptureB Event Interrupt Clear   |          |         |         |          |          |            |            |           |            |           |                                      |            |          |          |
|                         |  | CBECINI W1C 0 GPIM CaptureB Event Interrupt Clear<br>The CBECINT values are defined as follows:   |          |         |         |          |          |            |            |           |            |           |                                      |            |          |          |
|                         |  |   |          |         |         |          |          | Valu       | ue Desc    | ription   |            |           |                                      |            |          |          |
|                         |  |   |          |         |         |          |          | 0          |            |           | is unaffe  | cted.     |                                      |            |          |          |
|                         |  |   |          |         |         |          |          | 1          | The i      | nterrupt  | is cleare  | d.        |                                      |            |          |          |
|                         | 9  |   | CBMC     | INT     | W       | /1C      | 0        | GPT        | M Captu    | ureB Ma   | tch Interr | upt Cle   | ar                                   |            |          |          |
|                         |  |   |          |         |         |          |          | The        | CBMCIN     | T values  | s are defi | ned as    | follows:                             |            |          |          |
|                         |  |   |          |         |         |          |          | Valu       | ue Desc    | ription   |            |           |                                      |            |          |          |
|                         |  |   |          |         |         |          |          | 0          |            |           | is unaffe  | cted.     |                                      |            |          |          |
|                         |  |   |          |         |         |          |          | 1          | The i      | nterrupt  | is cleare  | d.        |                                      |            |          |          |
|                         | 8  |   | твтос    | INT     | W       | /1C      | 0        | GPT        | M Time     | B Time-   | Out Inter  | rupt Cle  | ear                                  |            |          |          |
|                         | U U  |   |          |         |         |          | Ū        |            |            |           |            |           | s follows                            | :          |          |          |
|                         |  |   |          |         |         |          |          |            | ue Desc    |           |            |           |                                      |            |          |          |
|                         |  |   |          |         |         |          |          | 0          |            | •         | is unaffe  | cted.     |                                      |            |          |          |
|                         |  |   |          |         |         |          |          | 1          | The i      | nterrupt  | is cleare  | d.        |                                      |            |          |          |
|                         | 7:4  |   | reserv   | red     | F       | RO       | 0x0      | com        | patibility | with futu | ure produ  | ucts, the | e of a res<br>value of<br>e operatio | f a reserv |          |          |

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 3         | RTCCINT  | W1C  | 0     | GPTM RTC Interrupt Clear  |
|           |          |      |       | The RTCCINT values are defined as follows:<br>Value Description |
|           |          |      |       | 0 The interrupt is unaffected.                                  |
|           |          |      |       | 1 The interrupt is cleared.                                     |
| 2         | CAECINT  | W1C  | 0     | GPTM CaptureA Event Interrupt Clear                             |
|           |          |      |       | The CAECINT values are defined as follows:                      |
|           |          |      |       | Value Description   |
|           |          |      |       | 0 The interrupt is unaffected.                                  |
|           |          |      |       | 1 The interrupt is cleared.                                     |
| 1         | CAMCINT  | W1C  | 0     | GPTM CaptureA Match Raw Interrupt                               |
|           |          |      |       | This is the CaptureA match interrupt status after masking.      |
| 0         | TATOCINT | W1C  | 0     | GPTM TimerA Time-Out Raw Interrupt                              |
|           |          |      |       | The TATOCINT values are defined as follows:                     |
|           |          |      |       | Value Description   |
|           |          |      |       | 0 The interrupt is unaffected.                                  |
|           |          |      |       | 1 The interrunt is cleared                                      |

1 The interrupt is cleared.

### Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028

This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM TimerB Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

| Timer<br>Offset | 2 base: (<br>t 0x028 | 0x4003.10<br>0x4003.20<br>et 0x0000 | 000      | 6-bit mode | e) and 0xF | FFF.FF | FF (32-bit m                         | ode)            |   |           |          |           |            |            |           |           |
|-----------------|----------------------|-------------------------------------|----------|------------|------------|--------|--------------------------------------|-----------------|---|-----------|----------|-----------|------------|------------|-----------|-----------|
| _               | 31                   | 30                                  | 29       | 28         | 27         | 26     | 25                                   | 24              | 23  | 22        | 21       | 20        | 19         | 18         | 17        | 16        |
| ſ               |                      |                                     | 1        | 1          |            |        | I I                                  | TAI             | LRH   | [         | 1        | 1         |            | 1          | I         |           |
| Туре            | R/W                  | R/W                                 | R/W<br>1 | R/W        | R/W        | R/W    | R/W                                  | R/W             | R/W   | R/W       | R/W<br>0 | R/W       | R/W        | R/W        | R/W<br>1  | R/W       |
| Reset           | 0                    | 1                                   | 1        | 0          | 1          | 0      | 1                                    | 1               | 1   | 1         | U        | 1         | 1          | 1          | 1         | 0         |
| -               | 15                   | 14                                  | 13       | 12         | 11         | 10     | 9                                    | 8               | 7   | 6         | 5        | 4         | 3          | 2          | 1         | 0         |
|                 | I                    |                                     | 1        | 1          |            | I      |                                      | TAI             | LRL   |           | 1        | 1         | 1          | 1          | 1         | '         |
| Туре            | R/W                  | R/W                                 | R/W      | R/W        | R/W        | R/W    | R/W                                  | R/W             | R/W   | R/W       | R/W      | R/W       | R/W        | R/W        | R/W       | R/W       |
| Reset           | 1                    | 1                                   | 1        | 1          | 1          | 1      | 1                                    | 1               | 1   | 1         | 1        | 1         | 1          | 1          | 1         | 1         |
| В               | it/Field             |                                     | Nam      | ne         | Ту         | ре     | Reset                                | Des             | cription                                    |           |          |           |            |            |           |           |
| :               | 31:16                |                                     | TAIL     | RH         | R/         |        | 0xFFFF                               |                 | TM Time                                     | rA Interv | al Load  | Register  | High       |            |           |           |
|                 |                      |                                     |          |            |            |        | 32-bit mode<br>0x0000<br>16-bit mode | e) Tim          | en config<br>I <b>erB Inte</b><br>e. A reac | rval Loa  | ad (GPT  | MTBILR    | ) register | r loads th | nis value |           |
|                 |                      |                                     |          |            |            |        |                                      |                 | 6-bit moo<br>e of <b>GPT</b>                | ,         |          | s as 0 ai | nd does    | not have   | an effec  | ct on the |
|                 | 15:0                 |                                     | TAIL     | RL         | R/         | W      | 0xFFFF                               | GP <sup>-</sup> | TM Time                                     | rA Interv | al Load  | Register  | Low        |            |           |           |
|                 |                      |                                     |          |            |            |        |                                      |                 | both 16-<br>erA. A re                       |           |          |           | 0          |            |           | iter for  |

GPTM TimerA Interval Load (GPTMTAILR)

Timer0 base: 0x4003.0000

### Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.

#### GPTM TimerB Interval Load (GPTMTBILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x02C Type R/W, reset 0x0000.FFFF

|               | 31                                      | 30       | 29       | 28       | 27       | 26       | 25          | 24       | 23       | 22                                  | 21       | 20         | 19       | 18       | 17       | 16       |
|---------------|---|----------|----------|----------|----------|----------|-------------|----------|----------|-------------------------------------|----------|------------|----------|----------|----------|----------|
|               |   |          | T        | 1        |          |          | r r         | rese     | erved    | r                                   | 1        | 1          |          | 1        | 1        |          |
| Type<br>Reset | RO<br>0                                 | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0     | RO<br>0  | RO<br>0  | RO<br>0                             | RO<br>0  | RO<br>0    | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  |
|               | 15                                      | 14       | 13       | 12       | 11       | 10       | 9           | 8        | 7        | 6                                   | 5        | 4          | 3        | 2        | 1        | 0        |
|               |   |          | 1        | I        |          |          | I I         | TBI      | LRL      | I                                   | 1        | 1          |          | r        | 1        |          |
| Type<br>Reset | R/W<br>1                                | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W<br>1    | R/W<br>1 | R/W<br>1 | R/W<br>1                            | R/W<br>1 | R/W<br>1   | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W<br>1 |
| E             | Bit/Field                               |          | Nan      | ne       | Ту       | pe       | Reset       | Des      | cription |                                     |          |            |          |          |          |          |
|               | Bit/Field Name Typ<br>31:16 reserved RC |          |          | 0        | 0x0000   | com      | npatibility | with fut | ure prod | he value<br>ucts, the<br>dify-write | value of | f a reserv | •        |          |          |          |
|               | 15:0                                    |          | TBIL     | RL       | R/       | W        | 0xFFFF      | GP       | TM Time  | rB Interv                           | al Load  | Register   |          |          |          |          |
|               |   |          |          |          |          |          |             |          |          |                                     |          | gured as   |          | -        |          |          |

When the GPTM is not configured as a 32-bit timer, a write to this field updates **GPTMTBILR**. In 32-bit mode, writes are ignored, and reads return the current value of **GPTMTBILR**.

### Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

| Timer<br>Offset | 2 base:<br>t 0x030 | 0x4003.1<br>0x4003.2<br>set 0x000 | 000      | 6-bit mod | e) and 0xF | FFF.FF   | FF (32-bit mo                                    | de)          |                    |                       |                       |  |          |           |           |           |
|-----------------|--------------------|-----------------------------------|----------|-----------|------------|----------|--|--------------|--------------------|-----------------------|-----------------------|--|----------|-----------|-----------|-----------|
|                 | 31                 | 30                                | 29       | 28        | 27         | 26       | 25   | 24           | 23                 | 22                    | 21                    | 20   | 19       | 18        | 17        | 16        |
| [               |                    | 1                                 | 1        | r         | 1 1<br>1   |          | 1 1  | TAMF         | RH                 |                       |                       | 1  | 1        | 1         | 1         | 1         |
| Type<br>Reset   | R/W<br>0           | R/W<br>1                          | R/W<br>1 | R/W<br>0  | R/W<br>1   | R/W<br>0 | R/W<br>1   | R/W<br>1     | R/W<br>1           | R/W<br>1              | R/W<br>0              | R/W<br>1                                       | R/W<br>1 | R/W<br>1  | R/W<br>1  | R/W<br>0  |
|                 | 15                 | 14                                | 13       | 12        | 11         | 10       | 9  | 8            | 7                  | 6                     | 5                     | 4  | 3        | 2         | 1         | 0         |
| Γ               |                    | 1                                 | 1        | 1         | , ,        |          | 1 1  | TAM          | RL                 |                       |                       | 1  |          | I         | 1         |           |
| Type<br>Reset   | R/W<br>1           | R/W<br>1                          | R/W<br>1 | R/W<br>1  | R/W<br>1   | R/W<br>1 | R/W<br>1   | R/W<br>1     | R/W<br>1           | R/W<br>1              | R/W<br>1              | R/W<br>1                                       | R/W<br>1 | R/W<br>1  | R/W<br>1  | R/W<br>1  |
| В               | it/Field           |                                   | Nan      | ne        | Ту         | pe       | Reset  | Desc         | ription            |                       |                       |  |          |           |           |           |
| :               | 31:16              |                                   | TAM      | RH        | R/         | (:       | 0xFFFF<br>32-bit mode)<br>0x0000<br>16-bit mode) | )<br>Wher    | n config<br>MCFG r | egister, f            | 32-bit R<br>this valu | er High<br>leal-Time<br>le is com<br>tch event | pared to |           |           |           |
|                 |                    |                                   |          |           |            |          |  |              |                    | de, this fi<br>MTBMA  |                       | ls as 0 ar                                     | nd does  | not have  | e an effe | ct on the |
|                 | 15:0               |                                   | TAM      | RL        | R/         | W        | 0xFFFF   | GPTI         | M Time             | A Match               | Registe               | er Low   |          |           |           |           |
|                 |                    |                                   |          |           |            |          |  | GPTI         | MCFG               | egister, t            | this valu             | eal-Time<br>ie is com<br>tch event             | pared to | ,         |           |           |
|                 |                    |                                   |          |           |            |          |  |              |                    |                       |                       | ode, this<br>the outpu                         |          | 0         | n GPTM    | TAILR,    |
|                 |                    |                                   |          |           |            |          |  | GPTI<br>numb | MTAILF             | t, determ<br>dge ever | ines how              | ount moo<br>w many e<br>ted is equ             | dge eve  | nts are c | ounted.   |           |

Timer0 base: 0x4003.0000

### Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034

This register is used in 16-bit PWM and Input Edge Count modes.

| Timer<br>Timer<br>Timer<br>Offse | 0 base: (<br>1 base: (<br>2 base: (<br>t 0x034 | erB Ma<br>0x4003.00<br>0x4003.10<br>0x4003.20<br>et 0x0000 | 000<br>000<br>000 | ТМТВМ    | 1ATCHF                                | R)       |          |                 |               |                               |           |           |  |           |          |          |
|----------------------------------|--|--|-------------------|----------|---------------------------------------|----------|----------|-----------------|---------------|-------------------------------|-----------|-----------|--|-----------|----------|----------|
|                                  | 31   | 30   | 29                | 28       | 27                                    | 26       | 25       | 24              | 23            | 22                            | 21        | 20        | 19                                     | 18        | 17       | 16       |
| [                                |  | 1  | 1                 | 1        | , , , , , , , , , , , , , , , , , , , |          | 1 1      | rese            | erved         | 1                             |           | 1         | 1                                      |           | 1        |          |
| Туре                             | RO   | RO   | RO                | RO       | RO                                    | RO       | RO       | RO              | RO            | RO                            | RO        | RO        | RO                                     | RO        | RO       | RO       |
| Reset                            | 0  | 0  | 0                 | 0        | 0                                     | 0        | 0        | 0               | 0             | 0                             | 0         | 0         | 0                                      | 0         | 0        | 0        |
|                                  | 15   | 14   | 13                | 12       | 11                                    | 10       | 9        | 8               | 7             | 6                             | 5         | 4         | 3                                      | 2         | 1        | 0        |
|                                  |  | 1  | I                 | 1        | , ,                                   |          | 1 1      | TBI             | MRL           | 1                             |           | 1         | 1                                      | 1         | 1        |          |
| Type<br>Reset                    | R/W<br>1                                       | R/W<br>1   | R/W<br>1          | R/W<br>1 | R/W<br>1                              | R/W<br>1 | R/W<br>1 | R/W<br>1        | R/W<br>1      | R/W<br>1                      | R/W<br>1  | R/W<br>1  | R/W<br>1                               | R/W<br>1  | R/W<br>1 | R/W<br>1 |
| В                                | it/Field                                       |  | Nan               | ne       | Ту                                    | ре       | Reset    | Des             | cription      |                               |           |           |  |           |          |          |
|                                  | 31:16  |  | reser             | ved      | R                                     | 0        | 0x0000   | com             | patibility    | with futu                     | ure prod  | ucts, the | e of a res<br>value of<br>operatio     | a reserv  | •        |          |
|                                  | 15:0   |  | ТВМ               | RL       | R/                                    | W        | 0xFFFF   | GP <sup>-</sup> | TM Time       | rB Match                      | n Registe | er Low    |  |           |          |          |
|                                  |  |  |                   |          |                                       |          |          |                 |               |                               |           | -         | s value a<br>ut PWM                    | •         | n GPTM   | ΓBILR,   |
|                                  |  |  |                   |          |                                       |          |          | GP<br>num       | <b>FMTBIL</b> | <b>R</b> , determ<br>dge ever | nines how | w many e  | de, this v<br>edge ever<br>jual to the | nts are c | ounted.  |          |

212

### Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

#### GPTM TimerA Prescale (GPTMTAPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x038 Type R/W, reset 0x0000.0000

|       | 31        | 30 | 29   | 28    | 27   | 26                     | 25         | 24        | 23         | 22                                  | 21        | 20         | 19       | 18  | 17  | 16  |
|-------|-----------|----|------|-------|------|------------------------|------------|-----------|------------|-------------------------------------|-----------|------------|----------|-----|-----|-----|
|       | ſ         |    | 1 1  |       |      |                        | 1 1        | rese      | rved       | I                                   | 1         |            | 1        | 1   | 1   | •   |
| Туре  | RO        | RO | RO   | RO    | RO   | RO                     | RO         | RO        | RO         | RO                                  | RO        | RO         | RO       | RO  | RO  | RO  |
| Reset | 0         | 0  | 0    | 0     | 0    | 0                      | 0          | 0         | 0          | 0                                   | 0         | 0          | 0        | 0   | 0   | 0   |
| -     | 15        | 14 | 13   | 12    | 11   | 10                     | 9          | 8         | 7          | 6                                   | 5         | 4          | 3        | 2   | 1   | 0   |
|       | I         |    | 1 1  | resei | rved |                        |            |           |            | I                                   | I         | TAP        | rsr      | 1   | 1   |     |
| Туре  | RO        | RO | RO   | RO    | RO   | RO                     | RO         | RO        | R/W        | R/W                                 | R/W       | R/W        | R/W      | R/W | R/W | R/W |
| Reset | 0         | 0  | 0    | 0     | 0    | 0                      | 0          | 0         | 0          | 0                                   | 0         | 0          | 0        | 0   | 0   | 0   |
| E     | Bit/Field |    | Nam  | e     | Ту   | be                     | Reset      | Des       | cription   |                                     |           |            |          |     |     |     |
|       | 31:8      |    |      | C     | 0x00 | com                    | patibility | with fut  | ure prod   | he value<br>ucts, the<br>dify-write | value of  | f a reserv | •        |     |     |     |
|       | 7:0       |    | TAPS | R     | R/   | N                      | 0x00       | GP1       | rM Time    | rA Presc                            | ale       |            |          |     |     |     |
|       |           |    |      |       |      | register<br>ne registe |            | s value ( | on a write | . A read                            | l returns | the curre  | nt value |     |     |     |

Refer to Table 9-2 on page 187 for more details and an example.

### Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

#### GPTM TimerB Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x03C Type R/W, reset 0x0000.0000

|           | 31       | 30 | 29          | 28         | 27 | 26    | 25  | 24  | 23    | 22  | 21  | 20  | 19  | 18  | 17  | 16  |
|-----------|----------|----|-------------|------------|----|-------|-----|---|-------|-----|-----|-----|-----|-----|-----|-----|
|           | reserved |    |             |            |    |       |     |   |       |     |     |     |     |     |     |     |
| Туре      | RO       | RO | RO          | RO         | RO | RO    | RO  | RO  | RO    | RO  | RO  | RO  | RO  | RO  | RO  | RO  |
| Reset     | 0        | 0  | 0           | 0          | 0  | 0     | 0   | 0   | 0     | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
|           | 15       | 14 | 13          | 12         | 11 | 10    | 9   | 8   | 7     | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|           | reserved |    |             |            |    |       |     |   | TBPSR |     |     |     |     |     |     |     |
| Туре      | RO       | RO | RO          | RO         | RO | RO    | RO  | RO  | R/W   | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset     | 0        | 0  | 0           | 0          | 0  | 0     | 0   | 0   | 0     | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| Bit/Field |          |    | Nam         | Type Reset |    | Reset | Des | Description   |       |     |     |     |     |     |     |     |
| 31:8      |          |    | reserved RO |            |    | 0x00  | com | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |       |     |     |     |     |     |     |     |
| 7:0 TBPS  |          |    | SR          | R/W        |    | 0x00  | GPT | GPTM TimerB Prescale  |       |     |     |     |     |     |     |     |
|           |          |    |             |            |    |       |     | The register loads this value on a write. A read returns the current value of this register.  |       |     |     |     |     |     |     |     |

Refer to Table 9-2 on page 187 for more details and an example.

### Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register effectively extends the range of **GPTMTAMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

#### GPTM TimerA Prescale Match (GPTMTAPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x040 Type R/W, reset 0x0000.0000

|           | 31  | 30       | 29       | 28 | 27   | 26 | 25    | 24              | 23  | 22  | 21  | 20  | 19  | 18  | 17  | 16  |  |  |
|-----------|-----|----------|----------|----|------|----|-------|-----------------|---|-----|-----|-----|-----|-----|-----|-----|--|--|
|           |     |          |          |    |      |    |       | rese            | erved   |     |     | 1   |     | 1   |     | •   |  |  |
| Туре      | RO  | RO       | RO       | RO | RO   | RO | RO    | RO              | RO  | RO  | RO  | RO  | RO  | RO  | RO  | RO  |  |  |
| Reset     | 0   | 0        | 0        | 0  | 0    | 0  | 0     | 0               | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |  |  |
|           | 15  | 14       | 13       | 12 | 11   | 10 | 9     | 8               | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |  |  |
|           |     | reserved |          |    |      |    |       |                 | TAPSMR  |     |     |     |     |     |     |     |  |  |
| Туре      | RO  | RO       | RO       | RO | RO   | RO | RO    | RO              | R/W   | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |  |
| Reset     | 0   | 0        | 0        | 0  | 0    | 0  | 0     | 0               | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |  |  |
| Bit/Field |     |          | Name     |    | Туре |    | Reset | Des             | cription  |     |     |     |     |     |     |     |  |  |
| DIVFIEIU  |     |          | Nume     |    | Type |    | Reset | DC3             | cription  |     |     |     |     |     |     |     |  |  |
| 31:8      |     |          | reserved |    | R    | 0  | com   |                 | Software should not rely on the value of a reserved bit. To provide<br>compatibility with future products, the value of a reserved bit should be<br>preserved across a read-modify-write operation. |     |     |     |     |     |     |     |  |  |
|           | 7:0 |          | TAPSMR   |    | R/W  |    | 0x00  | GP <sup>-</sup> | GPTM TimerA Prescale Match  |     |     |     |     |     |     |     |  |  |
|           |     |          |          |    |      |    |       | This            | This value is used alongside GPTMTAMATCHR to detect timer match   |     |     |     |     |     |     |     |  |  |

events while using a prescaler.

### Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of **GPTMTBMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

#### GPTM TimerB Prescale Match (GPTMTBPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x044 Type R/W, reset 0x0000.0000

| _         | 31   | 30       | 29       | 28 | 27     | 26 | 25    | 24                         | 23  | 22      | 21      | 20       | 19     | 18       | 17        | 16      |  |
|-----------|------|----------|----------|----|--------|----|-------|----------------------------|---|---------|---------|----------|--------|----------|-----------|---------|--|
|           |      |          |          |    |        |    |       | erved                      |   |         |         |          |        | 1        |           |         |  |
| Туре      | RO   | RO       | RO       | RO | RO     | RO | RO    | RO                         | RO  | RO      | RO      | RO       | RO     | RO       | RO        | RO      |  |
| Reset     | 0    | 0        | 0        | 0  | 0      | 0  | 0     | 0                          | 0   | 0       | 0       | 0        | 0      | 0        | 0         | 0       |  |
| -         | 15   | 14       | 13       | 12 | 11     | 10 | 9     | 8                          | 7   | 6       | 5       | 4        | 3      | 2        | 1         | 0       |  |
|           |      | reserved |          |    |        |    |       |                            | TBPSMR  |         |         |          |        |          |           |         |  |
| Туре      | RO   | RO       | RO       | RO | RO     | RO | RO    | RO                         | R/W   | R/W     | R/W     | R/W      | R/W    | R/W      | R/W       | R/W     |  |
| Reset     | 0    | 0        | 0        | 0  | 0      | 0  | 0     | 0                          | 0   | 0       | 0       | 0        | 0      | 0        | 0         | 0       |  |
| _         |      |          |          |    | _      |    |       | _                          |   |         |         |          |        |          |           |         |  |
| Bit/Field |      |          | Name     |    | Туре   |    | Reset | Des                        | cription  |         |         |          |        |          |           |         |  |
|           | 31:8 |          | reserved |    | RO     |    | 0x00  | com                        | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |         |         |          |        |          |           |         |  |
|           |      |          |          |    |        |    | ·     |                            |   |         | 2       | operatio | лт.    |          |           |         |  |
|           | 7:0  | TBPSMR   |          | R/ | R/W 0x |    | GP1   | GPTM TimerB Prescale Match |   |         |         |          |        |          |           |         |  |
|           |      |          |          |    |        |    |       | This                       | s value is  | used al | ongside | GPTMT    | вматсі | HR to de | tect time | r match |  |

This value is used alongside **GPTMTBMATCHR** to detect timer match events while using a prescaler.

## Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

| Timer<br>Timer<br>Timer<br>Offse | r0 base: 0<br>r1 base: 0<br>r2 base: 0<br>t 0x048 | x4003.0<br>x4003.1<br>x4003.2 | 000     |         | ) and 0xFF | FF.FFI  | F (32-bit mo                                 | ode)        |                                       |          |           |          |         |         |             |         |
|----------------------------------|---|-------------------------------|---------|---------|------------|---------|--|-------------|---------------------------------------|----------|-----------|----------|---------|---------|-------------|---------|
|                                  | 31  | 30                            | 29      | 28      | 27         | 26      | 25   | 24          | 23                                    | 22       | 21        | 20       | 19      | 18      | 17          | 16      |
| [                                | r   |                               | 1       |         | l l        |         | 1 1  | TA          | I I<br>NRH                            |          | i         | i        | 1       |         | 1           |         |
| Type<br>Reset                    | RO<br>0   | RO                            | RO<br>1 | RO<br>0 | RO         | RO<br>0 | RO   | RO          | RO<br>1                               | RO       | RO<br>0   | RO       | RO      | RO      | RO<br>1     | RO      |
| Reset                            | U   | 1                             | 1       | 0       | 1          | 0       | 1  | 1           | 1                                     | 1        | 0         | 1        | 1       | 1       | 1           | 0       |
|                                  | 15  | 14                            | 13      | 12      | 11         | 10      | 9  | 8           | 7                                     | 6        | 5         | 4        | 3       | 2       | 1           | 0       |
|                                  | •   |                               | 1       |         | , I        |         |  | TA          | ARL                                   |          | •         | •        |         |         | 1           | '       |
| Type<br>Reset                    | RO<br>1   | RO<br>1                       | RO<br>1 | RO<br>1 | RO<br>1    | RO<br>1 | RO<br>1                                      | RO<br>1     | RO<br>1                               | RO<br>1  | RO<br>1   | RO<br>1  | RO<br>1 | RO<br>1 | RO<br>1     | RO<br>1 |
| B                                | Bit/Field   |                               | Nam     | ie      | Ту         | be      | Reset  | Des         | scription                             |          |           |          |         |         |             |         |
|                                  | 31:16   |                               | TAR     | Н       | R          | (       | 0xFFFF<br>32-bit mod<br>0x0000<br>16-bit mod | e)<br>If th | TM Timer<br>e GPTM<br>TMCFG is        | CFG is i | n a 32-bi | it mode, |         |         | read. If th | าย      |
|                                  | 15:0  |                               | TAR     | L       | R          | C       | 0xFFFF                                       | GP'         | TM Timer                              | A Regis  | ter Low   |          |         |         |             |         |
|                                  |   |                               |         |         |            |         |  | exc         | ead return<br>ept in Inp<br>last edge | ut Edge  |           |          |         |         |             | •       |

#### Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

| GP1                     | M Tim                           | nerB (G                                   | PTMTB        | R)      |         |         |         |         |            |          |          |                                      |          |          |         |                              |
|-------------------------|---------------------------------|---|--------------|---------|---------|---------|---------|---------|------------|----------|----------|--------------------------------------|----------|----------|---------|------------------------------|
| Timer<br>Timer<br>Offse | r1 base:<br>r2 base:<br>t 0x04C | 0x4003.<br>0x4003.<br>0x4003.<br>et 0x000 | 1000<br>2000 |         |         |         |         |         |            |          |          |                                      |          |          |         |                              |
|                         | 31                              | 30  | 29           | 28      | 27      | 26      | 25      | 24      | 23         | 22       | 21       | 20                                   | 19       | 18       | 17      | 16                           |
| [                       |                                 | 1   | I            | 1       | 1       |         | т т     | rese    | rved       | 1        | 1        | T                                    | 1        | I        | 1       | 1                            |
| Type<br>Reset           | RO<br>0                         | RO<br>0                                   | RO<br>0      | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0  | RO<br>0  | RO<br>0                              | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0                      |
| Reset                   |                                 |   |              |         |         |         |         |         |            |          |          |                                      |          |          | 0       |                              |
| r                       | 15                              | 14  | 13           | 12      | 11      | 10      | 9       | 8       | 7          | 6        | 5        | 4                                    | 3        | 2        | 1       | 0                            |
|                         |                                 | •   |              | •       |         |         |         | TB      | RL         |          | •        | •                                    |          |          |         |                              |
| Туре                    | RO                              | RO  | RO           | RO      | RO      | RO      | RO      | RO      | RO         | RO       | RO       | RO                                   | RO       | RO       | RO      | RO                           |
| Reset                   | 1                               | 1   | 1            | 1       | 1       | 1       | 1       | 1       | 1          | 1        | 1        | 1                                    | 1        | 1        | 1       | 1                            |
| E                       | Bit/Field                       |   | Nar          | ne      | Ту      | pe      | Reset   | Des     | cription   |          |          |                                      |          |          |         |                              |
|                         | 31:16                           |   | reser        | rved    | R       | 0       | 0x0000  | com     | patibility | with fut | ure prod | the value<br>ucts, the<br>dify-write | value of | a reserv | •       | vide<br>hould be             |
|                         | 15:0                            |   | TB           | RL      | R       | 0       | 0xFFFF  | GP1     | rM Time    | rB       |          |                                      |          |          |         |                              |
|                         |                                 |   |              |         |         |         |         | exce    |            | out Edge |          | lue of the<br>node, wh               |          |          |         | <b>tegister</b> ,<br>mp from |

## 10 Watchdog Timer


A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.

The Stellaris<sup>®</sup> Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, a locking register, and user-enabled stalling.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

## 10.1 Block Diagram





## 10.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the

Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the **WDTLOAD** register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

## **10.3** Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the **WDTLOAD** register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

### 10.4 Register Map

Table 10-1 on page 220 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x4000.0000.

| Offset | Name     | Туре | Reset       | Description                      | See<br>page |
|--------|----------|------|-------------|----------------------------------|-------------|
| 0x000  | WDTLOAD  | R/W  | 0xFFFF.FFFF | Watchdog Load                    | 222         |
| 0x004  | WDTVALUE | RO   | 0xFFFF.FFFF | Watchdog Value                   | 223         |
| 0x008  | WDTCTL   | R/W  | 0x0000.0000 | Watchdog Control                 | 224         |
| 0x00C  | WDTICR   | WO   | -           | Watchdog Interrupt Clear         | 225         |
| 0x010  | WDTRIS   | RO   | 0x0000.0000 | Watchdog Raw Interrupt Status    | 226         |
| 0x014  | WDTMIS   | RO   | 0x0000.0000 | Watchdog Masked Interrupt Status | 227         |
| 0x418  | WDTTEST  | R/W  | 0x0000.0000 | Watchdog Test                    | 228         |
| 0xC00  | WDTLOCK  | R/W  | 0x0000.0000 | Watchdog Lock                    | 229         |

Table 10-1. Watchdog Timer Register Map


| Offset | Name         | Туре | Reset       | Description                          | See<br>page |
|--------|--------------|------|-------------|--------------------------------------|-------------|
| 0xFD0  | WDTPeriphID4 | RO   | 0x0000.0000 | Watchdog Peripheral Identification 4 | 230         |
| 0xFD4  | WDTPeriphID5 | RO   | 0x0000.0000 | Watchdog Peripheral Identification 5 | 231         |
| 0xFD8  | WDTPeriphID6 | RO   | 0x0000.0000 | Watchdog Peripheral Identification 6 | 232         |
| 0xFDC  | WDTPeriphID7 | RO   | 0x0000.0000 | Watchdog Peripheral Identification 7 | 233         |
| 0xFE0  | WDTPeriphID0 | RO   | 0x0000.0005 | Watchdog Peripheral Identification 0 | 234         |
| 0xFE4  | WDTPeriphID1 | RO   | 0x0000.0018 | Watchdog Peripheral Identification 1 | 235         |
| 0xFE8  | WDTPeriphID2 | RO   | 0x0000.0018 | Watchdog Peripheral Identification 2 | 236         |
| 0xFEC  | WDTPeriphID3 | RO   | 0x0000.0001 | Watchdog Peripheral Identification 3 | 237         |
| 0xFF0  | WDTPCellID0  | RO   | 0x0000.000D | Watchdog PrimeCell Identification 0  | 238         |
| 0xFF4  | WDTPCellID1  | RO   | 0x0000.00F0 | Watchdog PrimeCell Identification 1  | 239         |
| 0xFF8  | WDTPCellID2  | RO   | 0x0000.0005 | Watchdog PrimeCell Identification 2  | 240         |
| 0xFFC  | WDTPCellID3  | RO   | 0x0000.00B1 | Watchdog PrimeCell Identification 3  | 241         |

## 10.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.


## Register 1: Watchdog Load (WDTLOAD), offset 0x000

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.



## Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.



## Register 3: Watchdog Control (WDTCTL), offset 0x008


This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

| Base<br>Offse   | chdog ()<br>0x4000.0<br>t 0x008<br>R/W, rese | 000     | (WDTC   | TL)     |         |         |         |                |                |                        |           |            |                                       |             |           |          |
|---|--|---------|---------|---------|---------|---------|---------|----------------|----------------|------------------------|-----------|------------|---------------------------------------|-------------|-----------|----------|
|   | 31   | 30      | 29      | 28      | 27      | 26      | 25      | 24             | 23             | 22                     | 21        | 20         | 19                                    | 18          | 17        | 16       |
| [   | r  |         | 1       |         |         |         | , ,     | rese           | rved           |                        |           |            | , , , , , , , , , , , , , , , , , , , |             | 1         |          |
| Type<br>Reset   | RO<br>0                                      | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0        | RO<br>0        | RO<br>0                | RO<br>0   | RO<br>0    | RO<br>0                               | RO<br>0     | RO<br>0   | RO<br>0  |
| Resei   |  |         |         |         |         |         |         |                |                |                        |           | 0          |                                       |             | 0         |          |
| г   | 15   | 14      | 13      | 12      | 11      | 10      | 9       | 8              | 7              | 6                      | 5         | 4          | 3                                     | 2           | 1         | 0        |
|   |  |         |         |         | Ì       |         | reser   | ved            | l .            |                        |           |            |                                       |             | RESEN     | INTEN    |
| Type<br>Reset   | RO<br>0                                      | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0        | RO<br>0        | RO<br>0                | RO<br>0   | RO<br>0    | RO<br>0                               | RO<br>0     | R/W<br>0  | R/W<br>0 |
| Reser   | 0  | 0       | 0       | 0       | U       | 0       | Ū       | U              | Ū              | 0                      | 0         | U          | 0                                     | U           | 0         | 0        |
| Bit/Field Name Type Reset Description   |  |         |         |         |         |         |         |                |                |                        |           |            |                                       |             |           |          |
| Bit/Field         Name         Type         Reset         Description           31:2         reserved         RO         0x00         Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved preserved across a read-modify-write operation. |  |         |         |         |         |         |         |                |                |                        |           |            |                                       |             |           |          |
|   | 1  |         | RES     | ΞN      | R/      | W       | 0       | Wat            | chdog R        | eset Ena               | able      |            |                                       |             |           |          |
|   |  |         |         |         |         |         |         | The            | RESEN          | /alues ar              | re define | d as follo | ows:                                  |             |           |          |
|   |  |         |         |         |         |         |         | Valu           | ue Desc        | ription                |           |            |                                       |             |           |          |
|   |  |         |         |         |         |         |         | 0              | Disa           | oled.                  |           |            |                                       |             |           |          |
|   |  |         |         |         |         |         |         | 1              | Enab           | le the W               | /atchdog  | module     | reset ou                              | tput.       |           |          |
|   | 0  |         |         | - • •   |         | 14/     | 0       | \ <b>A</b> /=+ | ala dia si lus | 4 a mm . m 4 . T       |           |            |                                       |             |           |          |
|   | 0  |         | INTE    | IN      | R/      | vv      | 0       |                | •              | terrupt E              |           |            |                                       |             |           |          |
|   |  |         |         |         |         |         |         | The            | INTEN          | alues ar               | re define | d as follo | ows:                                  |             |           |          |
|   |  |         |         |         |         |         |         | Valu           | ue Desc        | ription                |           |            |                                       |             |           |          |
|   |  |         |         |         |         |         |         | 0              |                | rupt ever<br>ed by a l |           |            | this bit is                           | s set, it ( | can only  | be       |
|   |  |         |         |         |         |         |         | 1              | Inter          | rupt ever              | nt enable | d. Once    | enabled                               | , all writ  | es are ig | nored.   |
|   |  |         |         |         |         |         |         |                |                |                        |           |            |                                       |             |           |          |

#### Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.



## Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

#### Watchdog Raw Interrupt Status (WDTRIS)

| Offse | 0x4000.0<br>t 0x010<br>RO, rese |    | 0.0000 |     |                                       |    |       |          |            |           |           |                                      |          |                |        |                  |
|-------|---------------------------------|----|--------|-----|---------------------------------------|----|-------|----------|------------|-----------|-----------|--------------------------------------|----------|----------------|--------|------------------|
|       | 31                              | 30 | 29     | 28  | 27                                    | 26 | 25    | 24       | 23         | 22        | 21        | 20                                   | 19       | 18             | 17     | 16               |
|       |                                 | Ì  | 1      | 1   | r r<br>1                              |    | · ·   | reser    |            |           | Î         | T                                    | 1        | 1              | 1      | r<br>I           |
| Туре  | RO                              | RO | RO     | RO  | RO                                    | RO | RO    | RO       | RO         | RO        | RO        | RO                                   | RO       | RO             | RO     | RO               |
| Reset | 0                               | 0  | 0      | 0   | 0                                     | 0  | 0     | 0        | 0          | 0         | 0         | 0                                    | 0        | 0              | 0      | 0                |
|       | 15                              | 14 | 13     | 12  | 11                                    | 10 | 9     | 8        | 7          | 6         | 5         | 4                                    | 3        | 2              | 1      | 0                |
|       |                                 | 1  | 1      | 1   | , , , , , , , , , , , , , , , , , , , |    | 1 1   | reserved |            |           | 1         | 1                                    | 1        | 1              | 1      | WDTRIS           |
| Туре  | RO                              | RO | RO     | RO  | RO                                    | RO | RO    | RO       | RO         | RO        | RO        | RO                                   | RO       | RO             | RO     | RO               |
| Reset | 0                               | 0  | 0      | 0   | 0                                     | 0  | 0     | 0        | 0          | 0         | 0         | 0                                    | 0        | 0              | 0      | 0                |
| E     | Bit/Field                       |    | Nan    | ne  | Туј                                   | be | Reset | Desc     | cription   |           |           |                                      |          |                |        |                  |
|       | 31:1                            |    | reserv | ved | R                                     | C  | 0x00  | com      | patibility | with fut  | ure prod  | the value<br>ucts, the<br>dify-write | value of | a reserv       | •      | vide<br>hould be |
|       | 0                               |    | WDTI   | RIS | R                                     | C  | 0     | Wate     | chdog R    | aw Inter  | rupt Sta  | tus                                  |          |                |        |                  |
|       |                                 |    |        |     |                                       |    |       | Give     | s the rav  | w interru | ipt state | (prior to                            | masking  | ) of <b>WD</b> | TINTR. |                  |

#### Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

#### Watchdog Masked Interrupt Status (WDTMIS)

Base 0x4000.0000 Offset 0x014 Type BO\_reset 0x0000.0000

| Туре  | RO, reset | t 0x0000 | .0000  |     |        |    |       |          |                                       |           |           |            |          |           |         |        |
|-------|-----------|----------|--------|-----|--------|----|-------|----------|---------------------------------------|-----------|-----------|------------|----------|-----------|---------|--------|
|       | 31        | 30       | 29     | 28  | 27     | 26 | 25    | 24       | 23                                    | 22        | 21        | 20         | 19       | 18        | 17      | 16     |
| [     | î         |          | 1      |     | í<br>I |    | ì     | rese     | rved                                  |           |           | 1          |          |           | Í       | 1      |
| Туре  | RO        | RO       | RO     | RO  | RO     | RO | RO    | RO       | RO                                    | RO        | RO        | RO         | RO       | RO        | RO      | RO     |
| Reset | 0         | 0        | 0      | 0   | 0      | 0  | 0     | 0        | 0                                     | 0         | 0         | 0          | 0        | 0         | 0       | 0      |
| _     | 15        | 14       | 13     | 12  | 11     | 10 | 9     | 8        | 7                                     | 6         | 5         | 4          | 3        | 2         | 1       | 0      |
|       | T         |          | 1      |     |        |    | 1     | reserved | ı ı<br>ı                              |           |           | 1 1        |          |           | 1       | WDTMIS |
| Туре  | RO        | RO       | RO     | RO  | RO     | RO | RO    | RO       | RO                                    | RO        | RO        | RO         | RO       | RO        | RO      | RO     |
| Reset | 0         | 0        | 0      | 0   | 0      | 0  | 0     | 0        | 0                                     | 0         | 0         | 0          | 0        | 0         | 0       | 0      |
| B     | it/Field  |          | Nam    | ie  | Тур    | be | Reset | Des      | cription                              |           |           |            |          |           |         |        |
|       | 31:1      |          | reserv | ved | R      | C  | 0x00  | com      | tware sho<br>npatibility<br>served ac | with futu | ure prod  | ucts, the  | value of | a reserv  | •       |        |
|       | 0         |          | WDT    | ЛIS | R      | C  | 0     | Wat      | chdog M                               | asked Ir  | terrupt   | Status     |          |           |         |        |
|       |           |          |        |     |        |    |       |          | es the ma<br>rrupt.                   | asked in  | terrupt s | tate (afte | r maskir | ng) of th | e WDTIN | ITR    |

## Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

| Base<br>Offse | chdog <sup>-</sup><br>0x4000.0<br>t 0x418<br>R/W, res | 0000 | /DTTES<br>0.0000 | T)       |    |    |       |       |            |           |          |   |          |          |    |    |
|---------------|---|------|------------------|----------|----|----|-------|-------|------------|-----------|----------|---|----------|----------|----|----|
|               | 31  | 30   | 29               | 28       | 27 | 26 | 25    | 24    | 23         | 22        | 21       | 20  | 19       | 18       | 17 | 16 |
|               |   |      | 1                |          |    |    |       | rese  | erved      | 1         |          | 1   |          |          |    |    |
| Туре          | RO  | RO   | RO               | RO       | RO | RO | RO    | RO    | RO         | RO        | RO       | RO  | RO       | RO       | RO | RO |
| Reset         | 0   | 0    | 0                | 0        | 0  | 0  | 0     | 0     | 0          | 0         | 0        | 0   | 0        | 0        | 0  | 0  |
|               | 15  | 14   | 13               | 12       | 11 | 10 | 9     | 8     | 7          | 6         | 5        | 4   | 3        | 2        | 1  | 0  |
|               | l   |      | 1                | reserved |    |    | •     | STALL |            |           |          | rese  | rved     |          |    |    |
| Туре          | RO  | RO   | RO               | RO       | RO | RO | RO    | R/W   | RO         | RO        | RO       | RO  | RO       | RO       | RO | RO |
| Reset         | 0   | 0    | 0                | 0        | 0  | 0  | 0     | 0     | 0          | 0         | 0        | 0   | 0        | 0        | 0  | 0  |
| E             | Bit/Field   |      | Nan              | ne       | Ту | ре | Reset | Des   | cription   |           |          |   |          |          |    |    |
|               | 31:9  |      | reser            | ved      | R  | 0  | 0x00  | com   | patibility | with futu | ure prod | he value<br>ucts, the<br>dify-write             | value of | a reserv |    |    |
|               | 8   |      | STA              | LL       | R/ | W  | 0     | Wat   | chdog S    | tall Enab | le       |   |          |          |    |    |
|               |   |      |                  |          |    |    |       | deb   | ugger, th  | e watcho  | dog time | <sup>®</sup> microco<br>r stops co<br>ner resur | ounting. | Once the |    |    |
|               | 7:0   |      | reser            | ved      | R  | 0  | 0x00  | com   | patibility | with futu | ure prod | he value<br>ucts, the<br>dify-write             | value of | a reserv |    |    |

## Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).

| Base<br>Offse | 0x4000.0<br>t 0xC00<br>R/W, res | 0000 | 00.0000 | ,    |          |     |                |       |          |            |           |                        |          |       |     |     |
|---------------|---------------------------------|------|---------|------|----------|-----|----------------|-------|----------|------------|-----------|------------------------|----------|-------|-----|-----|
|               | 31                              | 30   | 29      | 28   | 27       | 26  | 25             | 24    | 23       | 22         | 21        | 20                     | 19       | 18    | 17  | 16  |
|               |                                 | I    | Ì       | 1    | 1 1<br>1 |     | 1 1            | WDT   | Lock     | 1          | 1         | 1                      | í        | Ì     | Î   | Ì   |
| Туре 🕻        | R/W                             | R/W  | R/W     | R/W  | R/W      | R/W | R/W            | R/W   | R/W      | R/W        | R/W       | R/W                    | R/W      | R/W   | R/W | R/W |
| eset          | 0                               | 0    | 0       | 0    | 0        | 0   | 0              | 0     | 0        | 0          | 0         | 0                      | 0        | 0     | 0   | 0   |
|               | 15                              | 14   | 13      | 12   | 11       | 10  | 9              | 8     | 7        | 6          | 5         | 4                      | 3        | 2     | 1   | 0   |
|               |                                 | ı    | 1       | 1    | 1<br>1   | 1   | <del>т т</del> | WDT   | Lock     | 1          | r         | 1                      | т        | 1     | 1   | 1   |
| Гуре 🖁        | R/W                             | R/W  | R/W     | R/W  | R/W      | R/W | R/W            | R/W   | R/W      | R/W        | R/W       | R/W                    | R/W      | R/W   | R/W | R/W |
| eset          | 0                               | 0    | 0       | 0    | 0        | 0   | 0              | 0     | 0        | 0          | 0         | 0                      | 0        | 0     | 0   | 0   |
| B             | Bit/Field                       |      | Na      | me   | Ту       | ре  | Reset          | Des   | cription |            |           |                        |          |       |     |     |
|               | 31:0                            |      | WDT     | Lock | R/       | W   | 0x0000         | Wat   | chdog L  | lock       |           |                        |          |       |     |     |
|               |                                 |      |         |      |          |     |                | write | e acces  |            | of any    | C.E551 ur<br>other val |          |       |     |     |
|               |                                 |      |         |      |          |     |                | A re  | ad of th | is registe | er return | is the follo           | owing va | lues: |     |     |
|               |                                 |      |         |      |          |     |                |       |          | -          |           |                        |          |       |     |     |

Value Description

0x0000.0001 Locked

0x0000.0000 Unlocked

Watchdog Lock (WDTLOCK)

## Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 4 (WDTPeriphID4)

| Offse | 0x4000.0<br>t 0xFD0<br>RO, rese |    | .0000  |      | ,    |    | ,     |      |            |           |           |           |                                   |          |    |    |
|-------|---------------------------------|----|--------|------|------|----|-------|------|------------|-----------|-----------|-----------|-----------------------------------|----------|----|----|
|       | 31                              | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23         | 22        | 21        | 20        | 19                                | 18       | 17 | 16 |
| [     |                                 |    | 1      |      |      |    | , ,   | rese | rved       |           |           |           |                                   |          |    |    |
| Туре  | RO                              | RO | RO     | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO        | RO        | RO                                | RO       | RO | RO |
| Reset | 0                               | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0         | 0         | 0                                 | 0        | 0  | 0  |
| _     | 15                              | 14 | 13     | 12   | 11   | 10 | 9     | 8    | 7          | 6         | 5         | 4         | 3                                 | 2        | 1  | 0  |
|       |                                 |    |        | rese | rved |    |       |      |            |           | 1         | I<br>Pl   | D4                                |          |    |    |
| Туре  | RO                              | RO | RO     | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO        | RO        | RO                                | RO       | RO | RO |
| Reset | 0                               | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0         | 0         | 0                                 | 0        | 0  | 0  |
| B     | it/Field                        |    | Nam    | ie   | Ту   | pe | Reset | Des  | cription   |           |           |           |                                   |          |    |    |
|       | 31:8                            |    | reserv | ved  | R    | 0  | 0x00  | com  | patibility | with futu | ure produ | ucts, the | of a reso<br>value of<br>operatio | a reserv |    |    |
|       | 7:0                             |    | PID    | 4    | R    | 0  | 0x00  | WD.  | T Periph   | eral ID F | Register[ | 7:0]      |                                   |          |    |    |

#### Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 5 (WDTPeriphID5)

Base 0x4000.0000 Offset 0xFD4 Type RO, reset 0x0000.0000

| -     | 31        | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23         | 22        | 21        | 20                                  | 19       | 18         | 17 | 16 |
|-------|-----------|----|--------|------|------|----|-------|------|------------|-----------|-----------|-------------------------------------|----------|------------|----|----|
|       |           |    |        |      |      |    |       | rese | erved      |           |           |                                     |          | 1          | 1  |    |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO        | RO                                  | RO       | RO         | RO | RO |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0         | 0                                   | 0        | 0          | 0  | 0  |
| _     | 15        | 14 | 13     | 12   | 11   | 10 | 9     | 8    | 7          | 6         | 5         | 4                                   | 3        | 2          | 1  | 0  |
|       |           |    |        | rese | rved |    |       |      |            |           |           | I<br>Pli                            | D5       | T          | 1  |    |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO        | RO                                  | RO       | RO         | RO | RO |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0         | 0                                   | 0        | 0          | 0  | 0  |
| E     | Bit/Field |    | Nam    | e    | Ту   | be | Reset | Des  | cription   |           |           |                                     |          |            |    |    |
|       | 31:8      |    | reserv | ved  | R    | C  | 0x00  | com  | patibility | with futu | ire prod  | he value<br>ucts, the<br>dify-write | value of | f a reserv | •  |    |
|       | 7:0       |    | PID    | 5    | R    | С  | 0x00  | WD   | T Periph   | eral ID R | legister[ | 15:8]                               |          |            |    |    |

# Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 6 (WDTPeriphID6)

Base 0x4000.0000 Offset 0xFD8 Type RO, reset 0x0000.0000


| _     | 31       | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23                                  | 22        | 21         | 20        | 19       | 18       | 17 | 16               |
|-------|----------|----|--------|------|------|----|-------|------|-------------------------------------|-----------|------------|-----------|----------|----------|----|------------------|
|       |          | l  | 1      |      |      |    |       | rese | rved                                |           | l          |           |          | 1        | 1  |                  |
| Туре  | RO       | RO | RO     | RO   | RO   | RO | RO    | RO   | RO                                  | RO        | RO         | RO        | RO       | RO       | RO | RO               |
| Reset | 0        | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0                                   | 0         | 0          | 0         | 0        | 0        | 0  | 0                |
|       | 15       | 14 | 13     | 12   | 11   | 10 | 9     | 8    | 7                                   | 6         | 5          | 4         | 3        | 2        | 1  | 0                |
|       |          |    | •      | rese | rved |    |       |      |                                     |           |            | PI        | D6       | 1        | 1  | 1                |
| Туре  | RO       | RO | RO     | RO   | RO   | RO | RO    | RO   | RO                                  | RO        | RO         | RO        | RO       | RO       | RO | RO               |
| Reset | 0        | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0                                   | 0         | 0          | 0         | 0        | 0        | 0  | 0                |
|       |          |    |        |      |      |    |       |      |                                     |           |            |           |          |          |    |                  |
| В     | it/Field |    | Nam    | ie   | Ту   | be | Reset | Des  | cription                            |           |            |           |          |          |    |                  |
|       | 31:8     |    | reserv | /ed  | R    | С  | 0x00  | com  | ware sho<br>patibility<br>served ac | with futu | ure produ  | ucts, the | value of | a reserv | •  | vide<br>nould be |
|       | 7:0      |    | PID    | 6    | R    | С  | 0x00  | WD.  | T Periph                            | eral ID F | Register[2 | 23:16]    |          |          |    |                  |

#### Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 7 (WDTPeriphID7)

Base 0x4000.0000 Offset 0xFDC Type RO, reset 0x0000.0000



# Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 0 (WDTPeriphID0)

Base 0x4000.0000 Offset 0xFE0 Type RO, reset 0x0000.0005

|       | 31            | 30 | 29  | 28   | 27   | 26 | 25    | 24   | 23         | 22       | 21       | 20                                  | 19       | 18       | 17 | 16               |
|-------|---------------|----|-----|------|------|----|-------|------|------------|----------|----------|-------------------------------------|----------|----------|----|------------------|
|       |               | •  | 1   |      |      | l  |       | rese | erved      |          | '        | •                                   |          | •        | •  | '                |
| Туре  | RO            | RO | RO  | RO   | RO   | RO | RO    | RO   | RO         | RO       | RO       | RO                                  | RO       | RO       | RO | RO               |
| Reset | 0             | 0  | 0   | 0    | 0    | 0  | 0     | 0    | 0          | 0        | 0        | 0                                   | 0        | 0        | 0  | 0                |
|       | 15            | 14 | 13  | 12   | 11   | 10 | 9     | 8    | 7          | 6        | 5        | 4                                   | 3        | 2        | 1  | 0                |
|       |               | •  | •   | rese | rved |    |       |      |            |          | 1        | PI                                  | D0       | 1        | 1  | ·                |
| Туре  | RO            | RO | RO  | RO   | RO   | RO | RO    | RO   | RO         | RO       | RO       | RO                                  | RO       | RO       | RO | RO               |
| Reset | 0             | 0  | 0   | 0    | 0    | 0  | 0     | 0    | 0          | 0        | 0        | 0                                   | 0        | 1        | 0  | 1                |
| E     | Bit/Field     |    | Nam | ne   | Ту   | ре | Reset | Des  | cription   |          |          |                                     |          |          |    |                  |
|       | 31:8 reserved |    |     |      | R    | 0  | 0x00  | com  | patibility | with fut | ure prod | he value<br>ucts, the<br>dify-write | value of | a reserv | •  | vide<br>hould be |
|       | 7:0           |    | PID | 0    | R    | 0  | 0x05  | Wat  | chdog P    | eriphera | I ID Reg | ister[7:0]                          |          |          |    |                  |

# Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 1 (WDTPeriphID1)

Base 0x4000.0000 Offset 0xFE4 Type RO, reset 0x0000.0018

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 15 14 13 11 10 9 8 7 6 5 4 3 2 0 1 PID1 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 Bit/Field Description Reset Name Туре 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 PID1 RO 0x18 Watchdog Peripheral ID Register[15:8]

# Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 2 (WDTPeriphID2)

Base 0x4000.0000 Offset 0xFE8 Type RO, reset 0x0000.0018

|       | 31                      | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23         | 22        | 21       | 20                                  | 19       | 18       | 17 | 16               |
|-------|-------------------------|----|--------|------|------|----|-------|------|------------|-----------|----------|-------------------------------------|----------|----------|----|------------------|
|       |                         |    |        |      | . '  |    |       | rese | rved       |           |          | •                                   |          |          | •  | '                |
| Туре  | RO                      | RO | RO     | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO       | RO                                  | RO       | RO       | RO | RO               |
| Reset | 0                       | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0        | 0                                   | 0        | 0        | 0  | 0                |
|       | 15                      | 14 | 13     | 12   | 11   | 10 | 9     | 8    | 7          | 6         | 5        | 4                                   | 3        | 2        | 1  | 0                |
|       |                         |    |        | rese | rved |    |       |      |            |           |          | PI                                  | D2       |          | 1  | ·                |
| Туре  | RO                      | RO | RO     | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO       | RO                                  | RO       | RO       | RO | RO               |
| Reset | 0                       | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0        | 1                                   | 1        | 0        | 0  | 0                |
| -     | ): <i>t (</i> [=: -   - |    | N      |      | т.   |    | Deset | Dee  |            |           |          |                                     |          |          |    |                  |
| E     | Bit/Field               |    | Nam    | ie   | Тур  | be | Reset | Des  | cription   |           |          |                                     |          |          |    |                  |
|       | 31:8                    |    | reserv | ved  | R    | C  | 0x00  | com  | patibility | with futu | ure prod | he value<br>ucts, the<br>dify-write | value of | a reserv | •  | vide<br>hould be |
|       | 7:0                     |    | PID    | 2    | R    | C  | 0x18  | Wat  | chdog P    | eriphera  | I ID Reg | ister[23:7                          | 16]      |          |    |                  |

# Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 3 (WDTPeriphID3)

Base 0x4000.0000 Offset 0xFEC Type RO, reset 0x0000.0001

| -     | 31       | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23       | 22        | 21        | 20        | 19       | 18                             | 17 | 16 |
|-------|----------|----|--------|------|------|----|-------|------|----------|-----------|-----------|-----------|----------|--------------------------------|----|----|
|       | •        | l  |        |      |      |    |       | rese | rved     |           |           | l         | 1        | 1                              |    | •  |
| Туре  | RO       | RO | RO     | RO   | RO   | RO | RO    | RO   | RO       | RO        | RO        | RO        | RO       | RO                             | RO | RO |
| Reset | 0        | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0        | 0         | 0         | 0         | 0        | 0                              | 0  | 0  |
| _     | 15       | 14 | 13     | 12   | 11   | 10 | 9     | 8    | 7        | 6         | 5         | 4         | 3        | 2                              | 1  | 0  |
|       |          |    | 1      | rese | rved |    |       |      |          |           |           | PI        | D3       | I                              |    |    |
| Туре  | RO       | RO | RO     | RO   | RO   | RO | RO    | RO   | RO       | RO        | RO        | RO        | RO       | RO                             | RO | RO |
| Reset | 0        | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0        | 0         | 0         | 0         | 0        | 0                              | 0  | 1  |
|       |          |    |        |      |      |    |       |      |          |           |           |           |          |                                |    |    |
| B     | it/Field |    | Nam    | ne   | Ту   | ре | Reset | Des  | cription |           |           |           |          |                                |    |    |
|       | 31:8     |    | reserv | ved  | R    | 0  | 0x00  | com  |          | with futu | ure produ | ucts, the | value of | erved bit<br>f a reserv<br>on. | •  |    |
|       | 7:0      |    | PID    | 3    | R    | 0  | 0x01  | Wat  | chdog P  | eripheral | ID Regi   | ster[31:2 | 24]      |                                |    |    |

## Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 0 (WDTPCellID0)

| Offse | 0x4000.0<br>t 0xFF0<br>RO, rese | 0000<br>et 0x0000. | 000D   |      | ,    |    | ,     |      |            |           |           |           |                                   |          |    |    |
|-------|---------------------------------|--------------------|--------|------|------|----|-------|------|------------|-----------|-----------|-----------|-----------------------------------|----------|----|----|
|       | 31                              | 30                 | 29     | 28   | 27   | 26 | 25    | 24   | 23         | 22        | 21        | 20        | 19                                | 18       | 17 | 16 |
| [     |                                 | 1                  | 1 1    |      |      |    | r r   | rese | rved       |           |           |           |                                   |          |    |    |
| Туре  | RO                              | RO                 | RO     | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO        | RO        | RO                                | RO       | RO | RO |
| Reset | 0                               | 0                  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0         | 0         | 0                                 | 0        | 0  | 0  |
| _     | 15                              | 14                 | 13     | 12   | 11   | 10 | 9     | 8    | 7          | 6         | 5         | 4         | 3                                 | 2        | 1  | 0  |
|       |                                 |                    | 1      | rese | rved |    | т т   |      |            |           |           | CI        | D0                                |          |    |    |
| Туре  | RO                              | RO                 | RO     | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO        | RO        | RO                                | RO       | RO | RO |
| Reset | 0                               | 0                  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0         | 0         | 1                                 | 1        | 0  | 1  |
| B     | Bit/Field                       |                    | Nam    | ie   | Ту   | ре | Reset | Des  | cription   |           |           |           |                                   |          |    |    |
|       | 31:8                            |                    | reserv | ved  | R    | 0  | 0x00  | com  | patibility | with futu | ure produ | ucts, the | of a reso<br>value of<br>operatio | a reserv | •  |    |
|       | 7:0                             |                    | CID    | 0    | R    | 0  | 0x0D  | Wat  | chdog P    | rimeCell  | ID Regis  | ster[7:0] |                                   |          |    |    |

## Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 1 (WDTPCellID1)

Base 0x4000.0000 Offset 0xFF4 Type RO, reset 0x0000.00F0

|       | 31        | 30 | 29     | 28   | 27    | 26 | 25    | 24   | 23         | 22        | 21       | 20                                  | 19      | 18        | 17 | 16    |
|-------|-----------|----|--------|------|-------|----|-------|------|------------|-----------|----------|-------------------------------------|---------|-----------|----|-------|
|       | ľ         |    | , ,    |      | · · · |    | 1 I   | rese | erved      |           |          | 1                                   |         | 1         | 1  | ·     |
| Туре  | RO        | RO | RO     | RO   | RO    | RO | RO    | RO   | RO         | RO        | RO       | RO                                  | RO      | RO        | RO | RO    |
| Reset | 0         | 0  | 0      | 0    | 0     | 0  | 0     | 0    | 0          | 0         | 0        | 0                                   | 0       | 0         | 0  | 0     |
|       | 15        | 14 | 13     | 12   | 11    | 10 | 9     | 8    | 7          | 6         | 5        | 4                                   | 3       | 2         | 1  | 0     |
|       |           |    | 1 1    | rese | rved  |    | 1 I   |      |            | [         | r        | CI                                  | D1      | 1         | 1  | · _ ] |
| Туре  | RO        | RO | RO     | RO   | RO    | RO | RO    | RO   | RO         | RO        | RO       | RO                                  | RO      | RO        | RO | RO    |
| Reset | 0         | 0  | 0      | 0    | 0     | 0  | 0     | 0    | 1          | 1         | 1        | 1                                   | 0       | 0         | 0  | 0     |
| В     | Bit/Field |    | Nam    | e    | Туј   | ре | Reset | Des  | cription   |           |          |                                     |         |           |    |       |
|       | 31:8      |    | reserv | ved  | R     | C  | 0x00  | com  | patibility | with futu | ure prod | he value<br>ucts, the<br>dify-write | value o | f a reser | •  |       |
|       | 7:0       |    | CID    | 1    | R     | С  | 0xF0  | Wat  | chdog P    | rimeCell  | ID Regi  | ster[15:8                           | ]       |           |    |       |

## Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 2 (WDTPCelIID2)


| Offse | 0x4000.0<br>t 0xFF8<br>RO, rese | 0000<br>et 0x0000. | .0005  |      |      |    |       |      |            |           |           |           |          |                              |    |    |
|-------|---------------------------------|--------------------|--------|------|------|----|-------|------|------------|-----------|-----------|-----------|----------|------------------------------|----|----|
|       | 31                              | 30                 | 29     | 28   | 27   | 26 | 25    | 24   | 23         | 22        | 21        | 20        | 19       | 18                           | 17 | 16 |
| [     |                                 | 1                  | 1      |      |      |    | r r   | rese | rved       | ſ         |           |           |          |                              | ſ  | •  |
| Туре  | RO                              | RO                 | RO     | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO        | RO        | RO       | RO                           | RO | RO |
| Reset | 0                               | 0                  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0         | 0         | 0        | 0                            | 0  | 0  |
| _     | 15                              | 14                 | 13     | 12   | 11   | 10 | 9     | 8    | 7          | 6         | 5         | 4         | 3        | 2                            | 1  | 0  |
|       | l                               | •                  | •      | rese | rved |    |       |      |            | 1         | I         | CI        | D2       |                              | I  | '  |
| Туре  | RO                              | RO                 | RO     | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO        | RO        | RO       | RO                           | RO | RO |
| Reset | 0                               | 0                  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0         | 0         | 0        | 1                            | 0  | 1  |
| В     | Bit/Field                       |                    | Nam    | ıe   | Ту   | ре | Reset | Des  | cription   |           |           |           |          |                              |    |    |
|       | 31:8                            |                    | reserv | ved  | R    | 0  | 0x00  | com  | patibility | with futu | ure produ |           | value of | erved bit<br>a reserv<br>on. | •  |    |
|       | 7:0                             |                    | CID    | 2    | R    | 0  | 0x05  | Wat  | chdog P    | rimeCell  | ID Regi   | ster[23:1 | 6]       |                              |    |    |

### Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 3 (WDTPCellID3)

Base 0x4000.0000 Offset 0xFFC Type RO, reset 0x0000.00B1



## 11 Analog-to-Digital Converter (ADC)


An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number.

The Stellaris<sup>®</sup> ADC module features 10-bit conversion resolution and supports two input channels, plus an internal temperature sensor. The ADC module contains a programmable sequencer which allows for the sampling of multiple analog input sources without controller intervention. Each sample sequence provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequence priority.

The Stellaris<sup>®</sup> ADC provides the following features:

- Two analog input channels
- Single-ended and differential-input configurations
- Internal temperature sensor
- Sample rate of 250 thousand samples/second
- Four programmable sample conversion sequences from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
  - Controller (software)
  - Timers
  - Analog Comparators
  - GPIO
- Hardware averaging of up to 64 samples for improved accuracy
- An internal 3-V reference is used by the converter.
- Power and ground for the analog circuitry is separate from the digital power and ground.

## 11.1 Block Diagram



#### Figure 11-1. ADC Module Block Diagram

## 11.2 Functional Description

The Stellaris<sup>®</sup> ADC collects sample data by using a programmable sequence-based approach instead of the traditional single or double-sampling approach found on many ADC modules. Each *sample sequence* is a fully programmed series of consecutive (back-to-back) samples, allowing the ADC to collect data from multiple input sources without having to be re-configured or serviced by the controller. The programming of each sample in the sample sequence includes parameters such as the input source and mode (differential versus single-ended input), interrupt generation on sample completion, and the indicator for the last sample in the sequence.

#### 11.2.1 Sample Sequencers

The sampling control and data capture is handled by the Sample Sequencers. All of the sequencers are identical in implementation except for the number of samples that can be captured and the depth of the FIFO. Table 11-1 on page 243 shows the maximum number of samples that each Sequencer can capture and its corresponding FIFO depth. In this implementation, each FIFO entry is a 32-bit word, with the lower 10 bits containing the conversion result.

| Sequencer | Number of Samples | Depth of FIFO |
|-----------|-------------------|---------------|
| SS3       | 1                 | 1             |
| SS2       | 4                 | 4             |
| SS1       | 4                 | 4             |
| SS0       | 8                 | 8             |

For a given sample sequence, each sample is defined by two 4-bit nibbles in the **ADC Sample Sequence Input Multiplexer Select (ADCSSMUXn)** and **ADC Sample Sequence Control (ADCSSCTLn)** registers, where "n" corresponds to the sequence number. The **ADCSSMUXn** nibbles select the input pin, while the **ADCSSCTLn** nibbles contain the sample control bits corresponding to parameters such as temperature sensor selection, interrupt enable, end of sequence, and differential input mode. Sample Sequencers are enabled by setting the respective ASENn bit in the **ADC Active Sample Sequencer (ADCACTSS)** register, but can be configured before being enabled.

When configuring a sample sequence, multiple uses of the same input pin within the same sequence is allowed. In the **ADCSSCTLn** register, the Interrupt Enable (IE) bits can be set for any combination of samples, allowing interrupts to be generated after every sample in the sequence if necessary. Also, the END bit can be set at any point within a sample sequence. For example, if Sequencer 0 is used, the END bit can be set in the nibble associated with the fifth sample, allowing Sequencer 0 to complete execution of the sample sequence after the fifth sample.

After a sample sequence completes execution, the result data can be retrieved from the ADC Sample Sequence Result FIFO (ADCSSFIFOn) registers. The FIFOs are simple circular buffers that read a single address to "pop" result data. For software debug purposes, the positions of the FIFO head and tail pointers are visible in the ADC Sample Sequence FIFO Status (ADCSSFSTATn) registers along with FULL and EMPTY status flags. Overflow and underflow conditions are monitored using the ADCOSTAT and ADCUSTAT registers.

#### 11.2.2 Module Control

Outside of the Sample Sequencers, the remainder of the control logic is responsible for tasks such as interrupt generation, sequence prioritization, and trigger configuration.

Most of the ADC control logic runs at the ADC clock rate of 14-18 MHz. The internal ADC divider is configured automatically by hardware when the system XTAL is selected. The automatic clock divider configuration targets 16.667 MHz operation for all Stellaris<sup>®</sup> devices.

#### 11.2.2.1 Interrupts

The Sample Sequencers dictate the events that cause interrupts, but they don't have control over whether the interrupt is actually sent to the interrupt controller. The ADC module's interrupt signal is controlled by the state of the MASK bits in the **ADC Interrupt Mask (ADCIM)** register. Interrupt status can be viewed at two locations: the **ADC Raw Interrupt Status (ADCRIS)** register, which shows the raw status of a Sample Sequencer's interrupt signal, and the **ADC Interrupt Status and Clear (ADCISC)** register, which shows the logical AND of the **ADCRIS** register's INR bit and the **ADCIM** register's MASK bits. Interrupts are cleared by writing a 1 to the corresponding IN bit in **ADCISC**.

#### 11.2.2.2 Prioritization

When sampling events (triggers) happen concurrently, they are prioritized for processing by the values in the **ADC Sample Sequencer Priority (ADCSSPRI)** register. Valid priority values are in the range of 0-3, with 0 being the highest priority and 3 being the lowest. Multiple active Sample Sequencer units with the same priority do not provide consistent results, so software must ensure that all active Sample Sequencer units have a unique priority value.

#### 11.2.2.3 Sampling Events

Sample triggering for each Sample Sequencer is defined in the **ADC Event Multiplexer Select** (ADCEMUX) register. The external peripheral triggering sources vary by Stellaris<sup>®</sup> family member,

but all devices share the "Controller" and "Always" triggers. Software can initiate sampling by setting the CH bits in the **ADC Processor Sample Sequence Initiate (ADCPSSI)** register.

When using the "Always" trigger, care must be taken. If a sequence's priority is too high, it is possible to starve other lower priority sequences.

#### 11.2.3 Hardware Sample Averaging Circuit

Higher precision results can be generated using the hardware averaging circuit, however, the improved results are at the cost of throughput. Up to 64 samples can be accumulated and averaged to form a single data entry in the sequencer FIFO. Throughput is decreased proportionally to the number of samples in the averaging calculation. For example, if the averaging circuit is configured to average 16 samples, the throughput is decreased by a factor of 16.

By default the averaging circuit is off and all data from the converter passes through to the sequencer FIFO. The averaging hardware is controlled by the **ADC Sample Averaging Control (ADCSAC)** register (see page 261). There is a single averaging circuit and all input channels receive the same amount of averaging whether they are single-ended or differential.

#### 11.2.4 Analog-to-Digital Converter

The converter itself generates a 10-bit output value for selected analog input. Special analog pads are used to minimize the distortion on the input. An internal 3 V reference is used by the converter resulting in sample values ranging from 0x000 at 0 V input to 0x3FF at 3 V input when in single-ended input mode.

#### 11.2.5 Differential Sampling

In addition to traditional single-ended sampling, the ADC module supports differential sampling of two analog input channels. To enable differential sampling, software must set the **D** bit (in the **ADCSSCTL0** register) in a step's configuration nibble.

When a sequence step is configured for differential sampling, its corresponding value in the **ADCSSMUX** register must be set to one of the four differential pairs, numbered 0-3. Differential pair 0 samples analog inputs 0 and 1; differential pair 1 samples analog inputs 2 and 3; and so on (see Table 11-2 on page 245). The ADC does not support other differential pairings such as analog input 0 with analog input 3. The number of differential pairs supported is dependent on the number of analog inputs (see Table 11-2 on page 245).

#### Table 11-2. Differential Sampling Pairs

| Differential Pair | Analog Inputs |
|-------------------|---------------|
| 0                 | 0 and 1       |

The voltage sampled in differential mode is the difference between the odd and even channels:

 $\Delta V$  (differential voltage) = V<sub>IN EVEN</sub> (even channels) – V<sub>IN ODD</sub> (odd channels), therefore:

- If  $\Delta V = 0$ , then the conversion result = 0x1FF
- If  $\Delta V > 0$ , then the conversion result > 0x1FF (range is 0x1FF–0x3FF)
- If  $\Delta V < 0$ , then the conversion result < 0x1FF (range is 0–0x1FF)

The differential pairs assign polarities to the analog inputs: the even-numbered input is always positive, and the odd-numbered input is always negative. In order for a valid conversion result to appear, the negative input must be in the range of  $\pm$  1.5 V of the positive input. If an analog input

is greater than 3 V or less than 0 V (the valid range for analog inputs), the input voltage is clipped, meaning it appears as either 3 V or 0 V, respectively, to the ADC.

Figure 11-2 on page 246 shows an example of the negative input centered at 1.5 V. In this configuration, the differential range spans from -1.5 V to 1.5 V. Figure 11-3 on page 246 shows an example where the negative input is centered at -0.75 V, meaning inputs on the positive input saturate past a differential voltage of -0.75 V since the input voltage is less than 0 V. Figure 11-4 on page 247 shows an example of the negative input centered at 2.25 V, where inputs on the positive channel saturate past a differential voltage of 0.75 V since the input voltage would be greater than 3 V.




Figure 11-2. Differential Sampling Range, V<sub>IN ODD</sub> = 1.5 V

Figure 11-3. Differential Sampling Range, V<sub>IN ODD</sub> = 0.75 V





Figure 11-4. Differential Sampling Range, V<sub>IN\_ODD</sub> = 2.25 V



#### 11.2.6 Test Modes

There is a user-available test mode that allows for loopback operation within the digital portion of the ADC module. This can be useful for debugging software without having to provide actual analog stimulus. This mode is available through the **ADC Test Mode Loopback (ADCTMLB)** register (see page 274).


#### 11.2.7 Internal Temperature Sensor

The internal temperature sensor provides an analog temperature reading as well as a reference voltage. The voltage at the output terminal SENSO is given by the following equation:

SENSO = 2.7 - ((T + 55) / 75)

This relation is shown in Figure 11-5 on page 247.

#### Figure 11-5. Internal Temperature Sensor Characteristic



## **11.3** Initialization and Configuration

In order for the ADC module to be used, the PLL must be enabled and using a supported crystal frequency (see the **RCC** register). Using unsupported frequencies can cause faulty operation in the ADC module.

#### 11.3.1 Module Initialization

Initialization of the ADC module is a simple process with very few steps. The main steps include enabling the clock to the ADC and reconfiguring the Sample Sequencer priorities (if needed).

The initialization sequence for the ADC is as follows:

- 1. Enable the ADC clock by writing a value of 0x0001.0000 to the RCGC0 register (see page 95).
- 2. If required by the application, reconfigure the Sample Sequencer priorities in the **ADCSSPRI** register. The default configuration has Sample Sequencer 0 with the highest priority, and Sample Sequencer 3 as the lowest priority.

#### **11.3.2** Sample Sequencer Configuration

Configuration of the Sample Sequencers is slightly more complex than the module initialization since each sample sequence is completely programmable.

The configuration for each Sample Sequencer should be as follows:

- Ensure that the Sample Sequencer is disabled by writing a 0 to the corresponding ASEN bit in the ADCACTSS register. Programming of the Sample Sequencers is allowed without having them enabled. Disabling the Sequencer during programming prevents erroneous execution if a trigger event were to occur during the configuration process.
- 2. Configure the trigger event for the Sample Sequencer in the **ADCEMUX** register.
- **3.** For each sample in the sample sequence, configure the corresponding input source in the **ADCSSMUXn** register.
- 4. For each sample in the sample sequence, configure the sample control bits in the corresponding nibble in the **ADCSSCTLn** register. When programming the last nibble, ensure that the END bit is set. Failure to set the END bit causes unpredictable behavior.
- 5. If interrupts are to be used, write a 1 to the corresponding MASK bit in the **ADCIM** register.
- 6. Enable the Sample Sequencer logic by writing a 1 to the corresponding ASEN bit in the **ADCACTSS** register.

### 11.4 Register Map

Table 11-3 on page 248 lists the ADC registers. The offset listed is a hexadecimal increment to the register's address, relative to the ADC base address of 0x4003.8000.

| Offset | Name     | Туре | Reset       | Description                 | See<br>page |
|--------|----------|------|-------------|-----------------------------|-------------|
| 0x000  | ADCACTSS | R/W  | 0x0000.0000 | ADC Active Sample Sequencer | 250         |

| Offset | Name        | Туре  | Reset       | Description                                    | See<br>page |
|--------|-------------|-------|-------------|--|-------------|
| 0x004  | ADCRIS      | RO    | 0x0000.0000 | ADC Raw Interrupt Status                       | 251         |
| 0x008  | ADCIM       | R/W   | 0x0000.0000 | ADC Interrupt Mask                             | 252         |
| 0x00C  | ADCISC      | R/W1C | 0x0000.0000 | ADC Interrupt Status and Clear                 | 253         |
| 0x010  | ADCOSTAT    | R/W1C | 0x0000.0000 | ADC Overflow Status                            | 254         |
| 0x014  | ADCEMUX     | R/W   | 0x0000.0000 | ADC Event Multiplexer Select                   | 255         |
| 0x018  | ADCUSTAT    | R/W1C | 0x0000.0000 | ADC Underflow Status                           | 258         |
| 0x020  | ADCSSPRI    | R/W   | 0x0000.3210 | ADC Sample Sequencer Priority                  | 259         |
| 0x028  | ADCPSSI     | WO    | -           | ADC Processor Sample Sequence Initiate         | 260         |
| 0x030  | ADCSAC      | R/W   | 0x0000.0000 | ADC Sample Averaging Control                   | 261         |
| 0x040  | ADCSSMUX0   | R/W   | 0x0000.0000 | ADC Sample Sequence Input Multiplexer Select 0 | 262         |
| 0x044  | ADCSSCTL0   | R/W   | 0x0000.0000 | ADC Sample Sequence Control 0                  | 264         |
| 0x048  | ADCSSFIF00  | RO    | 0x0000.0000 | ADC Sample Sequence Result FIFO 0              | 267         |
| 0x04C  | ADCSSFSTAT0 | RO    | 0x0000.0100 | ADC Sample Sequence FIFO 0 Status              | 268         |
| 0x060  | ADCSSMUX1   | R/W   | 0x0000.0000 | ADC Sample Sequence Input Multiplexer Select 1 | 269         |
| 0x064  | ADCSSCTL1   | R/W   | 0x0000.0000 | ADC Sample Sequence Control 1                  | 270         |
| 0x068  | ADCSSFIF01  | RO    | 0x0000.0000 | ADC Sample Sequence Result FIFO 1              | 267         |
| 0x06C  | ADCSSFSTAT1 | RO    | 0x0000.0100 | ADC Sample Sequence FIFO 1 Status              | 268         |
| 0x080  | ADCSSMUX2   | R/W   | 0x0000.0000 | ADC Sample Sequence Input Multiplexer Select 2 | 269         |
| 0x084  | ADCSSCTL2   | R/W   | 0x0000.0000 | ADC Sample Sequence Control 2                  | 270         |
| 0x088  | ADCSSFIF02  | RO    | 0x0000.0000 | ADC Sample Sequence Result FIFO 2              | 267         |
| 0x08C  | ADCSSFSTAT2 | RO    | 0x0000.0100 | ADC Sample Sequence FIFO 2 Status              | 268         |
| 0x0A0  | ADCSSMUX3   | R/W   | 0x0000.0000 | ADC Sample Sequence Input Multiplexer Select 3 | 272         |
| 0x0A4  | ADCSSCTL3   | R/W   | 0x0000.0002 | ADC Sample Sequence Control 3                  | 273         |
| 0x0A8  | ADCSSFIF03  | RO    | 0x0000.0000 | ADC Sample Sequence Result FIFO 3              | 267         |
| 0x0AC  | ADCSSFSTAT3 | RO    | 0x0000.0100 | ADC Sample Sequence FIFO 3 Status              | 268         |
| 0x100  | ADCTMLB     | R/W   | 0x0000.0000 | ADC Test Mode Loopback                         | 274         |

## 11.5 Register Descriptions

The remainder of this section lists and describes the ADC registers, in numerical order by address offset.

July 25, 2008

#### Register 1: ADC Active Sample Sequencer (ADCACTSS), offset 0x000

This register controls the activation of the Sample Sequencers. Each Sample Sequencer can be enabled/disabled independently.

ADC Active Sample Sequencer (ADCACTSS)

Base 0x4003.8000 Offset 0x000 Type R/W, reset 0x0000.0000

|               | 31       | 30      | 29      | 28      | 27      | 26        | 25      | 24  | 23  | 22                      | 21      | 20      | 19       | 18       | 17       | 16       |  |  |
|---------------|----------|---------|---------|---------|---------|-----------|---------|---|---|-------------------------|---------|---------|----------|----------|----------|----------|--|--|
|               | reserved |         |         |         |         |           |         |   |   |                         |         |         |          | 1        | •        |          |  |  |
| Туре          | RO       | RO      | RO      | RO      | RO      | RO        | RO      | RO  | RO  | RO                      | RO      | RO      | RO       | RO       | RO       | RO       |  |  |
| Reset         | 0        | 0       | 0       | 0       | 0       | 0         | 0       | 0   | 0   | 0                       | 0       | 0       | 0        | 0        | 0        | 0        |  |  |
| ſ             | 15       | 14      | 13      | 12      | 11      | 10        | 9       | 8   | 7   | 6                       | 5       | 4       | 3        | 2        | 1        | 0        |  |  |
|               |          |         |         |         |         | res       | erved   |   |   |                         |         | -       | ASEN3    | ASEN2    | ASEN1    | ASEN0    |  |  |
| Type<br>Reset | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0 | RO<br>0   | RO<br>0   | RO<br>0                 | RO<br>0 | RO<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 |  |  |
| Reset         | 0        | 0       | 0       | U       | 0       | 0         | Ū       | 0   | 0   | 0                       | 0       | 0       | 0        | 0        | 0        | Ū        |  |  |
| Bit/Field     |          |         | Name    |         |         | Type Rese |         |   | Description   |                         |         |         |          |          |          |          |  |  |
|               | 31:4     |         | reserv  | R       | 0       | 0x00      | com     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |   |                         |         |         |          |          |          |          |  |  |
|               | 3        |         | ASE     | R/W     |         | 0         | ADC     | ADC SS3 Enable  |   |                         |         |         |          |          |          |          |  |  |
|               |          |         |         |         |         |           |         | sequ  | Specifies whether Sample Sequencer 3 is enabled. If set, the sa sequence logic for Sequencer 3 is active. Otherwise, the Seque inactive.            |                         |         |         |          |          |          | •        |  |  |
|               | 2        |         | ASE     | R/      | W       | 0         | ADC     | ADC SS2 Enable  |   |                         |         |         |          |          |          |          |  |  |
|               |          |         |         |         |         |           |         | Specifies whether Sample Sequencer 2 is enabled. I sequence logic for Sequencer 2 is active. Otherwise inactive.  |   |                         |         |         |          |          | •        |          |  |  |
| 1             |          |         | ASE     | R/      | W       | 0         | ADC     | ADC SS1 Enable  |   |                         |         |         |          |          |          |          |  |  |
|               |          |         |         |         |         |           |         | sequ  | Specifies whether Sample Sequencer 1 is enabled. If set, the sample sequence logic for Sequencer 1 is active. Otherwise, the Sequencer is inactive. |                         |         |         |          |          |          |          |  |  |
|               | 0        |         | ASEN0   |         |         | R/W 0     |         |   | ADC SS0 Enable  |                         |         |         |          |          |          |          |  |  |
|               |          |         |         |         |         |           |         |   |   | nether Sa<br>gic for Se |         |         |          |          |          |          |  |  |

inactive.

### Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004

This register shows the status of the raw interrupt signal of each Sample Sequencer. These bits may be polled by software to look for interrupt conditions without having to generate controller interrupts.

#### ADC Raw Interrupt Status (ADCRIS)

Base 0x4003.8000 Offset 0x004 Type RO, reset 0x0000.0000

|               | 31       | 30      | 29      | 28      | 27      | 26      | 25   | 24   | 23  | 22                   | 21      | 20      | 19      | 18      | 17      | 16      |  |  |
|---------------|----------|---------|---------|---------|---------|---------|--|--|---|----------------------|---------|---------|---------|---------|---------|---------|--|--|
| [             | reserved |         |         |         |         |         |  |  |   |                      |         |         |         |         |         |         |  |  |
| Type<br>Reset | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0  | RO<br>0   | RO<br>0              | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 |  |  |
| 10001         | 15       | 14      | 13      | 12      | 11      | 10      | 9  | 8  | 7   | 6                    | 5       | 4       | 3       | 2       | 1       | 0       |  |  |
| ſ             | 1        |         | 1       | ·       | r i     |         | erved  |  | · · ·   | <u> </u>             |         | · ·     | INR3    | INR2    | INR1    | INR0    |  |  |
| Туре          | RO       | RO      | RO      | RO      | RO      | RO      | RO   | RO   | RO  | RO                   | RO      | RO      | RO      | RO      | RO      | RO      |  |  |
| Reset         | 0        | 0       | 0       | 0       | 0       | 0       | 0  | 0  | 0   | 0                    | 0       | 0       | 0       | 0       | 0       | 0       |  |  |
| В             | it/Field |         | Nam     | Type Re |         | Reset   | Des  | Description  |   |                      |         |         |         |         |         |         |  |  |
|               | 31:4     |         | reserv  | ved     | RO 0x00 |         |  | com  | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |                      |         |         |         |         |         |         |  |  |
| 3             |          | INR     | 3       | RO      |         | 0       | SS3  | SS3 Raw Interrupt Status   |   |                      |         |         |         |         |         |         |  |  |
|               |          |         |         |         |         |         | has  | Set by hardware when a sample with its respective <b>ADCSSCTL</b> has completed conversion. This bit is cleared by writing a 1 to <b>ADCISC</b> IN3 bit.             |   |                      |         |         |         |         |         |         |  |  |
| 2             |          |         | INR     | R       | )       | 0       | SS2  | SS2 Raw Interrupt Status   |   |                      |         |         |         |         |         |         |  |  |
|               |          |         |         |         |         |         |  | Set by hardware when a sample with its respective <b>ADCSSCTL2</b> IE bit has completed conversion. This bit is cleared by writing a 1 to the <b>ADCISC</b> IN2 bit. |   |                      |         |         |         |         |         |         |  |  |
| 1 INR1        |          |         | 1       | RO 0    |         |         | SS1 Raw Interrupt Status   |  |   |                      |         |         |         |         |         |         |  |  |
|               |          |         |         |         |         |         | Set by hardware when a sample with its respective <b>ADCSSCTL1</b> IE bit has completed conversion. This bit is cleared by writing a 1 to the <b>ADCISC</b> IN1 bit. |  |   |                      |         |         |         |         |         |         |  |  |
| 0 INR0        |          |         |         |         | R       | )       | 0  | SSC  | SS0 Raw Interrupt Status  |                      |         |         |         |         |         |         |  |  |
|               |          |         |         |         |         |         |  |  |   | vare whe<br>ed conve |         | •       | •       |         |         |         |  |  |

ADCISC INO bit.

#### Register 3: ADC Interrupt Mask (ADCIM), offset 0x008

This register controls whether the Sample Sequencer raw interrupt signals are promoted to controller interrupts. The raw interrupt signal for each Sample Sequencer can be masked independently.

|               | 0x4003.8             | -       | k (ADC   | IM)     |         |          |         |  |  |           |            |         |  |            |          |             |  |  |  |
|---------------|----------------------|---------|----------|---------|---------|----------|---------|--|--|-----------|------------|---------|--|------------|----------|-------------|--|--|--|
| Offset        | t 0x008<br>R/W, rese |         | 0.0000   |         |         |          |         |  |  |           |            |         |  |            |          |             |  |  |  |
|               | 31                   | 30      | 29       | 28      | 27      | 26       | 25      | 24   | 23   | 22        | 21         | 20      | 19                                     | 18         | 17       | 16          |  |  |  |
| ſ             | 1                    |         | 1 1      |         |         | 1        |         | rese   | erved  |           |            | 1       | 1                                      |            | 1        | •           |  |  |  |
| Туре          | RO                   | RO      | RO       | RO      | RO      | RO       | RO      | RO   | RO   | RO        | RO         | RO      | RO                                     | RO         | RO       | RO          |  |  |  |
| Reset         | 0                    | 0       | 0        | 0       | 0       | 0        | 0       | 0  | 0  | 0         | 0          | 0       | 0                                      | 0          | 0        | 0           |  |  |  |
| Г             | 15                   | 14      | 13       | 12      | 11      | 10       | 9       | 8  | 7  | 6         | 5          | 4       | 3                                      | 2          | 1        | 0           |  |  |  |
| _ L           |                      |         |          |         |         | reserved |         |  | L  |           |            |         | MASK3                                  | MASK2      | MASK1    | MASK0       |  |  |  |
| Type<br>Reset | RO<br>0              | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0  | RO<br>0  | RO<br>0   | RO<br>0    | RO<br>0 | R/W<br>0                               | R/W<br>0   | R/W<br>0 | R/W<br>0    |  |  |  |
|               |                      |         |          |         |         |          |         |  |  |           |            |         |  |            |          |             |  |  |  |
| В             | Bit/Field            |         |          | e       | Type R  |          | Reset   | Des  | Description  |           |            |         |  |            |          |             |  |  |  |
|               | 31:4                 |         | reserved |         | RO 0x00 |          | 0x00    | com  | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |           |            |         |  |            |          |             |  |  |  |
|               |                      |         |          |         |         |          | ·       |  |  |           |            |         |  |            |          |             |  |  |  |
|               | 3                    |         | MASK3    |         | R/W     |          | 0       | SS3 Interrupt Mask   |  |           |            |         |  |            |          |             |  |  |  |
|               |                      |         |          |         |         |          |         | (AD  | CRIS regraw inter  | gister IN | R3 bit) is | s promo | ignal fron<br>ted to a c<br>o a contro | controller | interrup | ot. If set, |  |  |  |
|               | 2                    |         | MASK2    |         | R/W     |          | 0       | SS2 Interrupt Mask   |  |           |            |         |  |            |          |             |  |  |  |
|               |                      |         |          |         |         |          |         | ( <b>AD</b><br>the   | Specifies whether the raw interrupt signal from Sample Sequencer 2 ( <b>ADCRIS</b> register INR2 bit) is promoted to a controller interrupt. If set, the raw interrupt signal is promoted to a controller interrupt. Otherwise, it is not. |           |            |         |  |            |          |             |  |  |  |
|               | 1                    |         | MASK1    |         | R/W     |          | 0       | SS1 Interrupt Mask   |  |           |            |         |  |            |          |             |  |  |  |
|               |                      |         |          |         |         |          |         | ( <b>AD</b><br>the   | Specifies whether the raw interrupt signal from Sample Sequencer 1 ( <b>ADCRIS</b> register INR1 bit) is promoted to a controller interrupt. If set, the raw interrupt signal is promoted to a controller interrupt. Otherwise, it is not. |           |            |         |  |            |          |             |  |  |  |
|               | 0                    |         | MASK0    |         | R/W     |          | 0       | SSC  | SS0 Interrupt Mask   |           |            |         |  |            |          |             |  |  |  |
|               |                      |         |          |         |         |          |         | Specifies whether the raw interrupt signal from Sample Sequencer 0 ( <b>ADCRIS</b> register INR0 bit) is promoted to a controller interrupt. If set, the raw interrupt signal is promoted to a controller interrupt. Otherwise, it is not. |  |           |            |         |  |            |          |             |  |  |  |

252

# **Register 4: ADC Interrupt Status and Clear (ADCISC), offset 0x00C**

This register provides the mechanism for clearing interrupt conditions, and shows the status of controller interrupts generated by the Sample Sequencers. When read, each bit field is the logical AND of the respective INR and MASK bits. Interrupts are cleared by writing a 1 to the corresponding bit position. If software is polling the **ADCRIS** instead of generating interrupts, the INR bits are still cleared via the **ADCISC** register, even if the IN bit is not set.

| Base<br>Offse    | 0x4003.8<br>t 0x00C | 000     | 0000.0000 |         |         | •)         |           |           |            |                                    |            |            |                       |            |            |            |
|------------------|---------------------|---------|-----------|---------|---------|------------|-----------|-----------|------------|------------------------------------|------------|------------|-----------------------|------------|------------|------------|
|                  | 31                  | 30      | 29        | 28      | 27      | 26         | 25        | 24        | 23         | 22                                 | 21         | 20         | 19                    | 18         | 17         | 16         |
|                  |                     |         |           |         |         |            |           | rese      | erved      |                                    |            |            | I                     |            |            |            |
| Type<br>Reset    | RO<br>0             | RO<br>0 | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0                            | RO<br>0    | RO<br>0    | RO<br>0               | RO<br>0    | RO<br>0    | RO<br>0    |
| Resei            |                     |         |           |         |         |            |           |           |            |                                    |            |            |                       |            |            |            |
| ſ                | 15                  | 14      | 13        | 12      | 11<br>1 | 10         | 9         | 8         | 7          | 6                                  | 5          | 4          | 3                     | 2          | 1          | 0          |
|                  |                     |         |           |         |         |            | erved     |           |            |                                    |            |            | IN3                   | IN2        | IN1        | IN0        |
| Type<br>Reset    | RO<br>0             | RO<br>0 | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0                            | RO<br>0    | RO<br>0    | R/W1C<br>0            | R/W1C<br>0 | R/W1C<br>0 | R/W1C<br>0 |
| В                | it/Field            |         | Nam       | ne      | Ту      | ре         | Reset     | Des       | cription   |                                    |            |            |                       |            |            |            |
| 31:4 reserved RO |                     |         |           | 0x00    | com     | patibility | with futu | ure produ | ucts, the  | e of a res<br>value of<br>operatio | a reserv   |            |                       |            |            |            |
|                  | 3                   |         | IN3       | 3       | R/V     | V1C        | 0         | SS3       | 8 Interrup | t Status                           | and Clea   | ar         |                       |            |            |            |
|                  |                     |         |           |         |         |            |           | prov      |            | evel-bas                           | ed interro | upt to th  | MASK3 a<br>e control  |            |            |            |
|                  | 2                   |         | IN2       | 2       | R/V     | V1C        | 0         | SS2       | 2 Interrup | t Status                           | and Clea   | ar         |                       |            |            |            |
|                  |                     |         |           |         |         |            |           | prov      |            | evel base                          | ed interru | upt to the | MASK2 a<br>e controll |            |            |            |
|                  | 1                   |         | IN1       | l       | R/V     | V1C        | 0         | SS1       | Interrup   | t Status                           | and Clea   | ar         |                       |            |            |            |
|                  |                     |         |           |         |         |            |           | prov      |            | evel base                          | ed interru | upt to the | MASK1 a<br>e controll |            |            |            |
|                  | 0                   |         | INC       | )       | R/V     | V1C        | 0         | SSC       | ) Interrup | t Status                           | and Clea   | ar         |                       |            |            |            |
|                  |                     |         |           |         |         |            |           | prov      |            | evel base                          | ed interru | upt to the | MASK0 a<br>e controll |            |            |            |

Downloaded from Elcodis.com electronic components distributor

July 25, 2008

ADC Interrupt Status and Clear (ADCISC)

# Register 5: ADC Overflow Status (ADCOSTAT), offset 0x010

This register indicates overflow conditions in the Sample Sequencer FIFOs. Once the overflow condition has been handled by software, the condition can be cleared by writing a 1 to the corresponding bit position.

#### ADC Overflow Status (ADCOSTAT)

Base 0x4003.8000 Offset 0x010 Type R/W1C, reset 0x0000.0000

|               | 31       | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23         | 22          | 21        | 20         | 19                   | 18         | 17         | 16         |
|---------------|----------|---------|---------|---------|---------|---------|---------|---------|------------|-------------|-----------|------------|----------------------|------------|------------|------------|
| [             | r        |         | 1       |         |         |         | 1 I     | rese    | rved       | , ,         | •         |            | 1                    | r          | 1          |            |
| Туре          | RO       | RO      | RO      | RO      | RO      | RO      | RO      | RO      | RO         | RO          | RO        | RO         | RO                   | RO         | RO         | RO         |
| Reset         | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0          | 0           | 0         | 0          | 0                    | 0          | 0          | 0          |
| ſ             | 15       | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7          | 6           | 5         | 4          | 3                    | 2          | 1          | 0          |
|               |          |         |         |         | L       |         | erved   |         |            |             |           |            | OV3                  | OV2        | OV1        | OV0        |
| Type<br>Reset | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0     | RO<br>0   | RO<br>0    | R/W1C<br>0           | R/W1C<br>0 | R/W1C<br>0 | R/W1C<br>0 |
|               |          |         |         |         |         |         |         |         |            |             |           |            |                      |            |            |            |
| B             | it/Field |         | Nam     | ne      | Ty      | ре      | Reset   | Des     | cription   |             |           |            |                      |            |            |            |
|               | 31:4     |         | reserv  | /ed     | R       | 0       | 0x00    | Soft    | ware sho   | ould not i  | elv on th | ne value   | e of a res           | erved bit  |            | vide       |
|               | •        |         |         | u       |         | •       | 0,000   | com     | patibility | with futu   | ire produ | ucts, the  | value of             | a reserv   | •          |            |
|               |          |         |         |         |         |         |         | pres    | served a   | cross a r   | ead-mod   | lify-write | e operatio           | on.        |            |            |
|               | 3 OV3    |         |         |         | R/W     | /1C     | 0       | SS3     | FIFO O     | verflow     |           |            |                      |            |            |            |
|               |          |         |         |         |         |         |         | This    | bit spec   | ifies that  | the FIF   | O for Sa   | ample Se             | quencer    | 3 has hi   | t an       |
|               |          |         |         |         |         |         |         |         |            |             |           |            | full and a st recent |            | •          |            |
|               |          |         |         |         |         |         |         |         |            |             |           |            | occurren             |            | •••        |            |
|               |          |         |         |         |         |         |         | bit is  | s cleared  | l by writir | ng a 1.   |            |                      |            |            |            |
|               | 2        |         | OV      | 2       | R/W     | /1C     | 0       | SS2     | FIFO O     | verflow     |           |            |                      |            |            |            |
|               |          |         |         |         |         |         |         | This    | bit spec   | ifies that  | the FIF   | O for Sa   | ample Se             | quencer    | 2 has hi   | t an       |
|               |          |         |         |         |         |         |         |         |            |             |           |            | full and a st recent |            |            |            |
|               |          |         |         |         |         |         |         |         |            |             |           |            | occurren             |            | ••         |            |
|               |          |         |         |         |         |         |         | bit is  | s cleared  | l by writir | ng a 1.   |            |                      |            |            |            |
|               | 1        |         | OV      | 1       | R/M     | /1C     | 0       | SS1     | FIFO O     | verflow     |           |            |                      |            |            |            |
|               |          |         |         |         |         |         |         |         |            |             |           |            | ample Se             |            |            |            |
|               |          |         |         |         |         |         |         |         |            |             |           |            | full and a st recent |            | •          |            |
|               |          |         |         |         |         |         |         |         |            |             |           |            | occurren             |            | •••        |            |
|               |          |         |         |         |         |         |         | bit is  | s cleared  | l by writir | ng a 1.   |            |                      |            |            |            |
|               | 0        |         | OV      | 0       | R/M     | /1C     | 0       | SSC     | FIFO O     | verflow     |           |            |                      |            |            |            |
|               |          |         |         |         |         |         |         |         | •          |             |           |            | ample Se             | •          |            |            |
|               |          |         |         |         |         |         |         |         |            |             |           |            | full and a st recent |            | •          |            |
|               |          |         |         |         |         |         |         |         |            |             |           |            | occurren             |            | ••         |            |
|               |          |         |         |         |         |         |         | bit is  | s cleared  | l by writir | ng a 1.   |            |                      |            |            |            |

# Register 6: ADC Event Multiplexer Select (ADCEMUX), offset 0x014

The **ADCEMUX** selects the event (trigger) that initiates sampling for each Sample Sequencer. Each Sample Sequencer can be configured with a unique trigger source.

#### ADC Event Multiplexer Select (ADCEMUX)

Base 0x4003.8000 Offset 0x014 Type R/W, reset 0x0000.0000

|               | 31       | 30       | 29      | 28      | 27      | 26      | 25             | 24      | 23      | 22            | 21        | 20          | 19       | 18       | 17           | 16      |
|---------------|----------|----------|---------|---------|---------|---------|----------------|---------|---------|---------------|-----------|-------------|----------|----------|--------------|---------|
|               |          | 1        |         | 1       |         |         | 1 1            | reser   | ved     | 1             |           | 1           |          |          | 1            |         |
| Type<br>Reset | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0        | RO<br>0 | RO<br>0 | RO<br>0       | RO<br>0   | RO<br>0     | RO<br>0  | RO<br>0  | RO<br>0      | RO<br>0 |
| Reset         |          |          |         |         |         |         |                |         |         |               |           |             |          |          |              |         |
| ſ             | 15<br>I  | 14<br>EN | 13      | 12<br>I | 11      | 10      | 9<br>1 1<br>M2 | 8       | 7       | 6<br>I<br>EN  | 5         | 4           | 3        | 2        | 1<br>1<br>M0 | 0       |
| Туре          | R/W      | R/W      | R/W     | R/W     | R/W     | R/W     | R/W            | R/W     | R/W     | R/W           | R/W       | R/W         | R/W      | R/W      | R/W          | R/W     |
| Reset         | 0        | 0        | 0       | 0       | 0       | 0       | 0              | 0       | 0       | 0             | 0         | 0           | 0        | 0        | 0            | 0       |
|               |          |          |         |         |         |         |                |         |         |               |           |             |          |          |              |         |
| В             | it/Field |          | Nam     | ne      | Ту      | ре      | Reset          | Desc    | criptio | n             |           |             |          |          |              |         |
|               | 31:16    |          | reserv  | ved     | R       | 0       | 0x00           | Soft    | ware s  | should not    | rely on t | he value    | of a res | erved bi | t. To pro    | vide    |
|               |          |          |         |         |         |         |                | com     | patibil | ity with futu | ire prod  | ucts, the   | value of | a reserv |              |         |
|               |          |          |         |         |         |         |                | pres    | ervea   | across a r    | ead-mo    | aity-write  | operatio | on.      |              |         |
|               | 15:12    |          | EM      | 3       | R/      | W       | 0x00           | SS3     | Trigg   | er Select     |           |             |          |          |              |         |
|               |          |          |         |         |         |         |                | This    | field s | selects the   | trigger s | source fo   | r Sample | e Seque  | ncer 3.      |         |
|               |          |          |         |         |         |         |                | The     | valid   | configuratio  | ons for t | his field a | are:     |          |              |         |
|               |          |          |         |         |         |         |                | Valu    |         | Event         |           |             |          |          |              |         |
|               |          |          |         |         |         |         |                | 0x0     |         | Controller (  | (default) |             |          |          |              |         |
|               |          |          |         |         |         |         |                | 0x1     |         | Analog Co     | ,         |             |          |          |              |         |
|               |          |          |         |         |         |         |                | 0x2     |         | Analog Co     |           |             |          |          |              |         |
|               |          |          |         |         |         |         |                | 0x3     |         | Reserved      |           |             |          |          |              |         |
|               |          |          |         |         |         |         |                | 0x4     |         | External (G   | SPIO PE   | 4)          |          |          |              |         |
|               |          |          |         |         |         |         |                | 0x5     |         | Timer         |           |             |          |          |              |         |
|               |          |          |         |         |         |         |                | 0x6     |         | Reserved      |           |             |          |          |              |         |
|               |          |          |         |         |         |         |                | 0x7     |         | Reserved      |           |             |          |          |              |         |
|               |          |          |         |         |         |         |                | 0x8     |         | Reserved      |           |             |          |          |              |         |
|               |          |          |         |         |         |         |                | 0x9-    | -0xE    | reserved      |           |             |          |          |              |         |
|               |          |          |         |         |         |         |                | 0xF     |         | Always (co    | ntinuou   | sly samp    | le)      |          |              |         |
|               |          |          |         |         |         |         |                |         |         |               |           |             |          |          |              |         |

| Bit/Field | Name | Туре | Reset | Descripti  | on   |
|-----------|------|------|-------|------------|--|
| 11:8      | EM2  | R/W  | 0x00  | SS2 Trig   | ger Select   |
|           |      |      |       | This field | selects the trigger source for Sample Sequencer 2. |
|           |      |      |       | The valid  | configurations for this field are:                 |
|           |      |      |       |            | -  |
|           |      |      |       | Value      | Event  |
|           |      |      |       | 0x0        | Controller (default)                               |
|           |      |      |       | 0x1        | Analog Comparator 0                                |
|           |      |      |       | 0x2        | Analog Comparator 1                                |
|           |      |      |       | 0x3        | Reserved   |
|           |      |      |       | 0x4        | External (GPIO PB4)                                |
|           |      |      |       | 0x5        |  |
|           |      |      |       | 0x6        | Reserved   |
|           |      |      |       | 0x7        | Reserved   |
|           |      |      |       | 0x8        | Reserved   |
|           |      |      |       |            | reserved   |
|           |      |      |       | 0xF        | Always (continuously sample)                       |
| 7:4       | EM1  | R/W  | 0x00  | SS1 Trig   | ger Select   |
|           |      |      |       | This field | selects the trigger source for Sample Sequencer 1. |
|           |      |      |       | The valid  | configurations for this field are:                 |
|           |      |      |       | Value      | Event  |
|           |      |      |       | 0x0        | Controller (default)                               |
|           |      |      |       | 0x1        | Analog Comparator 0                                |
|           |      |      |       | 0x2        | Analog Comparator 1                                |
|           |      |      |       | 0x3        | Reserved   |
|           |      |      |       | 0x4        | External (GPIO PB4)                                |
|           |      |      |       | 0x5        | Timer  |
|           |      |      |       | 0x6        | Reserved   |
|           |      |      |       | 0x7        | Reserved   |
|           |      |      |       | 0x8        | Reserved   |
|           |      |      |       | 0x9-0xE    | reserved   |
|           |      |      |       | 0xF        | Always (continuously sample)                       |

| Bit/Field | Name | Туре | Reset | Description     |   |
|-----------|------|------|-------|-----------------|---|
| 3:0       | EM0  | R/W  | 0x00  | SS0 Trigger S   | Select  |
|           |      |      |       | This field sele | ects the trigger source for Sample Sequencer 0. |
|           |      |      |       | The valid cont  | figurations for this field are:                 |
|           |      |      |       | Value Eve       | ent   |
|           |      |      |       | 0x0 Cor         | ntroller (default)                              |
|           |      |      |       | 0x1 Ana         | alog Comparator 0                               |
|           |      |      |       | 0x2 Ana         | alog Comparator 1                               |
|           |      |      |       | 0x3 Res         | served  |
|           |      |      |       | 0x4 Exte        | ernal (GPIO PB4)                                |
|           |      |      |       | 0x5 Tim         | er  |
|           |      |      |       | 0x6 Res         | served  |
|           |      |      |       | 0x7 Res         | served  |
|           |      |      |       | 0x8 Res         | served  |
|           |      |      |       | 0x9-0xE rese    | erved   |
|           |      |      |       | 0xF Alw         | ays (continuously sample)                       |

# Register 7: ADC Underflow Status (ADCUSTAT), offset 0x018

This register indicates underflow conditions in the Sample Sequencer FIFOs. The corresponding underflow condition can be cleared by writing a 1 to the relevant bit position.

| ADO  | C Under                              | flow St                              | tatus (Al | DCUST      | AT)      |           |           |            |           |                        |           |                      |   |           |           |          |
|--|--------------------------------------|--------------------------------------|-----------|------------|----------|-----------|-----------|------------|-----------|------------------------|-----------|----------------------|---|-----------|-----------|----------|
| Offse  | e 0x4003.8<br>et 0x018<br>e R/W1C, i |                                      | 0000.0000 |            |          |           |           |            |           |                        |           |                      |   |           |           |          |
|  | 31                                   | 30                                   | 29        | 28         | 27       | 26        | 25        | 24         | 23        | 22                     | 21        | 20                   | 19  | 18        | 17        | 16       |
|  |                                      |                                      | 1         | i          | I        | 1         | 1 1       | rese       | erved     | I                      | i         | 1                    | 1   | r         | 1         |          |
| Туре   | RO                                   | RO                                   | RO        | RO         | RO       | RO        | RO        | RO         | RO        | RO                     | RO        | RO                   | RO  | RO        | RO        | RO       |
| Reset  | 0                                    | 0                                    | 0         | 0          | 0        | 0         | 0         | 0          | 0         | 0                      | 0         | 0                    | 0   | 0         | 0         | 0        |
|  | 15                                   | 14                                   | 13        | 12         | 11       | 10        | 9         | 8          | 7         | 6                      | 5         | 4                    | 3   | 2         | 1         | 0        |
|  |                                      |                                      | •         | '          |          | res       | erved     |            |           | •                      | '         | •                    | UV3   | UV2       | UV1       | UV0      |
| Туре   | RO                                   | RO                                   | RO        | RO         | RO       | RO        | RO        | RO         | RO        | RO                     | RO        | RO                   | R/W1C                                       | R/W1C     | R/W1C     | R/W1C    |
| Reset  | 0                                    | 0                                    | 0         | 0          | 0        | 0         | 0         | 0          | 0         | 0                      | 0         | 0                    | 0   | 0         | 0         | 0        |
| E  | Bit/Field                            | it/Field Name Type Reset Description |           |            |          |           |           |            |           |                        |           |                      |   |           |           |          |
| 31:4 reserved RO 0x00 Software s<br>compatibili<br>preserved |                                      |                                      |           | patibility | with fut | ure produ | ucts, the | e value of | a reserv  |                        |           |                      |   |           |           |          |
|  | 3                                    |                                      | UV        | 3          | R/V      | V1C       | 0         | SS3        | B FIFO U  | nderflow               | ,         |                      |   |           |           |          |
|  |                                      |                                      |           |            |          |           |           | und<br>The | erflow co | ndition v<br>atic read | vhere the | e FIFO is<br>ot move | ample Se<br>s empty a<br>the FIF0<br>g a 1. | nd a read | d was red | quested. |
|  | 2                                    |                                      | UV        | 2          | R/V      | V1C       | 0         | SS2        | 2 FIFO U  | nderflow               | ,         |                      |   |           |           |          |
|  |                                      |                                      |           |            |          |           |           | und<br>The | erflow co | ndition v<br>atic read | vhere the | e FIFO is<br>ot move | ample Se<br>s empty a<br>the FIF0<br>g a 1. | nd a read | d was red | quested. |
|  | 1                                    |                                      | UV        | 1          | R/V      | V1C       | 0         | SS1        | FIFO U    | nderflow               | ,         |                      |   |           |           |          |
|  |                                      |                                      |           |            |          |           |           | und<br>The | erflow co | ndition v<br>atic read | where the | e FIFO is<br>ot move | ample Se<br>s empty a<br>the FIF0<br>g a 1. | nd a read | d was red | quested. |
|  | 0                                    |                                      | UV        | 0          | R/V      | V1C       | 0         | SSC        | ) FIFO U  | nderflow               | ,         |                      |   |           |           |          |
|  |                                      |                                      |           |            |          |           |           | und        | erflow co | ndition v              | vhere the | e FIFO is            | ample Se<br>s empty a                       | nd a read | d was red | quested. |

The problematic read does not move the FIFO pointers, and 0s are returned. This bit is cleared by writing a 1.

# Register 8: ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020

This register sets the priority for each of the Sample Sequencers. Out of reset, Sequencer 0 has the highest priority, and sample sequence 3 has the lowest priority. When reconfiguring sequence priorities, each sequence must have a unique priority or the ADC behavior is inconsistent.

| t 0x020   |  | ).3210   |   |  |  |  |  |   |                         |                         |                   |  |  |  |   |   |   |   |  |
|---|--|--|---|--|--|--|--|---|-------------------------|-------------------------|-------------------|--|--|--|---|---|---|---|--|
| 31  | 30   | 29   | 28  | 27   | 26                                       | 25   | 24   | 23  | 22                      | 21                      | 20                | 19   | 18   | 17   | 16  |   |   |   |  |
|   |  | 1  |   |  |  | 1  | rese   | erved   | I                       | r                       | 1                 |  |  | I  |   |   |   |   |  |
| RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0   | RO<br>0  | RO<br>0                                  | RO<br>0  | RO<br>0  | RO<br>0   | RO<br>0                 | RO<br>0                 | RO<br>0           | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0   |   |   |   |  |
| 15  | 14   | 13   | 12  | 11   | 10                                       | 9  | 8  | 7   | 6                       | 5                       | 4                 | 3  | 2  | 1  | 0   |   |   |   |  |
| rese  | rved   | S  | S3  | rese   | rved                                     | S  | 52   | rese  | erved                   | s                       | S1                | rese   | rved   | s  | S0  |   |   |   |  |
| RO<br>0   | RO<br>0  | R/W<br>1   | R/W<br>1  | RO<br>0  | RO<br>0                                  | R/W<br>1   | R/W<br>0   | RO<br>0   | RO<br>0                 | R/W<br>0                | R/W<br>1          | RO<br>0  | RO<br>0  | R/W<br>0   | R/W<br>0  |   |   |   |  |
| it/Field  |  | Nam  | ne  | Ту   | ре                                       | Reset  | Des  | cription  |                         |                         |                   |  |  |  |   |   |   |   |  |
| 31:14   |  | reserv   | ved   | R  | 0  | 0x00   | com  | npatibility   | with fut                | ure prod                | ucts, the         | value of   | a reserv   |  |   |   |   |   |  |
| 13:12 SS3 R/W   |  |  |   |  | W  | 0x3  | SS3  | 8 Priority  |                         |                         |                   |  |  |  |   |   |   |   |  |
| The SS3 field<br>encoding of<br>and 3 is low<br>uniquely ma<br>are equal. |  |  |   |  |  |  | Sample<br>est. The   | Sequen<br>priorities  | cer 3. A p<br>s assigne | oriority e<br>ed to the | ncoding<br>Sequen | of 0 is h<br>cers mus  | ighest<br>st be  |  |   |   |   |   |  |
| 11:10   |  | reserv   | ved   | R  | 0  | 0x0  | com  | npatibility   | with fut                | ure prod                | ucts, the         | value of   | a reserv   |  |   |   |   |   |  |
| 9:8   |  | SS   | 2   | R/   | W  | 0x2  | SS2  | 2 Priority  |                         |                         |                   |  |  |  |   |   |   |   |  |
|   |  |  |   |  |  |  |  |   |                         |                         | -                 | ed value   | that spe   | ecifies the  | e priority  |   |   |   |  |
| 7:6   |  | reserv   | ved   | R  | 0  | 0x0  | com  | patibility  | with fut                | ure prod                | ucts, the         | value of   | a reserv   |  |   |   |   |   |  |
| 5:4   |  | SS   | 1   | R/   | W  | 0x1  | SS1  | Priority  |                         |                         |                   |  |  |  |   |   |   |   |  |
|   |  |  |   |  |  |  |  |   |                         |                         |                   | ed value   | that spe   | ecifies the  | e priority  |   |   |   |  |
| 3:2   |  | reserv   | ved   | R  | 0  | 0x0  | com  | npatibility   | with fut                | ure prod                | ucts, the         | value of   | a reserv   |  |   |   |   |   |  |
| 1:0   |  | SS   | 0   | R/   | W  | 0x0  | SSC  | ) Priority  |                         |                         |                   |  |  |  |   |   |   |   |  |
|   |  |  |   |  |  |  |  |   |                         |                         |                   | ed value   | that spe   | ecifies the  | e priority  |   |   |   |  |
|   | : 0x020<br>RW, resi<br>31<br>RO<br>0<br>15<br>rese<br>RO<br>0<br>31:14<br>13:12<br>11:10<br>9:8<br>7:6<br>5:4<br>3:2 | R/W, reset 0x0000<br>31 30<br>RO RO 0<br>15 14<br>reserved<br>RO RO 0<br>it/Field<br>31:14<br>13:12<br>11:10<br>9:8<br>7:6<br>5:4<br>3:2 | RO       RO       RO       RO         13       30       29         RO       RO       RO         0       0       0         15       14       13         reserved       Si         RO       RO       RW         0       0       1         it/Field       Nam         31:14       reserved         13:12       SSi         11:10       reserved         9:8       SSi         7:6       reserved         5:4       SS         3:2       reserved | SOUCOU         31       30       29       28         RO       R       SS3       Image: Rev of the top of the top of | SOU2000000000000000000000000000000000000 | SOURCE RRW, reset 0x0000.3210         31       30       29       28       27       26         RO       RO | CONCOUNTINATION         31       30       29       28       27       26       25         RO       RO <th colspan="4" ro<="" t<="" td=""><td>ICX020<br/>RW, reset 0x0000.3210       29       28       27       26       25       24         RO       RO</td><td>IDAD20<br/>RWW, reset 0x0000.3210         31         30         29         28         27         26         25         24         23           RO         &lt;</td><td>10x020<br/>RW, reset 0x0000.3210       31       30       29       28       27       26       25       24       23       22         RO       RO</td><td>10x020<br/>RW. reset 0x0000.3210         31       30       29       28       27       26       25       24       23       22       21         RO       RO</td><td>0x020<br/>RW, reset 0x0000.3210       28       27       26       25       24       23       22       21       20         RO       RO</td><td>DM20<br/>DW. reset         DM20<br/>Example         DM200<br/>Example         DM200<br/>Example         DM200<br/>Example         DM200<br/>Example         DM200<br/>Example         DM200<br/>Example         DM200</td><td>10.0020<br/>31       30       29       28       27       26       25       24       23       22       21       20       19       18         R0       R0</td><td>10:022       31       30       29       28       27       26       25       24       23       22       21       20       19       18       17         R0       R0</td></th> | <td>ICX020<br/>RW, reset 0x0000.3210       29       28       27       26       25       24         RO       RO</td> <td>IDAD20<br/>RWW, reset 0x0000.3210         31         30         29         28         27         26         25         24         23           RO         &lt;</td> <td>10x020<br/>RW, reset 0x0000.3210       31       30       29       28       27       26       25       24       23       22         RO       RO</td> <td>10x020<br/>RW. reset 0x0000.3210         31       30       29       28       27       26       25       24       23       22       21         RO       RO</td> <td>0x020<br/>RW, reset 0x0000.3210       28       27       26       25       24       23       22       21       20         RO       RO</td> <td>DM20<br/>DW. reset         DM20<br/>Example         DM200<br/>Example         DM200<br/>Example         DM200<br/>Example         DM200<br/>Example         DM200<br/>Example         DM200<br/>Example         DM200</td> <td>10.0020<br/>31       30       29       28       27       26       25       24       23       22       21       20       19       18         R0       R0</td> <td>10:022       31       30       29       28       27       26       25       24       23       22       21       20       19       18       17         R0       R0</td> |                         |                         |                   | ICX020<br>RW, reset 0x0000.3210       29       28       27       26       25       24         RO       RO | IDAD20<br>RWW, reset 0x0000.3210         31         30         29         28         27         26         25         24         23           RO         < | 10x020<br>RW, reset 0x0000.3210       31       30       29       28       27       26       25       24       23       22         RO       RO | 10x020<br>RW. reset 0x0000.3210         31       30       29       28       27       26       25       24       23       22       21         RO       RO | 0x020<br>RW, reset 0x0000.3210       28       27       26       25       24       23       22       21       20         RO       RO | DM20<br>DW. reset         DM20<br>Example         DM200<br>Example         DM200<br>Example         DM200<br>Example         DM200<br>Example         DM200<br>Example         DM200<br>Example         DM200 | 10.0020<br>31       30       29       28       27       26       25       24       23       22       21       20       19       18         R0       R0 | 10:022       31       30       29       28       27       26       25       24       23       22       21       20       19       18       17         R0       R0 |

#### ADC Sample Sequencer Priority (ADCSSPRI) Base 0x4003.8000

July 25, 2008

## Register 9: ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028

This register provides a mechanism for application software to initiate sampling in the Sample Sequencers. Sample sequences can be initiated individually or in any combination. When multiple sequences are triggered simultaneously, the priority encodings in **ADCSSPRI** dictate execution order.

#### ADC Processor Sample Sequence Initiate (ADCPSSI)

| Base 0x4003.8000 |
|------------------|
| Offect 0x028     |

Offset 0x028 Type WO, reset -

| 71                 | ,         |         |         |         |    |   |              |            |   |           |             |           |           |             |          |         |
|--------------------|-----------|---------|---------|---------|----|---|--------------|------------|---|-----------|-------------|-----------|-----------|-------------|----------|---------|
| _                  | 31        | 30      | 29      | 28      | 27 | 26  | 25           | 24         | 23  | 22        | 21          | 20        | 19        | 18          | 17       | 16      |
|                    |           |         | •       |         |    | •   |              | rese       | erved   |           |             |           | 1         | •           | •        | •       |
| Type<br>Reset      | WO<br>-   | WO<br>- | WO<br>- | WO<br>- | wo | WO<br>-                                       | WO<br>-      | WO<br>-    | wo  | WO<br>-   | WO<br>-     | WO<br>-   | wo        | WO<br>-     | WO<br>-  | WO<br>- |
| 10000              | 15        | 14      | 13      | 12      | 11 | 10  | 9            | 8          | 7   | 6         | 5           | 4         | 3         | 2           | 1        | 0       |
| [                  | Î         |         | 1       |         | r  | r –   | n n<br>erved | -          | 1   |           |             | ·         | SS3       | SS2         | SS1      | SS0     |
| Туре               | WO        | WO      | WO      | WO      | WO | WO  | WO           | WO         | WO  | WO        | WO          | WO        | WO        | WO          | WO       | WO      |
| Reset              | -         | -       | -       | -       | -  | -   | -            | -          | -   | -         | -           | -         | -         | -           | -        | -       |
| В                  | lit/Field |         | Nam     | ne      | Ту | ре  | Reset        | Des        | cription                                      |           |             |           |           |             |          |         |
|                    | 31:4      |         | reserv  | ved     | W  | 0   | -            | com        | tware sho<br>npatibility<br>served ac         | with futu | ure produ   | ucts, the | value of  | a reserv    |          |         |
|                    | 3 SS3     |         |         |         |    | 0   | -            | SS3        | 3 Initiate                                    |           |             |           |           |             |          |         |
| Only<br>mea<br>Seq |           |         |         |         |    | y a write<br>aningful d<br>juencer 3<br>ster. | ata. Whe     | en set by  | software                                      | e, sampli | ng is trigg | gered on  | Sample    |             |          |         |
|                    | 2         |         | SS      | 2       | W  | 0   | -            | SS2        | 2 Initiate                                    |           |             |           |           |             |          |         |
|                    |           |         |         |         |    |   |              | mea<br>Seo | y a write<br>aningful d<br>juencer 2<br>ster. | ata. Whe  | en set by   | software  | e, sampli | ng is trigg | gered on | Sample  |
|                    | 1         |         | SS      | 1       | W  | 0   | -            | SS1        | I Initiate                                    |           |             |           |           |             |          |         |
|                    |           |         |         |         |    |   |              | mea<br>Sec | y a write<br>aningful d<br>juencer 1<br>ster. | ata. Whe  | en set by   | software  | e, sampli | ng is trigg | gered on | Sample  |
|                    | 0         |         | SS      | D       | W  | 0   | -            | SSC        | ) Initiate                                    |           |             |           |           |             |          |         |
|                    |           |         |         |         |    |   |              | mea<br>Seo | y a write<br>aningful d<br>juencer (<br>ster. | ata. Whe  | en set by   | software  | e, sampli | ng is trigg | gered on | Sample  |

# Register 10: ADC Sample Averaging Control (ADCSAC), offset 0x030

This register controls the amount of hardware averaging applied to conversion results. The final conversion result stored in the FIFO is averaged from  $2^{AVG}$  consecutive ADC samples at the specified ADC speed. If AVG is 0, the sample is passed directly through without any averaging. If AVG=6, then 64 consecutive ADC samples are averaged to generate one result in the sequencer FIFO. An AVG = 7 provides unpredictable results.

| _        | 31       | 30      | 29      | 28      | 27      | 26      | 25       | 24   | 23   | 22  | 21  | 20  | 19                 | 18          | 17       | 16      |
|----------|----------|---------|---------|---------|---------|---------|----------|--|--|---|---|---|--------------------|-------------|----------|---------|
|          | · · ·    |         |         |         | 1       |         |          | rese   | rved   |   | 1   |   |                    | 1           |          | 1       |
| be<br>et | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0            | RO<br>0     | RO<br>0  | RO<br>0 |
|          | 15       | 14      | 13      | 12      | 11      | 10      | 9        | 8  | 7  | 6   | 5   | 4   | 3                  | 2           | 1        | 0       |
| Γ        | r        | 14      | 1       |         |         |         | reserved | 1  | ,  |   | 1   |   | 1                  |             | AVG      | 1       |
| be L     | RO       | RO      | RO      | RO      | RO      | RO      | RO       | RO   | RO   | RO  | RO  | RO  | RO                 | R/W         | R/W      | R/M     |
| set      | 0        | 0       | 0       | 0       | 0       | 0       | 0        | 0  | 0  | 0   | 0   | 0   | 0                  | 0           | 0        | 0       |
| в        | it/Field |         | Nam     | ie      | Ту      | ре      | Reset    | Des  | cription   |   |   |   |                    |             |          |         |
|          | 31:3     |         | reserv  | /ed     | R       | 0       | 0x00     | Soft   | ware sho   | ould not  | rely on t   | ne value  | of a res           | erved bit   | . To pro | vide    |
|          |          |         |         |         |         |         |          | com  | patibility   | with fut  | ure produ   | ucts, the   | value of           | a reserv    |          |         |
|          |          |         |         |         |         |         |          | pres   | erved ad   | cross a r   | ead-mod   | lify-write  | operation          | on.         |          |         |
|          | 2:0      |         | AVC     | 3       | R/      | W       | 0x0      |  |  |   | Control   | lify-write  | operatio           | on.         |          |         |
|          | 2:0      |         | AVC     | 3       | R/      | W       | 0x0      | Haro<br>Spee<br>sam  | dware Av<br>cifies the<br>ples. Th   | veraging<br>amount<br>e avg fie   |   | vare ave<br>e any va  | raging thalue betw | nat will be |          |         |
|          | 2:0      |         | AVC     | 3       | R/      | W       | 0x0      | Harc<br>Spec<br>sam<br>value   | dware Av<br>cifies the<br>ples. Th   | veraging<br>amoun<br>e AVG fie<br>eates ur  | Control<br>t of hardv<br>eld can b  | vare ave<br>e any va  | raging thalue betw | nat will be |          |         |
|          | 2:0      |         | AVC     | 3       | R/      | w       | 0x0      | Harc<br>Spec<br>sam<br>value   | dware Av<br>cifies the<br>ples. The<br>e of 7 cm<br>ue Desc  | veraging<br>amoun<br>e AVG fie<br>eates ur<br>ription   | Control<br>t of hardv<br>eld can b  | vare ave<br>e any va<br>ble resu  | raging thalue betw | nat will be |          |         |
|          | 2:0      |         | AVC     | 3       | R/      | W       | 0x0      | Harc<br>Spec<br>sam<br>valu  | dware Av<br>cifies the<br>ples. The<br>e of 7 cm<br>ue Desc<br>No ha   | veraging<br>e amoun<br>e AVG fic<br>eates ur<br>ription<br>ardware  | Control<br>t of hardv<br>eld can b<br>ppredicta   | vare ave<br>e any va<br>ble resu<br>npling  | raging thalue betw | nat will be |          |         |
|          | 2:0      |         | AVC     | 3       | R/      | W       | 0x0      | Harc<br>Spec<br>sam<br>valu<br>Valu<br>0x0                                     | dware Av<br>cifies the<br>ples. The<br>e of 7 cm<br>ue Desc<br>No ha<br>2x ha  | veraging<br>e amoun<br>e AVG fie<br>eates ur<br>ription<br>ardware  | Control<br>t of hardy<br>eld can b<br>predicta<br>oversan                                   | vare ave<br>e any va<br>ble resu<br>npling<br>pling                                       | raging thalue betw | nat will be |          |         |
|          | 2:0      |         | AVC     | 3       | R/      | W       | 0x0      | Harc<br>Spec<br>sam<br>valu<br>Valu<br>0x0                                     | dware Av<br>cifies the<br>ples. The<br>e of 7 cm<br>ue Desc<br>No ha<br>2x ha<br>4x ha                                     | veraging<br>e amoun<br>e AVG fie<br>eates ur<br>ription<br>ardware<br>ardware   | Control<br>t of hardweld can b<br>predicta<br>oversan                                       | vare ave<br>e any va<br>ble resu<br>npling<br>pling<br>pling                              | raging thalue betw | nat will be |          |         |
|          | 2:0      |         | AVC     | 3       | R/      | w       | 0x0      | Hard<br>Spee<br>sam<br>valu<br>Valu<br>0x0<br>0x1<br>0x2<br>0x3<br>0x4         | dware Av<br>cifies the<br>ples. The<br>e of 7 cm<br>ue Desc<br>No ha<br>2x ha<br>4x ha<br>8x ha<br>16x h                   | veraging<br>amoun<br>e AVG fie<br>eates ur<br>ription<br>ardware<br>ardware<br>ardware<br>ardware<br>ardware                                  | Control<br>t of hardv<br>eld can b<br>predicta<br>oversam<br>oversam<br>oversam             | vare ave<br>e any va<br>ble resu<br>npling<br>pling<br>pling<br>pling<br>npling           | raging thalue betw | nat will be |          |         |
|          | 2:0      |         | AVC     | 3       | R/      | W       | 0x0      | Harce<br>Spee<br>sam<br>valu<br>Valu<br>0x0<br>0x1<br>0x2<br>0x3<br>0x4<br>0x5 | dware Av<br>cifies the<br>ples. The<br>e of 7 cm<br>ue Desc<br>No ha<br>2x ha<br>4x ha<br>8x ha<br>16x h<br>32x h          | veraging<br>e amoun<br>e AVG file<br>eates ur<br>ription<br>ardware<br>ardware<br>ardware<br>ardware<br>bardware                              | Control<br>t of hardy<br>eld can b<br>opredicta<br>oversam<br>oversam<br>oversam<br>oversam | vare ave<br>e any va<br>ble resu<br>npling<br>pling<br>pling<br>pling<br>mpling<br>mpling | raging thalue betw | nat will be |          |         |
|          | 2:0      |         | AVC     | 3       | R/      | W       | 0x0      | Hard<br>Spee<br>sam<br>valu<br>Valu<br>0x0<br>0x1<br>0x2<br>0x3<br>0x4         | dware Av<br>cifies the<br>ples. The<br>e of 7 cm<br>ue Desc<br>No ha<br>2x ha<br>4x ha<br>8x ha<br>16x h<br>32x h<br>32x h | veraging<br>amoun<br>e AVG fie<br>eates ur<br>ription<br>ardware<br>ardware<br>ardware<br>ardware<br>ardware<br>ardware<br>ardware<br>ardware | Control<br>t of hardv<br>eld can b<br>predicta<br>oversam<br>oversam<br>oversam             | vare ave<br>e any va<br>ble resu<br>npling<br>pling<br>pling<br>pling<br>mpling<br>mpling | raging thalue betw | nat will be |          |         |

ADC Sample Averaging Control (ADCSAC)

July 25, 2008

### Register 11: ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 0.

This register is 32-bits wide and contains information for eight possible samples.

#### ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0)

Base 0x4003.8000 Offset 0x040 Type R/W, reset 0x0000.0000

| 71            | ,         |          |         |               |         |          |         |          |           |                            |           |             |           |              |           |           |
|---------------|-----------|----------|---------|---------------|---------|----------|---------|----------|-----------|----------------------------|-----------|-------------|-----------|--------------|-----------|-----------|
|               | 31        | 30       | 29      | 28            | 27      | 26       | 25      | 24       | 23        | 22                         | 21        | 20          | 19        | 18           | 17        | 16        |
|               |           | reserved |         | MUX7          |         | reserved |         | MUX6     |           | reserved                   |           | MUX5        |           | reserved     |           | MUX4      |
| Type<br>Reset | RO<br>0   | RO<br>0  | RO<br>0 | R/W<br>0      | RO<br>0 | RO<br>0  | RO<br>0 | R/W<br>0 | RO<br>0   | RO<br>0                    | RO<br>0   | R/W<br>0    | RO<br>0   | RO<br>0      | RO<br>0   | R/W<br>0  |
| Reset         | 0         | 0        | U       | 0             | 0       | U        | 0       | 0        | U         | 0                          | 0         | 0           | 0         | 0            | 0         | U         |
|               | 15        | 14       | 13      | 12            | 11      | 10       | 9       | 8        | 7         | 6                          | 5         | 4           | 3         | 2            | 1         | 0         |
|               |           | reserved |         | MUX3          |         | reserved |         | MUX2     |           | reserved                   |           | MUX1        |           | reserved     |           | MUX0      |
| Туре          | RO        | RO       | RO      | R/W           | RO      | RO       | RO      | R/W      | RO        | RO                         | RO        | R/W         | RO        | RO           | RO        | R/W       |
| Reset         | 0         | 0        | 0       | 0             | 0       | 0        | 0       | 0        | 0         | 0                          | 0         | 0           | 0         | 0            | 0         | 0         |
| _             |           |          |         |               | _       |          |         | _        |           |                            |           |             |           |              |           |           |
| В             | sit/Field |          | Nan     | ne            | Ту      | pe       | Reset   | Des      | cription  |                            |           |             |           |              |           |           |
|               | 31:29     |          | reser   | ved           | F       | 20       | 0       | Soft     | ware sh   | ould not r                 | ely on t  | he value    | of a res  | served bit.  | To prov   | ∕ide      |
|               |           |          |         |               |         |          |         | com      | patibilit | y with futu                | re prod   | ucts, the   | value o   | f a reserve  |           |           |
|               |           |          |         |               |         |          |         | pres     | erved a   | icross a re                | ead-moo   | dify-write  | operati   | on.          |           |           |
|               | 28        |          | MUX     | <b>K</b> 7    | R       | /W       | 0       | 8th 3    | Sample    | Input Sele                 | ect       |             |           |              |           |           |
|               |           |          |         |               |         |          |         | The      | MUX7 fi   | eld is used                | l durina  | the eight   | h sampl   | e of a seq   | uence e   | executed  |
|               |           |          |         |               |         |          |         |          |           | mple Sequ                  | •         | •           | •         |              |           |           |
|               |           |          |         |               |         |          |         |          | •         | the analog                 |           |             |           |              |           |           |
|               |           |          |         |               |         |          |         | ADC      | •         | onding pin                 | i, for ex | ample, a    | value c   | of 1 indicat | es the i  | nput is   |
|               |           |          |         |               |         |          |         | 120      |           |                            |           |             |           |              |           |           |
|               | 27:25     |          | reser   | ved           | F       | RO       | 0       |          |           | ould not r                 |           |             |           |              | •         |           |
|               |           |          |         |               |         |          |         |          | • •       | y with futu<br>across a re | •         | -           |           |              | ed dit si | nould be  |
|               |           |          |         |               |         |          |         | p. 00    |           |                            |           |             | oporati   | ••••         |           |           |
|               | 24        |          | MUX     | <b>K</b> 6    | R       | /W       | 0       | 7th      | Sample    | Input Sele                 | ect       |             |           |              |           |           |
|               |           |          |         |               |         |          |         |          |           | eld is use                 |           |             |           | •            | •         |           |
|               |           |          |         |               |         |          |         |          |           | ith the San<br>mpled for   | •         | •           | •         |              | ch of the | e analog  |
|               |           |          |         |               |         |          |         | inpu     | 13 13 3dl |                            |           | ແບ່ນ-ເບ-ບາເ | gitai COI | 11013011.    |           |           |
|               | 23:21     |          | reser   | ved           | F       | RO       | 0       |          |           | ould not r                 |           |             |           |              | •         |           |
|               |           |          |         |               |         |          |         |          | • •       | y with futu<br>across a re | •         | -           |           |              | ed bit sh | nould be  |
|               |           |          |         |               |         |          |         | pree     |           |                            | .au-mo    | any-write   | operati   | 011.         |           |           |
|               | 20        |          | MUX     | <b>&lt;</b> 5 | R       | /W       | 0       | 6th      | Sample    | Input Sele                 | ect       |             |           |              |           |           |
|               |           |          |         |               |         |          |         |          |           | eld is used                |           |             |           |              |           |           |
|               |           |          |         |               |         |          |         |          |           | mple Sequ                  |           |             |           | ich of the   | analog    | inputs is |
|               |           |          |         |               |         |          |         | sam      | pied for  | the analo                  | υμ-το-αιζ | jitai conv  | ersion.   |              |           |           |
|               | 19:17     |          | reser   | ved           | F       | RO       | 0       | Soft     | ware sh   | ould not r                 | ely on t  | he value    | of a res  | served bit.  | To prov   | ∕ide      |
|               |           |          |         |               |         |          |         |          | • •       | y with futu                | •         | -           |           |              | ed bit sł | nould be  |
|               |           |          |         |               |         |          |         | pres     | erved a   | icross a re                | ead-moo   | aify-write  | operati   | on.          |           |           |

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 16        | MUX4     | R/W  | 0     | 5th Sample Input Select   |
|           |          |      |       | The MUX4 field is used during the fifth sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion.           |
| 15:13     | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.       |
| 12        | MUX3     | R/W  | 0     | 4th Sample Input Select   |
|           |          |      |       | The MUX3 field is used during the fourth sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion.          |
| 11:9      | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide<br>compatibility with future products, the value of a reserved bit should be<br>preserved across a read-modify-write operation. |
| 8         | MUX2     | R/W  | 0     | 3rd Sample Input Select   |
|           |          |      |       | The MUX2 field is used during the third sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion.           |
| 7:5       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide<br>compatibility with future products, the value of a reserved bit should be<br>preserved across a read-modify-write operation. |
| 4         | MUX1     | R/W  | 0     | 2nd Sample Input Select   |
|           |          |      |       | The MUX1 field is used during the second sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion.          |
| 3:1       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.       |
| 0         | MUX0     | R/W  | 0     | 1st Sample Input Select   |
|           |          |      |       | The MUX0 field is used during the first sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog to divide conversion             |

sampled for the analog-to-digital conversion.

# Register 12: ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044

This register contains the configuration information for each sample for a sequence executed with Sample Sequencer 0. When configuring a sample sequence, the END bit must be set at some point, whether it be after the first sample, last sample, or any sample in between.

This register is 32-bits wide and contains information for eight possible samples.

# ADC Sample Sequence Control 0 (ADCSSCTL0)

| Offse         | 0x4003.8<br>t 0x044<br>R/W, res | 8000<br>et 0x0000 | 0.0000   |          | ,        |          | ,        |   |   |  |  |   |   |   |   |   |
|---------------|---------------------------------|-------------------|----------|----------|----------|----------|----------|---|---|--|--|---|---|---|---|---|
| ,,            | 31                              | 30                | 29       | 28       | 27       | 26       | 25       | 24  | 23  | 22   | 21   | 20  | 19  | 18  | 17  | 16  |
|               | TS7                             | IE7               | END7     | D7       | TS6      | IE6      | END6     | D6  | TS5   | IE5  | END5   | D5  | TS4   | IE4   | END4  | D4  |
| Type<br>Reset | R/W<br>0                        | R/W<br>0          | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0  | R/W<br>0  | R/W<br>0   | R/W<br>0   | R/W<br>0  | R/W<br>0  | R/W<br>0                                      | R/W<br>0  | R/W<br>0  |
|               | 15                              | 14                | 13       | 12       | 11       | 10       | 9        | 8   | 7   | 6  | 5  | 4   | 3   | 2   | 1   | 0   |
|               | TS3                             | IE3               | END3     | D3       | TS2      | IE2      | END2     | D2  | TS1   | IE1  | END1   | D1  | TS0   | IE0   | END0  | D0  |
| Type<br>Reset | R/W<br>0                        | R/W<br>0          | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0  | R/W<br>0  | R/W<br>0   | R/W<br>0   | R/W<br>0  | R/W<br>0  | R/W<br>0                                      | R/W<br>0  | R/W<br>0  |
| E             | Bit/Field                       |                   | Nam      | ie       | Ту       | ре       | Reset    | Des   | cription  |  |  |   |   |   |   |   |
|               | 31                              |                   | TS       | 7        | R/       | W        | 0        | 8th   | Sample  | Temp Se  | ensor Sel  | lect  |   |   |   |   |
|               |                                 |                   |          |          |          |          |          | and<br>sens                                     | specifie  | s the inp<br>ad. Othe  | ut source  | e of the s  | sample.   | If set, the                                   | imple seo<br>e temper<br>ne <b>ADCS</b>   | ature   |
|               | 30                              |                   | IE7      | ,        | R/       | W        | 0        | 8th s   | Sample  | nterrupt   | Enable   |   |   |   |   |   |
|               |                                 |                   |          |          |          |          |          | and<br>the<br>regis<br>Whe                      | specifies<br>end of th<br>ster is se<br>en this bi                        | s whethe<br>e sampl<br>et, the inf<br>t is set, f                    | er the rav<br>e's conve<br>terrupt is<br>the raw in        | v interrup<br>ersion. If<br>promote<br>nterrupt         | pt signal<br>the MAS<br>ed to a co<br>is assert           | (INR0 b<br>K0 bit in<br>ontroller<br>ed, othe | imple sed<br>it) is ass<br>the <b>ADC</b><br>-level inte<br>rwise it is<br>herate int | erted at<br>CIM<br>errupt.<br>s not. It               |
|               | 29                              |                   | END      | )7       | R/       | W        | 0        | 8th   | Sample i  | s End of   | f Sequen   | ice   |   |   |   |   |
|               |                                 |                   |          |          |          |          |          | poss<br>after<br>ever<br>the t<br>whic<br>the t | sible to e<br>r the san<br>n though<br>END bit s<br>ch only h<br>END0 bit | nd the some<br>ple conf<br>the field<br>omewhe<br>as a sing<br>set.) | equence<br>taining a<br>s may be<br>ere withir<br>gle samp | on any s<br>set END<br>non-zer<br>the seq<br>ole in the | sample p<br>are not<br>o. It is re<br>juence. (<br>sequen | requeste<br>quired th<br>(Sample<br>ce, is ha | e sequer<br>Samples<br>ed for cor<br>lat softwa<br>Sequend<br>rdwired t               | defined<br>aversion<br>are write<br>cer 3,<br>to have |
|               |                                 |                   | _        |          | _        |          |          |   | U   |  |  | 1115 5411   |   | - 1451 111                                    | ine sequi   | ence.   |
|               | 28                              |                   | D7       |          | R/       | W        | 0        |   | Sample  | •  |  |   |   |   |   |   |
|               |                                 |                   |          |          |          |          |          | The<br>"i", v<br>doe                            | correspo<br>where the   | onding <b>A</b><br>e paired<br>/e a diffe                            | DCSSM<br>inputs a<br>erential o                            | UXx nibl<br>re "2i an                                   | ble must<br>d 2i+1".                                      | be set to<br>The tem                          | entially s<br>the pair<br>perature<br>log inputs                                      | number<br>sensor                                      |
|               | 27                              |                   | TS       | 6        | R/       | W        | 0        | 7th   | Sample  | Temp Se  | ensor Sel  | lect  |   |   |   |   |
|               |                                 |                   |          |          |          |          |          | San   | ne definit  | ion as T   | s7 but u   | sed durii   | ng the se   | eventh s                                      | ample.  |   |

#### LM3S6422 Microcontroller

| Bit/Field | Name | Туре | Reset | Description   |
|-----------|------|------|-------|---|
| 26        | IE6  | R/W  | 0     | 7th Sample Interrupt Enable<br>Same definition as IE7 but used during the seventh sample.   |
| 25        | END6 | R/W  | 0     | 7th Sample is End of Sequence<br>Same definition as END7 but used during the seventh sample.  |
| 24        | D6   | R/W  | 0     | 7th Sample Diff Input Select<br>Same definition as D7 but used during the seventh sample.   |
| 23        | TS5  | R/W  | 0     | 6th Sample Temp Sensor Select<br>Same definition as TS7 but used during the sixth sample.   |
| 22        | IE5  | R/W  | 0     | 6th Sample Interrupt Enable<br>Same definition as IE7 but used during the sixth sample.   |
| 21        | END5 | R/W  | 0     | 6th Sample is End of Sequence<br>Same definition as END7 but used during the sixth sample.  |
| 20        | D5   | R/W  | 0     | 6th Sample Diff Input Select<br>Same definition as D7 but used during the sixth sample.   |
| 19        | TS4  | R/W  | 0     | 5th Sample Temp Sensor Select<br>Same definition as TS7 but used during the fifth sample.   |
| 18        | IE4  | R/W  | 0     | 5th Sample Interrupt Enable<br>Same definition as IE7 but used during the fifth sample.   |
| 17        | END4 | R/W  | 0     | 5th Sample is End of Sequence<br>Same definition as END7 but used during the fifth sample.  |
| 16        | D4   | R/W  | 0     | 5th Sample Diff Input Select<br>Same definition as D7 but used during the fifth sample.   |
| 15        | TS3  | R/W  | 0     | 4th Sample Temp Sensor Select<br>Same definition as TS7 but used during the fourth sample.  |
| 14        | IE3  | R/W  | 0     | 4th Sample Interrupt Enable<br>Same definition as IE7 but used during the fourth sample.  |
| 13        | END3 | R/W  | 0     | 4th Sample is End of Sequence<br>Same definition as END7 but used during the fourth sample.   |
| 12        | D3   | R/W  | 0     | 4th Sample Diff Input Select  |
| 11        | TS2  | R/W  | 0     | Same definition as D7 but used during the fourth sample.<br>3rd Sample Temp Sensor Select<br>Same definition as TS7 but used during the third sample. |

| Bit/Field | Name | Туре | Reset | Description  |
|-----------|------|------|-------|--|
| 10        | IE2  | R/W  | 0     | 3rd Sample Interrupt Enable  |
|           |      |      |       | Same definition as ${\tt IE7}$ but used during the third sample.                 |
| 9         | END2 | R/W  | 0     | 3rd Sample is End of Sequence  |
|           |      |      |       | Same definition as ${\tt END7}$ but used during the third sample.                |
| 8         | D2   | R/W  | 0     | 3rd Sample Diff Input Select   |
|           |      |      |       | Same definition as ${\ensuremath{ {\rm D7}}}$ but used during the third sample.  |
| 7         | TS1  | R/W  | 0     | 2nd Sample Temp Sensor Select  |
|           |      |      |       | Same definition as ${\tt TS7}$ but used during the second sample.                |
| 6         | IE1  | R/W  | 0     | 2nd Sample Interrupt Enable  |
|           |      |      |       | Same definition as IE7 but used during the second sample.                        |
| 5         | END1 | R/W  | 0     | 2nd Sample is End of Sequence  |
|           |      |      |       | Same definition as END7 but used during the second sample.                       |
| 4         | D1   | R/W  | 0     | 2nd Sample Diff Input Select   |
|           |      |      |       | Same definition as ${\ensuremath{ {\rm D7}}}$ but used during the second sample. |
| 3         | TS0  | R/W  | 0     | 1st Sample Temp Sensor Select  |
|           |      |      |       | Same definition as ${\tt TS7}$ but used during the first sample.                 |
| 2         | IE0  | R/W  | 0     | 1st Sample Interrupt Enable  |
|           |      |      |       | Same definition as IE7 but used during the first sample.                         |
| 1         | END0 | R/W  | 0     | 1st Sample is End of Sequence  |
|           |      |      |       | Same definition as END7 but used during the first sample.                        |
|           |      |      |       | Since this sequencer has only one entry, this bit must be set.                   |
| 0         | D0   | R/W  | 0     | 1st Sample Diff Input Select   |
|           |      |      |       | Same definition as $D7$ but used during the first sample.                        |

# Register 13: ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 Register 14: ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 Register 15: ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 Register 16: ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8

This register contains the conversion results for samples collected with the Sample Sequencer (the **ADCSSFIF00** register is used for Sample Sequencer 0, **ADCSSFIF01** for Sequencer 1, **ADCSSFIF02** for Sequencer 2, and **ADCSSFIF03** for Sequencer 3). Reads of this register return conversion result data in the order sample 0, sample 1, and so on, until the FIFO is empty. If the FIFO is not properly handled by software, overflow and underflow conditions are registered in the **ADCOSTAT** and **ADCUSTAT** registers.

ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0) Base 0x4003.8000 Offset 0x048 Type RO, reset 0x0000.0000

| -     | 31        | 30 | 29     | 28         | 27 | 26 | 25     | 24   | 23         | 22        | 21       | 20         | 19       | 18       | 17        | 16       |
|-------|-----------|----|--------|------------|----|----|--------|------|------------|-----------|----------|------------|----------|----------|-----------|----------|
|       |           | 1  | 1      | 1          | 1  | 1  | · · ·  | rese | rved       |           |          | 1          | 1        |          | 1         | 1        |
|       |           |    |        |            | 1  |    |        |      |            |           |          |            |          |          |           |          |
| Туре  | RO        | RO | RO     | RO         | RO | RO | RO     | RO   | RO         | RO        | RO       | RO         | RO       | RO       | RO        | RO       |
| Reset | 0         | 0  | 0      | 0          | 0  | 0  | 0      | 0    | 0          | 0         | 0        | 0          | 0        | 0        | 0         | 0        |
|       |           |    |        |            |    |    |        |      |            |           |          |            |          |          |           |          |
|       | 15        | 14 | 13     | 12         | 11 | 10 | 9      | 8    | 7          | 6         | 5        | 4          | 3        | 2        | 1         | 0        |
| 1     |           | 1  | 1      | 1 <u>.</u> | 1  | 1  |        |      |            |           |          | I<br>TA    | I I      |          | 1         | 1        |
|       |           |    | rese   | erved      |    |    |        |      |            |           | DA       | ATA        |          |          |           |          |
| Туре  | RO        | RO | RO     | RO         | RO | RO | RO     | RO   | RO         | RO        | RO       | RO         | RO       | RO       | RO        | RO       |
| Reset | 0         | 0  | 0      | 0          | 0  | 0  | 0      | 0    | 0          | 0         | 0        | 0          | 0        | 0        | 0         | 0        |
|       |           |    |        |            |    |    |        |      |            |           |          |            |          |          |           |          |
|       |           |    |        |            |    |    |        |      |            |           |          |            |          |          |           |          |
| F     | Bit/Field |    | Nan    | ne         | Τv | pe | Reset  | Des  | cription   |           |          |            |          |          |           |          |
| _     |           |    | - Tuan |            | ., | po | 110001 | 200  | onption    |           |          |            |          |          |           |          |
|       | 04.40     |    |        |            | _  | ~  | 000    | 0-4  |            |           |          |            |          |          | <b>T</b>  |          |
|       | 31:10     |    | reser  | ved        | R  | 0  | 0x00   |      | ware sho   |           |          |            |          |          | •         |          |
|       |           |    |        |            |    |    |        | com  | patibility | with futu | ure prod | ucts, the  | value of | a reserv | /ed bit s | hould be |
|       |           |    |        |            |    |    |        | pres | served ad  | cross a r | ead-mod  | difv-write | operatio | on.      |           |          |
|       |           |    |        |            |    |    |        |      |            |           |          | ,          |          |          |           |          |
|       | 0.0       |    |        | <b>- A</b> | П  | 0  | 0,000  | Con  | version I  |           | oto      |            |          |          |           |          |
|       | 9:0       |    | DAT    | A          | R  | 0  | 0x00   | Con  | version    | Result D  | ลเล      |            |          |          |           |          |

# Register 17: ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C

# Register 18: ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C

Register 19: ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C

# Register 20: ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC

This register provides a window into the Sample Sequencer, providing full/empty status information as well as the positions of the head and tail pointers. The reset value of 0x100 indicates an empty FIFO. The **ADCSSFSTAT0** register provides status on FIF0, **ADCSSFSTAT1** on FIFO1, **ADCSSFSTAT2** on FIFO2, and **ADCSSFSTAT3** on FIFO3.

#### ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0)

Base 0x4003.8000 Offset 0x04C

Offset 0x04C Type RO, reset 0x0000.0100

| Type  | 1.0,103  |          | 100    |      |    |          |       |       |            |                     |            |                                     |           |           |         |          |
|---|----------|----------|--------|------|----|----------|-------|-------|------------|---------------------|------------|-------------------------------------|-----------|-----------|---------|----------|
|   | 31       | 30       | 29     | 28   | 27 | 26       | 25    | 24    | 23         | 22                  | 21         | 20                                  | 19        | 18        | 17      | 16       |
|   |          | т т      |        | 1    |    | 1        |       | rese  | rved       |                     |            |                                     |           |           | 1       | •        |
| Туре  | RO       | RO       | RO     | RO   | RO | RO       | RO    | RO    | RO         | RO                  | RO         | RO                                  | RO        | RO        | RO      | RO       |
| Reset   | 0        | 0        | 0      | 0    | 0  | 0        | 0     | 0     | 0          | 0                   | 0          | 0                                   | 0         | 0         | 0       | 0        |
|   | 15       | 14       | 13     | 12   | 11 | 10       | 9     | 8     | 7          | 6                   | 5          | 4                                   | 3         | 2         | 1       | 0        |
|   |          | reserved |        | FULL |    | reserved | I     | EMPTY |            | HP                  | TR         | 1                                   |           | TP        | I<br>TR |          |
| Туре  | RO       | RO       | RO     | RO   | RO | RO       | RO    | RO    | RO         | RO                  | RO         | RO                                  | RO        | RO        | RO      | RO       |
| Reset   | 0        | 0        | 0      | 0    | 0  | 0        | 0     | 1     | 0          | 0                   | 0          | 0                                   | 0         | 0         | 0       | 0        |
|   |          |          |        |      |    |          |       |       |            |                     |            |                                     |           |           |         |          |
| В   | it/Field |          | Nam    | ne   | Ту | ре       | Reset | Des   | cription   |                     |            |                                     |           |           |         |          |
|   | 31:13    |          | reserv | ved  | R  | 0        | 0x00  | com   | patibility | with futu           | ure prod   | he value<br>ucts, the<br>dify-write | value of  | a reserv  | •       |          |
|   | 12       |          | FUL    | L    | R  | 0        | 0     | FIFC  | ) Full     |                     |            |                                     |           |           |         |          |
|   |          |          |        |      |    |          |       | Whe   | en set, in | dicates t           | that the   | FIFO is c                           | urrently  | full.     |         |          |
|   | 11:9     |          | reser  | ved  | R  | 0        | 0x00  | com   | patibility | with futu           | ure prod   | he value<br>ucts, the<br>dify-write | value of  | a reserv  |         |          |
|   | 8        |          | EMP    | TY   | R  | 0        | 1     | FIFC  | ) Empty    |                     |            |                                     |           |           |         |          |
|   |          |          |        |      |    |          |       | Whe   | en set, in | dicates t           | that the   | FIFO is c                           | urrently  | empty.    |         |          |
|   | 7:4      |          | HPT    | R    | R  | 0        | 0x00  | FIFC  | ) Head F   | Pointer             |            |                                     |           |           |         |          |
| This field contains the current "head" pointer index for the FIFO the next entry to be written. |          |          |        |      |    |          |       |       |            |                     | , that is, |                                     |           |           |         |          |
|   | 3:0      |          | TPT    | R    | R  | 0        | 0x00  | FIFC  | ) Tail Po  | inter               |            |                                     |           |           |         |          |
|   |          |          |        |      |    |          |       |       |            | ntains they to be r |            | it "tail" po                        | inter ind | ex for th | e FIFO, | that is, |

# Register 21: ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060

# Register 22: ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 1 or 2. These registers are 16-bits wide and contain information for four possible samples. See the **ADCSSMUX0** register on page 262 for detailed bit descriptions.

ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1)

Base 0x4003.8000

Offset 0x060 Type R/W, reset 0x0000.0000

|       | 31        | 30       | 29    | 28                | 27 | 26       | 25    | 24    | 23         | 22           | 21       | 20         | 19       | 18          | 17        | 16       |
|-------|-----------|----------|-------|-------------------|----|----------|-------|-------|------------|--------------|----------|------------|----------|-------------|-----------|----------|
|       |           |          |       |                   |    | 1        |       | rese  | rved       | т т          |          |            |          |             |           | •        |
| Туре  | RO        | RO       | RO    | RO                | RO | RO       | RO    | RO    | RO         | RO           | RO       | RO         | RO       | RO          | RO        | RO       |
| Reset | 0         | 0        | 0     | 0                 | 0  | 0        | 0     | 0     | 0          | 0            | 0        | 0          | 0        | 0           | 0         | 0        |
|       |           |          |       |                   |    |          |       |       |            |              |          |            |          |             |           |          |
|       | 15        | 14       | 13    | 12                | 11 | 10       | 9     | 8     | 7          | 6            | 5        | 4          | 3        | 2           | 1         | 0        |
|       |           | reserved |       | MUX3              |    | reserved |       | MUX2  |            | reserved     |          | MUX1       |          | reserved    |           | MUX0     |
| Туре  | RO        | RO       | RO    | R/W               | RO | RO       | RO    | R/W   | RO         | RO           | RO       | R/W        | RO       | RO          | RO        | R/W      |
| Reset | 0         | 0        | 0     | 0                 | 0  | 0        | 0     | 0     | 0          | 0            | 0        | 0          | 0        | 0           | 0         | 0        |
|       |           |          |       |                   |    |          |       |       |            |              |          |            |          |             |           |          |
| F     | Bit/Field |          | Nan   | ne                | т  | /pe      | Reset | Des   | cription   |              |          |            |          |             |           |          |
|       |           |          | Nan   |                   | '' | ρc       | Reset | DC3   | cription   |              |          |            |          |             |           |          |
|       | 31:13     |          | reser | ved               | F  | RO       | 0x00  | Soft  | ware sh    | nould not re | elv on t | he value   | of a res | served bit  | To prov   | vide     |
|       | 01.10     |          | 10001 | , ou              |    | .0       | 0,000 |       |            | y with futur |          |            |          |             | •         |          |
|       |           |          |       |                   |    |          |       |       |            | cross a re   |          |            |          |             |           |          |
|       |           |          |       |                   |    |          |       | p. ee |            |              |          |            | oporati  | ••••        |           |          |
|       | 12        |          | MUX   | <b>X</b> 3        | R  | /W       | 0     | 4th   | Sample     | Input Sele   | ect      |            |          |             |           |          |
|       |           |          |       |                   |    |          |       |       |            |              |          |            |          |             |           |          |
|       | 11:9      |          | reser | ved               | F  | RO       | 0     | Soft  | ware sh    | nould not re | elv on t | he value   | of a res | served bit. | To prov   | vide     |
|       |           |          |       |                   |    |          |       |       |            | y with futu  |          |            |          |             |           |          |
|       |           |          |       |                   |    |          |       |       | • •        | across a re  | •        |            |          |             |           |          |
|       |           |          |       |                   |    |          |       |       |            |              |          | -          |          |             |           |          |
|       | 8         |          | MUX   | X2                | R  | /W       | 0     | 3rd   | Sample     | Input Sele   | ect      |            |          |             |           |          |
|       |           |          |       |                   |    |          |       |       |            |              |          |            |          |             |           |          |
|       | 7:5       |          | reser | ved               | F  | 20       | 0     | Soft  | ware sh    | nould not re | ely on t | he value   | of a res | served bit. | To prov   | vide     |
|       |           |          |       |                   |    |          |       | com   | patibilit  | y with futu  | e prod   | ucts, the  | value o  | f a reserve | ed bit sl | nould be |
|       |           |          |       |                   |    |          |       | pres  | served a   | across a re  | ad-mo    | dify-write | operati  | on.         |           |          |
|       |           |          |       |                   |    |          |       |       |            |              |          |            |          |             |           |          |
|       | 4         |          | MUX   | <b>X</b> 1        | R  | /W       | 0     | 2nd   | Sample     | e Input Sel  | ect      |            |          |             |           |          |
|       |           |          |       |                   |    |          |       |       |            |              |          |            |          |             |           |          |
|       | 3:1       |          | reser | ved               | F  | RO       | 0     |       |            | nould not re |          |            |          |             |           |          |
|       |           |          |       |                   |    |          |       |       |            | y with futu  |          |            |          |             | ed bit sl | nould be |
|       |           |          |       |                   |    |          |       | pres  | served a   | across a re  | ad-mo    | dify-write | operati  | on.         |           |          |
|       |           |          |       | <i>(</i> <b>)</b> | _  |          |       |       | <b>.</b> . |              |          |            |          |             |           |          |
|       | 0         |          | MUX   | XU                | R  | /W       | 0     | 1st s | Sample     | Input Sele   | ect      |            |          |             |           |          |
|       |           |          |       |                   |    |          |       |       |            |              |          |            |          |             |           |          |

# Register 23: ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 Register 24: ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084

These registers contain the configuration information for each sample for a sequence executed with Sample Sequencer 1 or 2. When configuring a sample sequence, the END bit must be set at some point, whether it be after the first sample, last sample, or any sample in between. This register is 16-bits wide and contains information for four possible samples. See the **ADCSSCTL0** register on page 264 for detailed bit descriptions.

ADC Sample Sequence Control 1 (ADCSSCTL1)

Base 0x4003.8000

Offset 0x064 Type R/W, reset 0x0000.0000

| 71            | 31        | 30        | 29      | 28      | 27        | 26      | 25        | 24      | 23                  | 22               | 21        | 20        | 19         | 18        | 17                       | 16      |
|---------------|-----------|-----------|---------|---------|-----------|---------|-----------|---------|---------------------|------------------|-----------|-----------|------------|-----------|--------------------------|---------|
|               |           |           |         |         |           |         | 1         | rese    | rved                |                  |           | 1         | 1          | 1         | 1                        |         |
| Type<br>Reset | RO<br>0   | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0 | RO<br>0   | RO<br>0 | RO<br>0             | RO<br>0          | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0   | RO<br>0                  | RO<br>0 |
| Resel         |           |           | 13      | 12      |           | 10      | 9         | 8       | 7                   | 6                | 5         | 4         |            |           | 1                        | 0       |
| [             | 15<br>TS3 | 14<br>IE3 | END3    | D3      | 11<br>TS2 | IE2     | 9<br>END2 | o<br>D2 | 7<br>TS1            | IE1              | 5<br>END1 | 4<br>D1   | 3<br>TS0   | 2<br>IE0  | END0                     | D0      |
| [<br>Туре     | R/W       | R/W       | R/W     | R/W     | R/W       | R/W     | R/W       | R/W     | R/W                 | R/W              | R/W       | R/W       | R/W        | R/W       | R/W                      | R/W     |
| Reset         | 0         | 0         | 0       | 0       | 0         | 0       | 0         | 0       | 0                   | 0                | 0         | 0         | 0          | 0         | 0                        | 0       |
| B             | it/Field  |           | Nam     | е       | Ту        | ре      | Reset     | Des     | cription            |                  |           |           |            |           |                          |         |
|               | 31:16     |           | reserv  | ved     | R         | 0       | 0x00      | com     | patibility          | with futu        | ure produ | ucts, the |            | a reserv  | t. To prov<br>ved bit sh |         |
|               | 15        |           | TS      | 3       | R/        | W       | 0         | 4th     | Sample <sup>-</sup> | Temp Se          | ensor Sel | lect      |            |           |                          |         |
|               |           |           |         |         |           |         |           |         |                     |                  |           |           | ng the fo  | urth san  | nple.                    |         |
|               | 14        |           | IE3     |         | R/        | 14/     | 0         | 4th     | Sample              | ntornunt         | Tachlo    |           | 0          |           |                          |         |
|               | 14        |           | IES     |         | R/        | vv      | U         |         |                     |                  |           | ood duri  | na tha fa  | urth oon  | anla                     |         |
|               |           |           |         |         |           |         |           |         |                     |                  |           |           | ng the fo  | urur san  | ipie.                    |         |
|               | 13        |           | END     | 3       | R/        | W       | 0         |         |                     |                  | Sequen    |           |            |           |                          |         |
|               |           |           |         |         |           |         |           | San     | ne definit          | ion as E         | ND7 but   | used du   | ring the 1 | fourth sa | mple.                    |         |
|               | 12        |           | D3      |         | R/        | W       | 0         | 4th     | Sample I            | Diff Input       | t Select  |           |            |           |                          |         |
|               |           |           |         |         |           |         |           | San     | ne definit          | i <b>on as</b> D | 7 but us  | ed during | g the fou  | rth samp  | ole.                     |         |
|               | 11        |           | TS2     | 2       | R/        | W       | 0         | 3rd     | Sample              | Temp Se          | ensor Se  | lect      |            |           |                          |         |
|               |           |           |         |         |           |         |           | Sam     | ne definit          | ion as T         | s7 but u  | sed duri  | ng the th  | ird samp  | ole.                     |         |
|               | 10        |           | IE2     | 1       | R/        | W       | 0         | 3rd     | Sample              | Interrupt        | Enable    |           |            |           |                          |         |
|               |           |           |         |         |           |         |           |         | •                   | •                |           | sed duri  | ng the th  | ird sam   | ole.                     |         |
|               | 0         |           |         | 0       | D/        | 14/     | 0         |         |                     |                  |           |           | 0          |           |                          |         |
|               | 9         |           | END     | 2       | R/        | vv      | 0         |         | •                   |                  | f Sequer  |           | ring the f | bird oco  | anlo                     |         |
|               |           |           |         |         |           |         |           |         |                     |                  |           | usea du   | ring the f | mra san   | ipie.                    |         |
|               | 8         |           | D2      |         | R/        | W       | 0         | 3rd     | Sample              | Diff Inpu        | t Select  |           |            |           |                          |         |
|               |           |           |         |         |           |         |           | San     | ne definit          | i <b>on as</b> D | 7 but us  | ed during | g the thir | d sampl   | e.                       |         |

#### LM3S6422 Microcontroller

| Bit/Field | Name | Туре | Reset | Description  |
|-----------|------|------|-------|--|
| 7         | TS1  | R/W  | 0     | 2nd Sample Temp Sensor Select  |
|           |      |      |       | Same definition as ${\tt TS7}$ but used during the second sample.    |
| 6         | IE1  | R/W  | 0     | 2nd Sample Interrupt Enable  |
|           |      |      |       | Same definition as $\mathtt{IE7}$ but used during the second sample. |
| 5         | END1 | R/W  | 0     | 2nd Sample is End of Sequence  |
|           |      |      |       | Same definition as END7 but used during the second sample.           |
| 4         | D1   | R/W  | 0     | 2nd Sample Diff Input Select   |
|           |      |      |       | Same definition as ${\tt D7}$ but used during the second sample.     |
| 3         | TS0  | R/W  | 0     | 1st Sample Temp Sensor Select  |
|           |      |      |       | Same definition as ${\tt TS7}$ but used during the first sample.     |
| 2         | IE0  | R/W  | 0     | 1st Sample Interrupt Enable  |
|           |      |      |       | Same definition as $\mathtt{IE7}$ but used during the first sample.  |
| 1         | END0 | R/W  | 0     | 1st Sample is End of Sequence  |
|           |      |      |       | Same definition as ${\tt END7}$ but used during the first sample.    |
|           |      |      |       | Since this sequencer has only one entry, this bit must be set.       |
| 0         | D0   | R/W  | 0     | 1st Sample Diff Input Select   |
|           |      |      |       | Same definition as ${\tt D7}$ but used during the first sample.      |

# Register 25: ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 3. This register is 4-bits wide and contains information for one possible sample. See the **ADCSSMUX0** register on page 262 for detailed bit descriptions.

|               | t 0x0A0<br>R/W, res | et 0x000 | 0.0000  |         |                                       |         |         |          |            |           |          |                                      |          |          |         |         |
|---------------|---------------------|----------|---------|---------|---------------------------------------|---------|---------|----------|------------|-----------|----------|--------------------------------------|----------|----------|---------|---------|
|               | 31                  | 30       | 29      | 28      | 27                                    | 26      | 25      | 24       | 23         | 22        | 21       | 20                                   | 19       | 18       | 17      | 16      |
| [             |                     |          | 1       | 1       | , , , , , , , , , , , , , , , , , , , |         | 1 1     | rese     | rved       |           |          | 1                                    |          | 1        | 1       | 1       |
| Type<br>Reset | RO<br>0             | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0                               | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0    | RO<br>0   | RO<br>0  | RO<br>0                              | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0 |
|               | 15                  | 14       | 13      | 12      | 11                                    | 10      | 9       | 8        | 7          | 6         | 5        | 4                                    | 3        | 2        | 1       | 0       |
|               |                     |          | Ĩ       | 1       | 1                                     |         | 1 1     | reserved |            |           |          | 1                                    |          | 1        | 1       | MUX0    |
| Туре          | RO                  | RO       | RO      | RO      | RO                                    | RO      | RO      | RO       | RO         | RO        | RO       | RO                                   | RO       | RO       | RO      | R/W     |
| Reset         | 0                   | 0        | 0       | 0       | 0                                     | 0       | 0       | 0        | 0          | 0         | 0        | 0                                    | 0        | 0        | 0       | 0       |
| E             | Bit/Field           |          | Nan     | ne      | Ту                                    | pe      | Reset   | Des      | cription   |           |          |                                      |          |          |         |         |
|               | 31:1                |          | reser   | ved     | R                                     | 0       | 0x00    | com      | patibility | with futu | ire prod | the value<br>ucts, the<br>dify-write | value of | a reserv | •       |         |
|               | 0                   |          | MUX     | X0      | R/                                    | W       | 0       | 1st S    | Sample I   | nput Sel  | ect      |                                      |          |          |         |         |

ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3)

Base 0x4003.8000

# Register 26: ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4

This register contains the configuration information for each sample for a sequence executed with Sample Sequencer 3. The END bit is always set since there is only one sample in this sequencer. This register is 4-bits wide and contains information for one possible sample. See the **ADCSSCTL0** register on page 264 for detailed bit descriptions.

|               | 31       | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23                     | 22         | 21       | 20            | 19           | 18       | 17        | 16      |
|---------------|----------|---------|---------|---------|---------|---------|---------|---------|------------------------|------------|----------|---------------|--------------|----------|-----------|---------|
|               | ľ        |         | 1 1     |         |         |         |         | rese    | rved                   |            |          | 1             |              |          |           |         |
| Type<br>Reset | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                | RO<br>0    | RO<br>0  | RO<br>0       | RO<br>0      | RO<br>0  | RO<br>0   | RO<br>0 |
| Reset         | 0        | 0       | U       | U       | U       | 0       | U       | 0       | U                      | 0          | 0        | U             | 0            | U        | U         | U       |
|               | 15       | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7                      | 6          | 5        | 4             | 3            | 2        | 1         | 0       |
|               |          |         |         |         |         | res     | erved   |         |                        |            |          |               | TS0          | IE0      | END0      | D0      |
| Type<br>Reset | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                | RO<br>0    | RO<br>0  | RO<br>0       | R/W<br>0     | R/W<br>0 | R/W       | R/W     |
| Reset         | U        | 0       | U       | 0       | 0       | 0       | U       | 0       | U                      | U          | 0        | 0             | 0            | 0        | 1         | 0       |
| В             | it/Field |         | Nam     | ie      | Тур     | be      | Reset   | Des     | cription               |            |          |               |              |          |           |         |
|               |          |         |         |         |         |         |         |         | •                      |            |          |               |              |          |           |         |
|               | 31:4     |         | reserv  | /ed     | R       | С       | 0x00    |         | ware sho<br>patibility |            |          |               |              |          | •         |         |
|               |          |         |         |         |         |         |         |         | erved ac               |            | •        |               |              |          | eu bit Si |         |
|               | 3        |         | TSC     | )       | R/      | W       | 0       | 1st S   | Sample T               | emp Se     | nsor Se  | lect          |              |          |           |         |
|               |          |         |         |         |         |         |         | Sam     | ne definiti            | ion as Ti  | s7 but u | sed duri      | na the fir   | st samp  | le.       |         |
|               |          |         |         |         |         |         |         |         |                        |            |          |               |              |          |           |         |
|               | 2        |         | IE0     |         | R/      | W       | 0       | 1st S   | Sample I               | nterrupt   | Enable   |               |              |          |           |         |
|               |          |         |         |         |         |         |         | Sam     | ne definiti            | ion as II  | E7 but u | sed duri      | ng the fir   | st sampl | le.       |         |
|               | 1        |         | END     | 0       | R/      | W       | 1       | 1st S   | Sample is              | s End of   | Sequer   | ice           |              |          |           |         |
|               |          |         |         |         |         |         |         | Sam     | ne definiti            | ion as El  | ND7 but  | used du       | ring the f   | irst sam | ple.      |         |
|               |          |         |         |         |         |         |         | Sinc    | e this se              | quencer    | has onl  | y one en      | itry, this I | oit must | be set.   |         |
|               | 0        |         | D0      |         | R/      | w       | 0       | 1st 9   | Sample D               | )iff Input | Select   |               |              |          |           |         |
|               | U        |         | 50      |         |         | ••      | 0       |         | •                      |            |          | a al alcudar. | C            |          |           |         |
|               |          |         |         |         |         |         |         | Sam     | ne definiti            | on as D    | / but us | ea aurino     | g the firs   | t sample |           |         |

ADC Sample Sequence Control 3 (ADCSSCTL3)

#### Base 0x4003.8000

Offset 0x0A4 Type R/W, reset 0x0000.0002

# Register 27: ADC Test Mode Loopback (ADCTMLB), offset 0x100

This register provides loopback operation within the digital logic of the ADC, which can be useful in debugging software without having to provide actual analog stimulus. This test mode is entered by writing a value of 0x0000.0001 to this register. When data is read from the FIFO in loopback mode, the read-only portion of this register is returned.

|          | 31       | 30      | 29      | 28      | 27      | 26      | 25      | 24       | 23         | 22 2   | 1 20  | 19  | 18                               | 17                      | 16       |
|----------|----------|---------|---------|---------|---------|---------|---------|----------|------------|--|---|---|----------------------------------|-------------------------|----------|
|          |          |         |         |         |         |         | · ·     | reserve  | ed         |  |   |   |                                  |                         | •        |
| /pe      | RO       | RO      | RO      | RO      | RO      | RO      | RO      | RO       |            | RO R   |   | RO  | RO                               | RO                      | RO       |
| set      | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0        | 0          | 0 0  | ) 0   | 0   | 0                                | 0                       | 0        |
| F        | 15       | 14      | 13      | 12      | 11      | 10      | 9       | 8        | 7          | 6  | 5 4   | 3   | 2                                | 1                       | 0        |
|          |          |         |         |         |         |         | · ·     | reserved |            |  |   |   |                                  |                         | LB       |
| oe<br>et | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0    | RO R   |   | RO<br>0   | RO<br>0                          | RO<br>0                 | R/V<br>0 |
| CI.      | 0        | 0       | 0       | 0       | 0       | 0       | Ū       | 0        | 0          | 0  | , 0   | 0   | 0                                | 0                       | 0        |
| Bi       | it/Field |         | Nam     | ne      | Ty      | ре      | Reset   | Descr    | iption     |  |   |   |                                  |                         |          |
|          |          |         |         |         |         |         |         |          |            |  |   | _   |                                  | _                       |          |
|          | 31:1     |         | reserv  | /ed     | R       | С       | 0x00    |          |            |  | on the value<br>roducts, the  |   |                                  |                         |          |
|          |          |         |         |         |         |         |         |          | -          |  | modify-write  |   |                                  | eu bit si               | iouiu    |
|          | 0        |         | LB      |         | R/      |         | 0       | Looph    | ook Mod    | - Enchlo   |   |   |                                  |                         |          |
|          | 0        |         | LD      |         | K/      | vv      | 0       |          | ack Mode   |  |   |   |                                  |                         |          |
|          |          |         |         |         |         |         |         |          |            |  | ck within the   |   |                                  |                         |          |
|          |          |         |         |         |         |         |         |          |            |  | bering. The<br>instead pro  |   |                                  |                         |          |
|          |          |         |         |         |         |         |         | •        | n below.   |  |   |   |                                  |                         |          |
|          |          |         |         |         |         |         |         | Bit/Fi   | eld Name   | e Descrip  | tion  |   |                                  |                         |          |
|          |          |         |         |         |         |         |         | 9:6      | CNT        | •  | ous Sample  | Counter   |                                  |                         |          |
|          |          |         |         |         |         |         |         |          |            |  | ous sample  |   |                                  | tialized t              | n N a    |
|          |          |         |         |         |         |         |         |          |            |  | each sample   |   |                                  |                         |          |
|          |          |         |         |         |         |         |         |          |            | provide  | a unique va   | lue for th  | e data re                        | eceived.                |          |
|          |          |         |         |         |         |         |         | 5        | CON        | T Continu  | ation Samp  | le Indicat  | or                               |                         |          |
|          |          |         |         |         |         |         |         |          |            | When s   | et, indicates   | that this i   | s a conti                        | nuation                 | samp     |
|          |          |         |         |         |         |         |         |          |            | For exa  | mple, if two  | sequenc   | ers were                         | to run                  |          |
|          |          |         |         |         |         |         |         |          |            |  | •   | •   |                                  |                         |          |
|          |          |         |         |         |         |         |         |          |            | back-to  | -back, this ir  | ndicates t  | hat the o                        |                         | r kep    |
|          |          |         |         |         |         |         |         | 4        | DIFF       | back-to<br>continu   | -back, this ir<br>ously sampl   | ndicates t<br>ing at full   | hat the o<br>rate.               |                         | r kep    |
|          |          |         |         |         |         |         |         | 4        | DIFF       | back-to<br>continu<br>Differer   | -back, this ir<br>ously sampl<br>tial Sample  | ndicates t<br>ing at full<br>Indicator                            | hat the o<br>rate.               | controlle               | ·        |
|          |          |         |         |         |         |         |         |          |            | back-to<br>continu<br>Differer<br>When s                               | -back, this ir<br>ously sampl<br>tial Sample<br>et, indicates                                 | ndicates t<br>ing at full<br>Indicator<br>that this               | hat the o<br>rate.<br>is a diffe | controlle               | ·        |
|          |          |         |         |         |         |         |         | 4<br>3   | DIFF<br>TS | back-to<br>continu<br>Differer<br>When s<br>Temp S                     | -back, this ir<br>busly sampl<br>tial Sample<br>et, indicates<br>ensor Samp                   | ndicates f<br>ing at full<br>Indicator<br>that this<br>ble Indica | hat the o<br>rate.<br>is a diffe | controlle<br>erential s | amp      |
|          |          |         |         |         |         |         |         |          |            | back-to<br>continu<br>Differer<br>When s<br>Temp S                     | -back, this ir<br>busly sample<br>tial Sample<br>et, indicates<br>ensor Samp<br>et, indicates | ndicates f<br>ing at full<br>Indicator<br>that this<br>ble Indica | hat the o<br>rate.<br>is a diffe | controlle<br>erential s | amp      |
|          |          |         |         |         |         |         |         |          |            | back-to<br>continu<br>Differer<br>When s<br>Temp S<br>When s<br>sample | -back, this ir<br>busly sample<br>tial Sample<br>et, indicates<br>ensor Samp<br>et, indicates | ndicates f<br>ing at full<br>Indicator<br>that this<br>ole Indica | hat the o<br>rate.<br>is a diffe | controlle<br>erential s | ampl     |

ADC Test Mode Loopback (ADCTMLB)

Base 0x4003.8000 Offset 0x100 Type R/W, reset 0x0

# 12 Universal Asynchronous Receivers/Transmitters (UARTs)


The Stellaris<sup>®</sup> Universal Asynchronous Receiver/Transmitter (UART) provides fully programmable, 16C550-type serial interface characteristics. The LM3S6422 controller is equipped with one UART module.

The UART has the following features:

- Separate transmit and receive FIFOs
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Programmable baud-rate generator allowing rates up to 1.5625 Mbps
- Standard asynchronous communication bits for start, stop, and parity
- False start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics:
  - 5, 6, 7, or 8 data bits
  - Even, odd, stick, or no-parity bit generation/detection
  - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing:
  - Programmable use of IrDA Serial Infrared (SIR) or UART input/output
  - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
  - Support of normal 3/16 and low-power (1.41-2.23 µs) bit durations
  - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration

# 12.1 Block Diagram

#### Figure 12-1. UART Module Block Diagram



# 12.2 Functional Description

Each Stellaris<sup>®</sup> UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.

The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 294). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.


The UART peripheral also includes a serial IR (SIR) encoder/decoder block that can be connected to an infrared transceiver to implement an IrDA SIR physical layer. The SIR function is programmed using the UARTCTL register.

### 12.2.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 12-2 on page 277 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

#### Figure 12-2. UART Character Frame



## 12.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 290) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 291). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the BRD and *BRDF* is the fractional part, separated by a decimal place.)

BRD = BRDI + BRDF = UARTSysClk / (16 \* Baud Rate)

where UARTSysClk is the system clock connected to the UART.

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

UARTFBRD[DIVFRAC] = integer(BRDF \* 64 + 0.5)

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control, High Byte (UARTLCRH)** register (see page 292), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- UARTIBRD write, UARTFBRD write, and UARTLCRH write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

### 12.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit

FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 287) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 276).

The start bit is valid if UnRx is still low on the eighth cycle of Baud16, otherwise a false start bit is detected and it is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 285). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if UnRx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

## 12.2.4 Serial IR (SIR)

The UART peripheral includes an IrDA serial-IR (SIR) encoder/decoder block. The IrDA SIR block provides functionality that converts between an asynchronous UART data stream, and half-duplex serial SIR interface. No analog processing is performed on-chip. The role of the SIR block is to provide a digital encoded output, and decoded input to the UART. The UART signal pins can be connected to an infrared transceiver to implement an IrDA SIR physical layer link. The SIR block has two modes of operation:

- In normal IrDA mode, a zero logic level is transmitted as high pulse of 3/16th duration of the selected baud rate bit period on the output pin, while logic one levels are transmitted as a static LOW signal. These levels control the driver of an infrared transmitter, sending a pulse of light for each zero. On the reception side, the incoming light pulses energize the photo transistor base of the receiver, pulling its output LOW. This drives the UART input pin LOW.
- In low-power IrDA mode, the width of the transmitted infrared pulse is set to three times the period of the internally generated IrLPBaud16 signal (1.63 µs, assuming a nominal 1.8432 MHz frequency) by changing the appropriate bit in the UARTCR register. See page 289 for more information on IrDA low-power pulse-duration configuration.

Figure 12-3 on page 279 shows the UART transmit and receive signals, with and without IrDA modulation.




Figure 12-3. IrDA Data Modulation

In both normal and low-power IrDA modes:

- During transmission, the UART data bit is used as the base for encoding
- During reception, the decoded bits are transferred to the UART receive logic

The IrDA SIR physical layer specifies a half-duplex communication link, with a minimum 10 ms delay between transmission and reception. This delay must be generated by software because it is not automatically supported by the UART. The delay is required because the infrared receiver electronics might become biased, or even saturated from the optical power coupled from the adjacent transmitter LED. This delay is known as latency, or receiver setup time.

#### 12.2.5 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 283). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 292).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 287) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 296). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8,  $\frac{1}{4}$ ,  $\frac{1}{2}$ ,  $\frac{3}{4}$ , and 7/8. For example, if the  $\frac{1}{4}$  option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the  $\frac{1}{2}$  mark.

#### 12.2.6 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error

- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 301).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM**) register (see page 298) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 300).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 302).

The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the **UARTICR** register.

#### 12.2.7 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 294). In loopback mode, data transmitted on UnTx is received on the UnRx input.

### 12.2.8 IrDA SIR block

The IrDA SIR block contains an IrDA serial IR (SIR) protocol encoder/decoder. When enabled, the SIR block uses the UnTx and UnRx pins for the SIR protocol, which should be connected to an IR transceiver.

The SIR block can receive and transmit, but it is only half-duplex so it cannot do both at the same time. Transmission must be stopped before data can be received. The IrDA SIR physical layer specifies a minimum 10-ms delay between transmission and reception.

# 12.3 Initialization and Configuration

To use the UART, the peripheral clock must be enabled by setting the UART0 bit in the **RCGC1** register.

This section discusses the steps that are required to use a UART module. For this example, the UART clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit

- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 277, the BRD can be calculated:

BRD = 20,000,000 / (16 \* 115,200) = 10.8507

which means that the DIVINT field of the **UARTIBRD** register (see page 290) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 291) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the UARTCTL register.
- 2. Write the integer portion of the BRD to the UARTIBRD register.
- 3. Write the fractional portion of the BRD to the UARTFBRD register.
- 4. Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- 5. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

## 12.4 Register Map

Table 12-1 on page 281 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

- UART0: 0x4000.C000
- **Note:** The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 294) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Table 12-1. UART Register Map

| Offset | Name            | Туре | Reset       | Description                       | See<br>page |
|--------|-----------------|------|-------------|-----------------------------------|-------------|
| 0x000  | UARTDR          | R/W  | 0x0000.0000 | UART Data                         | 283         |
| 0x004  | UARTRSR/UARTECR | R/W  | 0x0000.0000 | UART Receive Status/Error Clear   | 285         |
| 0x018  | UARTFR          | RO   | 0x0000.0090 | UART Flag                         | 287         |
| 0x020  | UARTILPR        | R/W  | 0x0000.0000 | UART IrDA Low-Power Register      | 289         |
| 0x024  | UARTIBRD        | R/W  | 0x0000.0000 | UART Integer Baud-Rate Divisor    | 290         |
| 0x028  | UARTFBRD        | R/W  | 0x0000.0000 | UART Fractional Baud-Rate Divisor | 291         |

| Offset | Name          | Туре | Reset       | Description                      | See<br>page |
|--------|---------------|------|-------------|----------------------------------|-------------|
| 0x02C  | UARTLCRH      | R/W  | 0x0000.0000 | UART Line Control                | 292         |
| 0x030  | UARTCTL       | R/W  | 0x0000.0300 | UART Control                     | 294         |
| 0x034  | UARTIFLS      | R/W  | 0x0000.0012 | UART Interrupt FIFO Level Select | 296         |
| 0x038  | UARTIM        | R/W  | 0x0000.0000 | UART Interrupt Mask              | 298         |
| 0x03C  | UARTRIS       | RO   | 0x0000.000F | UART Raw Interrupt Status        | 300         |
| 0x040  | UARTMIS       | RO   | 0x0000.0000 | UART Masked Interrupt Status     | 301         |
| 0x044  | UARTICR       | W1C  | 0x0000.0000 | UART Interrupt Clear             | 302         |
| 0xFD0  | UARTPeriphID4 | RO   | 0x0000.0000 | UART Peripheral Identification 4 | 304         |
| 0xFD4  | UARTPeriphID5 | RO   | 0x0000.0000 | UART Peripheral Identification 5 | 305         |
| 0xFD8  | UARTPeriphID6 | RO   | 0x0000.0000 | UART Peripheral Identification 6 | 306         |
| 0xFDC  | UARTPeriphID7 | RO   | 0x0000.0000 | UART Peripheral Identification 7 | 307         |
| 0xFE0  | UARTPeriphID0 | RO   | 0x0000.0011 | UART Peripheral Identification 0 | 308         |
| 0xFE4  | UARTPeriphID1 | RO   | 0x0000.0000 | UART Peripheral Identification 1 | 309         |
| 0xFE8  | UARTPeriphID2 | RO   | 0x0000.0018 | UART Peripheral Identification 2 | 310         |
| 0xFEC  | UARTPeriphID3 | RO   | 0x0000.0001 | UART Peripheral Identification 3 | 311         |
| 0xFF0  | UARTPCellID0  | RO   | 0x0000.000D | UART PrimeCell Identification 0  | 312         |
| 0xFF4  | UARTPCellID1  | RO   | 0x0000.00F0 | UART PrimeCell Identification 1  | 313         |
| 0xFF8  | UARTPCellID2  | RO   | 0x0000.0005 | UART PrimeCell Identification 2  | 314         |
| 0xFFC  | UARTPCellID3  | RO   | 0x0000.00B1 | UART PrimeCell Identification 3  | 315         |

# 12.5 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

# Register 1: UART Data (UARTDR), offset 0x000

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

| UAR <sup>-</sup><br>Offse | RT Data<br>F0 base: 0<br>t 0x000<br>R/W, rese | )x4000.C  | 000         |         |         |                                       |         |  |  |                        |                        |                        |                       |                        |  |                   |  |  |  |
|---------------------------|---|-----------|-------------|---------|---------|---------------------------------------|---------|--|--|------------------------|------------------------|------------------------|-----------------------|------------------------|--|-------------------|--|--|--|
|                           | 31  | 30        | 29          | 28      | 27      | 26                                    | 25      | 24   | 23   | 22                     | 21                     | 20                     | 19                    | 18                     | 17   | 16                |  |  |  |
|                           |   |           |             |         |         |                                       |         | rese   | erved  | 1                      |                        |                        |                       |                        | 1  | •                 |  |  |  |
| Туре                      | RO  | RO        | RO          | RO      | RO      | RO                                    | RO      | RO   | RO   | RO                     | RO                     | RO                     | RO                    | RO                     | RO   | RO                |  |  |  |
| Reset                     | 0   | 0         | 0           | 0       | 0       | 0                                     | 0       | 0  | 0  | 0                      | 0                      | 0                      | 0                     | 0                      | 0  | 0                 |  |  |  |
| I                         | 15  | 14        | 13          | 12      | 11      | 10                                    | 9       | 8  | 7  | 6                      | 5                      | 4                      | 3                     | 2                      | 1  | 0                 |  |  |  |
|                           |   |           | erved       |         | OE      | BE                                    | PE      | FE   |  |                        |                        |                        | TA<br>L               |                        |  |                   |  |  |  |
| Type<br>Reset             | RO<br>0                                       | RO<br>0   | RO<br>0     | RO<br>0 | RO<br>0 | RO<br>0                               | RO<br>0 | RO<br>0  | R/W<br>0                                     | R/W<br>0               | R/W<br>0               | R/W<br>0               | R/W<br>0              | R/W<br>0               | R/W<br>0   | R/W<br>0          |  |  |  |
|                           |   |           |             |         |         |                                       |         |  |  |                        |                        |                        |                       |                        |  |                   |  |  |  |
| E                         | Bit/Field                                     | ield Name |             | Ту      | ре      | Reset                                 | Des     | cription   |  |                        |                        |                        |                       |                        |  |                   |  |  |  |
|                           | 31:12   |           | reserved RO |         |         | 0                                     | 0       | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation. |  |                        |                        |                        |                       |                        |  |                   |  |  |  |
|                           | 11  | OE R      |             |         | 0       | 0 UART Overrun Error                  |         |  |  |                        |                        |                        |                       |                        |  |                   |  |  |  |
|                           |   |           |             |         |         | The OE values are defined as follows: |         |  |  |                        |                        |                        |                       |                        |  |                   |  |  |  |
|                           |   |           |             |         |         |                                       |         | Val  | ue Desc                                      | ription                |                        |                        |                       |                        |  |                   |  |  |  |
|                           |   |           |             |         |         |                                       |         | 0  |  | e has be               | en no da               | ata loss (             | due to a              | FIFO ov                | errun.   |                   |  |  |  |
|                           |   |           |             |         |         |                                       |         | <ol> <li>New data was received when the FIFO was full, resulting in<br/>data loss.</li> </ol>  |  |                        |                        |                        |                       |                        |  |                   |  |  |  |
|                           |   |           |             |         |         |                                       |         |  | data   | IOSS.                  |                        |                        |                       |                        |  |                   |  |  |  |
|                           | 10  |           | BE          |         | R       | 0                                     | 0       | UAF  | RT Break                                     | Error                  |                        |                        |                       |                        |  |                   |  |  |  |
|                           |   |           |             |         |         |                                       |         | the  | receive o                                    | data inpu              | t was he               | eld Low f              | or longe              | r than a               | ected, indicating that<br>han a full-word<br>and stop bits). |                   |  |  |  |
|                           |   |           |             |         |         |                                       |         | the<br>FIF0  | IFO moo<br>FIFO. W<br>O. The n<br>s to a 1 ( | hen a bro<br>ext chara | eak occu<br>acter is c | irs, only<br>only enal | one 0 ch<br>oled afte | aracter i<br>r the rec | s loaded<br>eived da   | into the ta input |  |  |  |
|                           | 9   |           | PE          |         | R       | 0                                     | 0       | UAF  | RT Parity                                    | Error                  |                        |                        |                       |                        |  |                   |  |  |  |
|                           |   |           |             |         |         |                                       |         |  | s bit is se<br>match th                      |                        | •                      | •                      |                       |                        |  |                   |  |  |  |
|                           |   |           |             |         |         |                                       |         |  | IFO moc<br>FIFO.                             | le, this e             | rror is as             | sociated               | l with the            | e charac               | ter at the   | e top of          |  |  |  |

July 25, 2008

| Bit/Field | Name | Туре | Reset | Description  |
|-----------|------|------|-------|--|
| 8         | FE   | RO   | 0     | UART Framing Error   |
|           |      |      |       | This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1). |
| 7:0       | DATA | R/W  | 0     | Data Transmitted or Received   |
|           |      |      |       | When written, the data that is to be transmitted via the UART. When                                      |

read, the data that was received by the UART.

284

# Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The **UARTRSR/UARTECR** register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

The **UARTRSR** register cannot be written.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

#### Read-Only Receive Status (UARTRSR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 Offset 0x004

Type RO, reset 0x0000.0000

|               | 31        | 30      | 29      | 28      | 27      | 26         | 25      | 24          | 23                  | 22         | 21        | 20                       | 19         | 18         | 17        | 16       |  |  |  |
|---------------|-----------|---------|---------|---------|---------|------------|---------|-------------|---------------------|------------|-----------|--------------------------|------------|------------|-----------|----------|--|--|--|
|               |           | 1       | 1       | 1       | 1       |            | 1 I     | rese        | rved                |            | r         | 1                        |            | 1          |           |          |  |  |  |
| _             |           |         |         |         | L       |            |         |             | L                   |            |           |                          |            |            |           |          |  |  |  |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0 | RO<br>0     | RO<br>0             | RO<br>0    | RO<br>0   | RO<br>0                  | RO<br>0    | RO<br>0    | RO<br>0   | RO<br>0  |  |  |  |
| Reser         | Ū         | Ũ       | Ŭ       | Ũ       | Ũ       | Ū          | Ŭ       | Ū           | Ũ                   | Ū          | 0         | Ũ                        | Ŭ          | Ũ          | 0         | Ũ        |  |  |  |
|               | 15        | 14      | 13      | 12      | 11      | 10         | 9       | 8           | 7                   | 6          | 5         | 4                        | 3          | 2          | 1         | 0        |  |  |  |
|               |           | •       | •       | •       |         | res        | erved   |             |                     |            |           | •                        | OE         | BE         | PE        | FE       |  |  |  |
| Туре          | RO        | RO      | RO      | RO      | RO      | RO         | RO      | RO          | RO                  | RO         | RO        | RO                       | RO         | RO         | RO        | RO       |  |  |  |
| Reset         | 0         | 0       | 0       | 0       | 0       | 0          | 0       | 0           | 0                   | 0          | 0         | 0                        | 0          | 0          | 0         | 0        |  |  |  |
|               |           |         |         |         |         |            |         |             |                     |            |           |                          |            |            |           |          |  |  |  |
| E             | Bit/Field |         | Nar     | ne      | Ту      | Type Reset |         | Description |                     |            |           |                          |            |            |           |          |  |  |  |
|               |           |         |         |         |         |            |         |             |                     |            |           |                          |            |            |           |          |  |  |  |
|               | 31:4      |         | resei   | rved    | R       | 0          | 0       |             |                     |            |           | he value                 |            |            |           |          |  |  |  |
|               |           |         |         |         |         |            |         |             |                     |            |           | ucts, the                |            |            | ed bit sl | hould be |  |  |  |
|               |           |         |         |         |         |            |         | pres        | served a            | cross a r  | ead-mo    | dify-write               | operation  | on.        |           |          |  |  |  |
|               | 3         |         | 0       | E       | R       | 0          | 0       | UAF         | RT Overr            | un Error   |           |                          |            |            |           |          |  |  |  |
|               |           |         |         |         |         |            |         | W/b/        | on thia hi          | t in not t | a 1 data  | is receiv                | ad and     | the EIEC   | ia alroc  | dy full  |  |  |  |
|               |           |         |         |         |         |            |         |             |                     |            | -         | rite to <b>U</b>         |            |            |           | auy iun. |  |  |  |
|               |           |         |         |         |         |            |         | <b>T</b> 1  |                     |            |           |                          |            |            |           |          |  |  |  |
|               |           |         |         |         |         |            |         |             |                     |            |           | alid since<br>ents of th |            |            |           |          |  |  |  |
|               |           |         |         |         |         |            |         |             |                     |            |           | data in c                |            | •          |           | witten.  |  |  |  |
|               |           |         |         |         |         |            |         |             | <b>e</b> . <b>e</b> |            | 000 010   |                          |            | sinpty an  |           |          |  |  |  |
|               | 2         |         | BI      | E       | R       | 0          | 0       | UAF         | UART Break Error    |            |           |                          |            |            |           |          |  |  |  |
|               |           |         |         |         |         |            |         | This        | s bit is se         | t to 1 wh  | nen a bre | eak cond                 | ition is d | etected.   | indicatir | na that  |  |  |  |
|               |           |         |         |         |         |            |         |             |                     |            |           | neld Low                 |            |            |           | •        |  |  |  |
|               |           |         |         |         |         |            |         | tran        | smission            | i time (de | efined a  | s start, da              | ata, parit | ty, and st | op bits). |          |  |  |  |
|               |           |         |         |         |         |            |         | This        | s bit is cle        | eared to   | 0 by a w  | rite to <b>U</b>         | ARTEC      | <b>ર</b> . |           |          |  |  |  |
|               |           |         |         |         |         |            |         | ln E        |                     | la thia a  | rror io o | ssociated                | l with the | ohorod     | or at the | top of   |  |  |  |
|               |           |         |         |         |         |            |         |             |                     |            |           | urs, only (              |            |            |           |          |  |  |  |
|               |           |         |         |         |         |            |         |             |                     |            |           | only enat                |            |            |           |          |  |  |  |
|               |           |         |         |         |         |            |         |             |                     |            |           | nd the ne                |            |            |           |          |  |  |  |
|               |           |         |         |         |         |            |         | -           | ·                   | Ŭ          | , i       |                          |            |            |           |          |  |  |  |
|               |           |         |         |         |         |            |         |             |                     |            |           |                          |            |            |           |          |  |  |  |
|               |           |         |         |         |         |            |         |             |                     |            |           |                          |            |            |           |          |  |  |  |

| Bit/Field | Name | Туре | Reset | Description  |
|-----------|------|------|-------|--|
| 1         | PE   | RO   | 0     | UART Parity Error  |
|           |      |      |       | This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the <b>UARTLCRH</b> register. |
|           |      |      |       | This bit is cleared to 0 by a write to <b>UARTECR</b> .  |
| 0         | FE   | RO   | 0     | UART Framing Error   |
|           |      |      |       | This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).   |
|           |      |      |       | This bit is cleared to 0 by a write to <b>UARTECR</b> .  |
|           |      |      |       | In FIFO mode, this error is associated with the character at the top of the FIFO.  |

### Write-Only Error Clear (UARTECR) Register

#### UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 Offset 0x004 Type WO, reset 0x0000.0000

| -             | 31        | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23   | 22        | 21       | 20        | 19         | 18       | 17         | 16       |  |  |  |
|---------------|-----------|---------|---------|---------|---------|---------|---------|---------|--|-----------|----------|-----------|------------|----------|------------|----------|--|--|--|
|               |           |         | 1       |         |         |         | г т     | rese    | erved  |           |          | 1         |            | 1        | 1          |          |  |  |  |
| Type<br>Reset | WO<br>0   | WO<br>0 | WO<br>0 | WO<br>0 | WO<br>0 | WO<br>0 | WO<br>0 | WO<br>0 | WO<br>0  | WO<br>0   | WO<br>0  | WO<br>0   | WO<br>0    | WO<br>0  | WO<br>0    | WO<br>0  |  |  |  |
| Reset         |           |         |         |         |         |         |         |         |  |           |          |           |            |          |            |          |  |  |  |
|               | 15        | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7  | 6         | 5        | 4         | 3          | 2        | 1          | 0        |  |  |  |
|               | reserved  |         |         |         |         |         |         |         |  |           |          | DA        | TΑ         | 1        | 1          | •        |  |  |  |
| Туре          | WO        | WO      | WO      | WO      | WO      | WO      | WO      | WO      | WO   | WO        | WO       | WO        | WO         | WO       | WO         | WO       |  |  |  |
| Reset         | 0         | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0  | 0         | 0        | 0         | 0          | 0        | 0          | 0        |  |  |  |
| E             | Bit/Field |         | Nam     | ie      | Туре    |         | Reset   | Des     | Description  |           |          |           |            |          |            |          |  |  |  |
|               | 31:8      |         | reserv  | ved     | WO      |         | 0       | com     | ftware should not rely on the value of a reserved bit. To provide npatibility with future products, the value of a reserved bit should be served across a read-modify-write operation. |           |          |           |            |          |            |          |  |  |  |
|               | 7:0       |         | DAT     | A       | W       | 0       | 0       | Erro    | or Clear   |           |          |           |            |          |            |          |  |  |  |
|               |           |         |         |         |         |         |         | Aw      | rite to thi  | s registe | r of any | data clea | ars the fr | aming, p | arity, bre | eak, and |  |  |  |

overrun flags.

# Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

| Offset        | T0 base: (<br>t 0x018 | 0x4000.C        |            |         |  |                          |                          |  |                    |           |   |             |            |          |              |          |  |  |  |
|---------------|-----------------------|-----------------|------------|---------|--|--------------------------|--------------------------|--|--------------------|-----------|---|-------------|------------|----------|--------------|----------|--|--|--|
| Туре          | RO, rese<br>31        | t 0x0000.<br>30 | 0090<br>29 | 28      | 27   | 26                       | 25                       | 24   | 23                 | 22        | 21  | 20          | 19         | 18       | 17           | 16       |  |  |  |
| [             |                       |                 | I          | i .     | i  |                          | 1 1                      |  | rved               |           | i   | ì           |            | i        | 1 1          |          |  |  |  |
| Type<br>Reset | RO<br>0               | RO<br>0         | RO<br>0    | RO<br>0 | RO<br>0  | RO<br>0                  | RO<br>0                  | RO<br>0  | RO<br>0            | RO<br>0   | RO<br>0   | RO<br>0     | RO<br>0    | RO<br>0  | RO<br>0      | RO<br>0  |  |  |  |
| _             | 15                    | 14              | 13         | 12      | 11   | 10                       | 9                        | 8  | 7                  | 6         | 5   | 4           | 3          | 2        | 1            | 0        |  |  |  |
|               |                       |                 | 1          | rese    | rved   |                          | 1 1                      |  | TXFE               | RXFF      | TXFF  | RXFE        | BUSY       |          | reserved     |          |  |  |  |
| Type<br>Reset | RO<br>0               | RO<br>0         | RO<br>0    | RO<br>0 | RO<br>0  | RO<br>0                  | RO<br>0                  | RO<br>0  | RO<br>1            | RO<br>0   | RO<br>0   | RO<br>1     | RO<br>0    | RO<br>0  | RO<br>0      | RO<br>0  |  |  |  |
| В             | Bit/Field Name        |                 | ne         | Ту      | ре   | Reset                    | t Description            |  |                    |           |   |             |            |          |              |          |  |  |  |
|               | 31:8                  |                 | reserved   |         | R  | 0                        | 0                        | Software should not rely on the value of a reserved bit. To p<br>compatibility with future products, the value of a reserved bi<br>preserved across a read-modify-write operation. |                    |           |   |             |            |          |              |          |  |  |  |
|               | 7                     | TXFE RO         |            | 0       | 1  | UART Transmit FIFO Empty |                          |  |                    |           |   |             |            |          |              |          |  |  |  |
|               |                       |                 |            |         |  |                          |                          | The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.  |                    |           |   |             |            |          |              |          |  |  |  |
|               |                       |                 |            |         | If the FIFO is disabled (FEN is 0), this bit is set when the transmit holding register is empty. |                          |                          |  |                    |           |   |             |            |          |              |          |  |  |  |
|               |                       |                 |            |         |  |                          |                          | If the FIFO is enabled (FEN is 1), this bit is set when the transmit FIFO is empty.  |                    |           |   |             |            |          |              |          |  |  |  |
|               | 6                     |                 | RXF        | F       | R  | 0                        | 0 UART Receive FIFO Full |  |                    |           |   |             |            |          |              |          |  |  |  |
|               |                       |                 |            |         |  |                          |                          | The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.  |                    |           |   |             |            |          |              |          |  |  |  |
|               |                       |                 |            |         |  |                          |                          | lf th<br>is fu   |                    | receive   | eive holding register                             |             |            |          |              |          |  |  |  |
|               |                       |                 |            |         |  |                          |                          | If th  | e FIFO is          | enable    | d, this bit is set when the receive FIFO is full. |             |            |          |              |          |  |  |  |
|               | 5                     |                 | TXF        | F       | R  | 0                        | 0                        | UAF  | RT Trans           | mit FIFC  | ) Full  |             |            |          |              |          |  |  |  |
|               |                       |                 |            |         |  |                          |                          | The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.  |                    |           |   |             |            |          |              |          |  |  |  |
|               |                       |                 |            |         |  |                          |                          | lf th<br>is fu   |                    | s disable | d, this b   | it is set v | vhen the   | transm   | t holding    | register |  |  |  |
|               |                       |                 |            |         |  |                          |                          | If the FIFO is enabled, this bit is set when the transmit FIFO is fu   |                    |           |   |             |            |          |              |          |  |  |  |
|               | 4                     |                 | RXF        | E       | R  | 0                        | 1                        | UAF  | RT Recei           | ve FIFO   | Empty   |             |            |          |              |          |  |  |  |
|               |                       |                 |            |         |  |                          |                          |  | meaning<br>RTLCRH  | -         | •   | nds on tl   | ne state o | of the F | EN bit in th | ne       |  |  |  |
|               |                       |                 |            |         |  |                          |                          |  | e FIFO is<br>mpty. | s disable | d, this b   | it is set v | when the   | receive  | holding r    | egister  |  |  |  |
|               |                       |                 |            |         |  |                          |                          | If th  | e FIFO is          | s enable  | d, this bi  | t is set v  | when the   | receive  | FIFO is e    | empty.   |  |  |  |

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 3         | BUSY     | RO   | 0     | UART Busy   |
|           |          |      |       | When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.                         |
|           |          |      |       | This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).   |
| 2:0       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

### Register 4: UART IrDA Low-Power Register (UARTILPR), offset 0x020

The **UARTILPR** register is an 8-bit read/write register that stores the low-power counter divisor value used to derive the low-power SIR pulse width clock by dividing down the system clock (SysClk). All the bits are cleared to 0 when reset.

The internal IrLPBaud16 clock is generated by dividing down SysClk according to the low-power divisor value written to **UARTILPR**. The duration of SIR pulses generated when low-power mode is enabled is three times the period of the IrLPBaud16 clock. The low-power divisor value is calculated as follows:

ILPDVSR = SysClk / F<sub>IrLPBaud16</sub>

where F<sub>IrLPBaud16</sub> is nominally 1.8432 MHz.

You must choose the divisor so that  $1.42 \text{ MHz} < F_{IrLPBaud16} < 2.12 \text{ MHz}$ , which results in a low-power pulse duration of  $1.41-2.11 \mu s$  (three times the period of IrLPBaud16). The minimum frequency of IrLPBaud16 ensures that pulses less than one period of IrLPBaud16 are rejected, but that pulses greater than 1.4  $\mu s$  are accepted as valid pulses.

**Note:** Zero is an illegal value. Programming a zero value results in no IrLPBaud16 pulses being generated.

#### UART IrDA Low-Power Register (UARTILPR)

| UAR        | (i irda                            | LOW-F | ower Re  | egister ( | UARTIL   | PR)     |            |   |               |           |          |            |        |     |     |     |
|------------|------------------------------------|-------|----------|-----------|----------|---------|------------|---|---------------|-----------|----------|------------|--------|-----|-----|-----|
| Offset     | ſ0 base: (<br>t 0x020<br>R/W, rese |       |          |           |          |         |            |   |               |           |          |            |        |     |     |     |
|            | 31                                 | 30    | 29       | 28        | 27       | 26      | 25         | 24  | 23            | 22        | 21       | 20         | 19     | 18  | 17  | 16  |
| [          |                                    |       | i i      |           |          |         | i i        |   | rved          | ſ         | i        | Ì          | r<br>I |     | 1   | 1   |
| Туре       | RO                                 | RO    | RO       | RO        | RO       | RO      | RO         | RO  | RO            | RO        | RO       | RO         | RO     | RO  | RO  | RO  |
| Reset      | 0                                  | 0     | 0        | 0         | 0        | 0       | 0          | 0   | 0             | 0         | 0        | 0          | 0      | 0   | 0   | 0   |
|            | 15                                 | 14    | 13       | 12        | 11       | 10      | 9          | 8   | 7             | 6         | 5        | 4          | 3      | 2   | 1   | 0   |
| [          |                                    |       | i i      | rese      |          |         | i i        |   |               | ſ         | Î        |            | VSR    |     | 1   |     |
| Туре       | RO                                 | RO    | RO       | RO        | RO       | RO      | RO         | RO  | R/W           | R/W       | R/W      | R/W        | R/W    | R/W | R/W | R/W |
| Reset<br>B | ₀<br>it/Field                      | 0     | o<br>Nam | 0<br>Ie   | o<br>Tyj | o<br>De | 0<br>Reset | 0<br>Des  | 0<br>cription | 0         | 0        | 0          | 0      | 0   | 0   | 0   |
|            | 31:8 reserved RO 0                 |       |          |           |          |         |            | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |               |           |          |            |        |     |     |     |
|            | 7:0                                |       | ILPDV    | ′SR       | R/       | W       | 0x00       | IrDA  | Low-Po        | wer Div   | isor     |            |        |     |     |     |
|            |                                    |       |          |           |          |         |            | This  | is an 8-      | bit low-p | ower div | visor valu | ie.    |     |     |     |

### Register 5: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD=**0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 277 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

UART0 base: 0x4000.C000 Offset 0x024

Type R/W, reset 0x0000.0000

| 31         | 30                               | 29  | 28   | 27                     | ~~  |   |   |  |   |   |  |  |  |  |  |
|------------|----------------------------------|---|--|------------------------|---|---|---|--|---|---|--|--|--|--|--|
|            |                                  | -   | 20   | 21                     | 26  | 25  | 24  | 23   | 22  | 21  | 20   | 19   | 18   | 17   | 16   |
|            |                                  | 1   | 1  |                        |   |   | rese  | erved  | 1   |   |  | 1  |  | 1  | 1  |
| RO         | RO                               | RO  | RO   | RO                     | RO  | RO  | RO  | RO   | RO  | RO  | RO   | RO   | RO   | RO   | RO   |
| 0          | 0                                | 0   | 0  | 0                      | 0   | 0   | 0   | 0  | 0   | 0   | 0  | 0  | 0  | 0  | 0  |
| 15         | 14                               | 13  | 12   | 11                     | 10  | 9   | 8   | 7  | 6   | 5   | 4  | 3  | 2  | 1  | 0  |
|            |                                  | 1   | 1  |                        |   |   | DIV   | /INT   | 1   |   |  | 1  | 1  | 1  | 1  |
| R/W        | R/W                              | R/W   | R/W  | R/W                    | R/W   | R/W   | R/W   | R/W  | R/W   | R/W   | R/W  | R/W  | R/W  | R/W  | R/W  |
| 0          | 0                                | 0   | 0  | 0                      | 0   | 0   | 0   | 0  | 0   | 0   | 0  | 0  | 0  | 0  | 0  |
| Bit/Field  |                                  | Nan   | ne   | Ту                     | ре  | Reset   | Des   | cription   |   |   |  |  |  |  |  |
| 31:16 rese |                                  |   | ved  | R                      | C   | 0   | com   | patibility   | with futu   | ure prod  | ucts, the  | value of   | a reserv   | •  |  |
| 15:0       |                                  | DIVI  |  | R/                     |   | 0x0000  |   | _  | d-Rate D  |   |  |  |  |  |  |
|            | 0<br>15<br>R/W<br>0<br>Bit/Field | 0 0<br>15 14<br>R/W R/W<br>0 0<br>Bit/Field | 0 0 0<br>15 14 13<br>R/W R/W R/W<br>0 0 0<br>Bit/Field Nam | 0 0 0 0<br>15 14 13 12 | 0 0 0 0 0<br>15 14 13 12 11<br>R/W R/W R/W R/W R/W<br>0 0 0 0 0<br>Bit/Field Name Typ | 0       0       0       0       0       0         15       14       13       12       11       10         Image: Rel of the state o | 0       0       0       0       0       0       0         15       14       13       12       11       10       9         Image: State of the state of t | RO         O <tho< th=""> <tho< th=""> <tho< th=""> <t< td=""><td>0         0</td><td>RO         RO         <tho< th=""> <tho< th=""> <tho< th=""></tho<></tho<></tho<></td><td>RO         RO         RO&lt;</td><td>RO         RO         RO&lt;</td><td>RO         RO         RO&lt;</td><td>RO         RO         RO&lt;</td><td>RO         RO         RO&lt;</td></t<></tho<></tho<></tho<> | 0         0 | RO         O <tho< th=""> <tho< th=""> <tho< th=""></tho<></tho<></tho<> | RO         RO< | RO         RO< | RO         RO< | RO         RO< | RO         RO< |

### Register 6: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 277 for configuration details.

UART0 base: 0x4000.C000 Offset 0x028 Type R/W, reset 0x0000.0000 31 30 29 27 25 24 28 26 23 22 21 20 19 18 17 16 reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 DIVFRAC reserved Туре RO R/W R/W R/W R/W R/W R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Туре Reset 31:6 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. DIVFRAC 5:0 R/W 0x000 Fractional Baud-Rate Divisor

UART Fractional Baud-Rate Divisor (UARTFBRD)

### Register 7: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

#### UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 Offset 0x02C Type R/W, reset 0x0000.0000

|               | 31       | 30      | 29      | 28      | 27      | 26      | 25      | 24            | 23                      | 22           | 21         | 20          | 19              | 18         | 17          | 16       |
|---------------|----------|---------|---------|---------|---------|---------|---------|---------------|-------------------------|--------------|------------|-------------|-----------------|------------|-------------|----------|
|               |          |         |         | •       |         | -       |         | rese          | erved                   |              |            |             |                 |            | •           |          |
| Type<br>Reset | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0       | RO<br>0                 | RO<br>0      | RO<br>0    | RO<br>0     | RO<br>0         | RO<br>0    | RO<br>0     | RO<br>0  |
| Resei         |          |         |         |         |         |         |         |               |                         |              |            |             |                 |            |             |          |
| ſ             | 15       | 14      | 13      | 12      | 11      | 10      | 9       | 8             | 7                       | 6            | 5          | 4           | 3               | 2          | 1           | 0        |
|               |          |         |         |         | rved    |         |         |               | SPS                     |              | EN         | FEN         | STP2            | EPS        | PEN         | BRK      |
| Type<br>Reset | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0       | R/W<br>0                | R/W<br>0     | R/W<br>0   | R/W<br>0    | R/W<br>0        | R/W<br>0   | R/W<br>0    | R/W<br>0 |
|               | -        | -       | -       | -       | -       | -       | -       | -             | -                       | -            | -          | -           | -               | -          | -           | -        |
| В             | it/Field |         | Nam     | ne      | Ту      | ре      | Reset   | Des           | cription                |              |            |             |                 |            |             |          |
|               | 31:8     |         | reser   | ved     | R       | 0       | 0       | Soft          | ware sh                 | ould not     | relv on t  | he value    | of a res        | erved hit  |             | /ide     |
|               | 01.0     |         | 10001   |         |         | 0       | Ū       |               |                         |              |            |             | value of        |            |             |          |
|               |          |         |         |         |         |         |         | pres          | served a                | cross a r    | read-mo    | dify-write  | e operatio      | on.        |             |          |
|               | 7        |         | SP      | S       | R/      | W       | 0       | UAF           | RT Stick                | Parity So    | elect      |             |                 |            |             |          |
|               |          |         |         |         |         |         |         | Whe           | en bits 1,              | 2, and 7     | of UAR     | TLCRH       | are set, th     | ne parity  | bit is trai | nsmitted |
|               |          |         |         |         |         |         |         |               | checked<br>ty bit is t  |              |            |             | l 7 are se      | t and 2 i  | is cleare   | d, the   |
|               |          |         |         |         |         |         |         |               |                         |              |            |             |                 |            |             |          |
|               |          |         |         |         |         |         |         | VVne          | en this bi              | t is cleai   | red, stick | c parity is | s disable       | <b>d</b> . |             |          |
|               | 6:5      |         | WLE     | EN      | R/      | W       | 0       | UAF           | RT Word                 | Length       |            |             |                 |            |             |          |
|               |          |         |         |         |         |         |         |               | bits indi<br>ne as foll |              | number     | of data     | bits trans      | mitted o   | r receive   | ed in a  |
|               |          |         |         |         |         |         |         | Val           | ue Desc                 | ription      |            |             |                 |            |             |          |
|               |          |         |         |         |         |         |         | 0x            | 3 8 bits                | 6            |            |             |                 |            |             |          |
|               |          |         |         |         |         |         |         | 0x            | 2 7 bits                | 6            |            |             |                 |            |             |          |
|               |          |         |         |         |         |         |         | 0x            | 1 6 bits                | 6            |            |             |                 |            |             |          |
|               |          |         |         |         |         |         |         | 0x            | 0 5 bits                | s (defaul    | t)         |             |                 |            |             |          |
|               |          |         |         |         |         |         |         |               |                         |              |            |             |                 |            |             |          |
|               | 4        |         | FEI     | N       | R/      | W       | 0       | UAF           | RT Enab                 | e FIFOs      | ;          |             |                 |            |             |          |
|               |          |         |         |         |         |         |         | lf thi<br>mod |                         | et to 1, tra | ansmit a   | nd receiv   | /e FIFO b       | ouffers ar | re enable   | ed (FIFO |
|               |          |         |         |         |         |         |         |               | en cleare<br>ome 1-b    | -            |            |             | ed (Chara<br>s. | acter mo   | de). The    | FIFOs    |
|               | 3        |         | STF     | 2       | R/      | W       | 0       | UAF           | RT Two S                | Stop Bits    | Select     |             |                 |            |             |          |
|               |          |         |         |         |         |         |         | lf th         | is bit is s             | et to 1, t   | wo stop    | bits are    | transmitt       | ed at the  | e end of    | a frame. |
|               |          |         |         |         |         |         |         |               |                         |              |            |             | two stop        |            |             |          |
|               |          |         |         |         |         |         |         |               |                         |              |            |             |                 |            |             |          |

least two frames (character periods). For normal use, this bit must be

| Bit/Field | Name | Туре | Reset | Description   |
|-----------|------|------|-------|---|
| 2         | EPS  | R/W  | 0     | UART Even Parity Select   |
|           |      |      |       | If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.   |
|           |      |      |       | When cleared to 0, then odd parity is performed, which checks for an odd number of 1s.  |
|           |      |      |       | This bit has no effect when parity is disabled by the ${\tt PEN}$ bit.  |
| 1         | PEN  | R/W  | 0     | UART Parity Enable  |
|           |      |      |       | If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.   |
| 0         | BRK  | R/W  | 0     | UART Send Break   |
|           |      |      |       | If this bit is set to 1, a Low level is continually output on the UnTX output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at |

cleared to 0.

### Register 8: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

- The **UARTCTL** register should not be changed while the UART is enabled or else the results Note: are unpredictable. The following sequence is recommended for making changes to the **UARTCTL** register.
  - 1. Disable the UART.
  - Wait for the end of transmission or reception of the current character. 2.
  - Flush the transmit FIFO by disabling bit 4 (FEN) in the line control register (UARTLCRH). 3.
  - Reprogram the control register. 4.
  - Enable the UART. 5.

#### UART Control (UARTCTL)

UART0 base: 0x4000.C000 Offset 0x030 Type R/W, reset 0x0000.0300 31 30 28 27 26 25 24 22 21 20 19 17 16 29 23 18 reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 13 12 11 10 9 8 7 6 5 3 2 0 14 1 RXE TXE LBE SIRLP SIREN UARTEN reserved reserved RO RO RO RO RO RO R/W R/W R/W RO RO RO RO R/W R/W R/W Туре 0 0 0 0 0 0 Reset 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 31:10 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 9 RXE R/W 1 **UART Receive Enable** If this bit is set to 1, the receive section of the UART is enabled. When the UART is disabled in the middle of a receive, it completes the current character before stopping. Note: To enable reception, the UARTEN bit must also be set. 8 TXE R/W **UART Transmit Enable** 1 If this bit is set to 1, the transmit section of the UART is enabled. When the UART is disabled in the middle of a transmission, it completes the current character before stopping. Note: To enable transmission, the UARTEN bit must also be set.

| Bit/Field | Name     | Туре | Reset | Description  |
|-----------|----------|------|-------|--|
| 7         | LBE      | R/W  | 0     | UART Loop Back Enable<br>If this bit is set to 1, the UnTX path is fed through the UnRX path.  |
| 6:3       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |
| 2         | SIRLP    | R/W  | 0     | UART SIR Low Power Mode  |
|           |          |      |       | This bit selects the IrDA encoding mode. If this bit is cleared to 0,<br>low-level bits are transmitted as an active High pulse with a width of<br>3/16th of the bit period. If this bit is set to 1, low-level bits are transmitted<br>with a pulse width which is 3 times the period of the IrLPBaud16 input<br>signal, regardless of the selected bit rate. Setting this bit uses less power,<br>but might reduce transmission distances. See page 289 for more<br>information. |
| 1         | SIREN    | R/W  | 0     | UART SIR Enable  |
|           |          |      |       | If this bit is set to 1, the IrDA SIR block is enabled, and the UART will transmit and receive data using SIR protocol.  |
| 0         | UARTEN   | R/W  | 0     | UART Enable  |
|           |          |      |       | If this bit is set to 1, the UART is enabled. When the UART is disabled<br>in the middle of transmission or reception, it completes the current  |

character before stopping.

UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000

### Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The UARTIFLS register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the UARTRIS register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

| Offse         | t 0x034  | et 0x000 |         |         |         |         |         |         |            |                                    |          |            |          |           |          |          |
|---------------|----------|----------|---------|---------|---------|---------|---------|---------|------------|------------------------------------|----------|------------|----------|-----------|----------|----------|
|               | 31       | 30       | 29      | 28      | 27      | 26      | 25      | 24      | 23         | 22                                 | 21       | 20         | 19       | 18        | 17       | 16       |
|               |          |          | 1       |         | 1       | r       |         | reser   | ved        | 1                                  |          |            |          |           | 1        |          |
| Type<br>Reset | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0                            | RO<br>0  | RO<br>0    | RO<br>0  | RO<br>0   | RO<br>0  | RO<br>0  |
| _             | 15       | 14       | 13      | 12      | 11      | 10      | 9       | 8       | 7          | 6                                  | 5        | 4          | 3        | 2         | 1        | 0        |
|               |          |          | 1       |         | rese    | rved    |         |         |            | 1                                  |          | RXIFLSEL   |          |           | TXIFLSEL |          |
| Type<br>Reset | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0                            | R/W<br>0 | R/W<br>1   | R/W<br>0 | R/W<br>0  | R/W<br>1 | R/W<br>0 |
|               |          |          |         |         |         |         |         |         |            |                                    |          |            |          |           |          |          |
| В             | it/Field |          | Nam     | ne      | Ту      | ре      | Reset   | Desc    | cription   |                                    |          |            |          |           |          |          |
|               | 31:6     |          | reserv  | ved     | R       | 0       | 0x00    | com     | patibility | ould not<br>with futu<br>cross a r | ure prod | ucts, the  | value of | a reserv  | •        |          |
|               | 5:3      |          | RXIFL   | SEL     | R       | W       | 0x2     | UAR     | T Rece     | ive Interr                         | upt FIFC | ) Level S  | Select   |           |          |          |
|               |          |          |         |         |         |         |         | The     | trigger p  | points for                         | the rece | eive inter | rupt are | as follov | ws:      |          |
|               |          |          |         |         |         |         |         | Val     | lue De     | escription                         | 1        |            |          |           |          |          |
|               |          |          |         |         |         |         |         | 0>      | ٥ R        | K FIFO ≥                           | 1/8 full |            |          |           |          |          |
|               |          |          |         |         |         |         |         | 0>      | (1 R)      | K FIFO ≥                           | ¼ full   |            |          |           |          |          |
|               |          |          |         |         |         |         |         | 0>      |            | <pre>K FIFO ≥</pre>                | ``       | efault)    |          |           |          |          |
|               |          |          |         |         |         |         |         | 0>      |            | < FIFO ≥                           |          |            |          |           |          |          |
|               |          |          |         |         |         |         |         | 0>      |            | K FIFO ≥                           | 7/8 full |            |          |           |          |          |
|               |          |          |         |         |         |         |         | 0x5-    | -0x7 Re    | eserved                            |          |            |          |           |          |          |

296

| Bit/Field | Name     | Туре | Reset | Description  |
|-----------|----------|------|-------|--|
| 2:0       | TXIFLSEL | R/W  | 0x2   | DescriptionUART Transmit Interrupt FIFO Level SelectThe trigger points for the transmit interrupt are as follows:ValueDescription $0x0$ TX FIFO $\leq 1/8$ full $0x1$ TX FIFO $\leq 1/8$ full $0x2$ TX FIFO $\leq 1/4$ full $0x3$ TX FIFO $\leq 1/2$ full (default) $0x3$ TX FIFO $\leq 7/8$ full $0x4$ TX FIFO $\leq 7/8$ full $0x5$ - $0x7$ Reserved |
|           |          |      |       |  |

UART Interrupt Mask (UARTIM)

### Register 10: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

#### UART0 base: 0x4000.C000 Offset 0x038 Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Type Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 13 12 10 9 8 7 6 5 3 2 0 14 11 4 1 OEIM FEIM reserved BEIM PEIM RTIM TXIM RXIM reserved R/W R/W R/W R/W R/W R/W R/W RO RO RO RO RO RO RO RO RO Туре 0 0 0 0 0 0 0 Reset 0 0 0 0 0 0 0 0 0 **Bit/Field** Reset Description Name Type 0x00 31:11 reserved RO Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 10 OEIM R/W 0 UART Overrun Error Interrupt Mask On a read, the current mask for the OEIM interrupt is returned. Setting this bit to 1 promotes the OEIM interrupt to the interrupt controller. 9 BEIM R/W 0 UART Break Error Interrupt Mask On a read, the current mask for the BEIM interrupt is returned. Setting this bit to 1 promotes the BEIM interrupt to the interrupt controller. 8 PEIM R/W 0 UART Parity Error Interrupt Mask On a read, the current mask for the PEIM interrupt is returned. Setting this bit to 1 promotes the PEIM interrupt to the interrupt controller. 7 FEIM R/W 0 UART Framing Error Interrupt Mask On a read, the current mask for the FEIM interrupt is returned. Setting this bit to 1 promotes the FEIM interrupt to the interrupt controller. 6 RTIM R/W 0 UART Receive Time-Out Interrupt Mask On a read, the current mask for the RTIM interrupt is returned. Setting this bit to 1 promotes the RTIM interrupt to the interrupt controller. 5 TXIM R/W 0 **UART Transmit Interrupt Mask** On a read, the current mask for the TXIM interrupt is returned.

Setting this bit to 1 promotes the TXIM interrupt to the interrupt controller.

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 4         | RXIM     | R/W  | 0     | UART Receive Interrupt Mask   |
|           |          |      |       | On a read, the current mask for the RXIM interrupt is returned.   |
|           |          |      |       | Setting this bit to 1 promotes the $\ensuremath{\mathtt{RXIM}}$ interrupt to the interrupt controller.  |
| 3:0       | reserved | RO   | 0x00  | Software should not rely on the value of a reserved bit. To provide<br>compatibility with future products, the value of a reserved bit should be<br>preserved across a read-modify-write operation. |

### Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The UARTRIS register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

#### UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000 Offset 0x03C Type RO, reset 0x0000.000F

| _     | 31 | 30 | 29       | 28 | 27 | 26    | 25    | 24    | 23    | 22    | 21    | 20    | 19 | 18   | 17   | 16 |
|-------|----|----|----------|----|----|-------|-------|-------|-------|-------|-------|-------|----|------|------|----|
|       |    |    | ı ı      |    |    | i i   |       | rese  | rved  | 1     |       |       |    |      |      |    |
| Туре  | RO | RO | RO       | RO | RO | RO    | RO    | RO    | RO    | RO    | RO    | RO    | RO | RO   | RO   | RO |
| Reset | 0  | 0  | 0        | 0  | 0  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0  | 0    | 0    | 0  |
|       | 15 | 14 | 13       | 12 | 11 | 10    | 9     | 8     | 7     | 6     | 5     | 4     | 3  | 2    | 1    | 0  |
|       |    |    | reserved |    |    | OERIS | BERIS | PERIS | FERIS | RTRIS | TXRIS | RXRIS |    | rese | rved |    |
| Туре  | RO | RO | RO       | RO | RO | RO    | RO    | RO    | RO    | RO    | RO    | RO    | RO | RO   | RO   | RO |
| Reset | 0  | 0  | 0        | 0  | 0  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1  | 1    | 1    | 1  |

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 31:11     | reserved | RO   | 0x00  | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 10        | OERIS    | RO   | 0     | UART Overrun Error Raw Interrupt Status   |
|           |          |      |       | Gives the raw interrupt state (prior to masking) of this interrupt.   |
| 9         | BERIS    | RO   | 0     | UART Break Error Raw Interrupt Status   |
|           |          |      |       | Gives the raw interrupt state (prior to masking) of this interrupt.   |
| 8         | PERIS    | RO   | 0     | UART Parity Error Raw Interrupt Status  |
|           |          |      |       | Gives the raw interrupt state (prior to masking) of this interrupt.   |
| 7         | FERIS    | RO   | 0     | UART Framing Error Raw Interrupt Status   |
|           |          |      |       | Gives the raw interrupt state (prior to masking) of this interrupt.   |
| 6         | RTRIS    | RO   | 0     | UART Receive Time-Out Raw Interrupt Status  |
|           |          |      |       | Gives the raw interrupt state (prior to masking) of this interrupt.   |
| 5         | TXRIS    | RO   | 0     | UART Transmit Raw Interrupt Status  |
|           |          |      |       | Gives the raw interrupt state (prior to masking) of this interrupt.   |
| 4         | RXRIS    | RO   | 0     | UART Receive Raw Interrupt Status   |
|           |          |      |       | Gives the raw interrupt state (prior to masking) of this interrupt.   |
| 3:0       | reserved | RO   | 0xF   | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

### Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040

The UARTMIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

#### UART Masked Interrupt Status (UARTMIS)

. .

UART0 base: 0x4000.C000 Offset 0x040 Type RO, reset 0x0000.0000

~~

~

| _     | 31       | 30 | 29       | 28  | 27 | 26    | 25    | 24       | 23         | 22         | 21         | 20                    | 19         | 18        | 17         | 16       |
|-------|----------|----|----------|-----|----|-------|-------|----------|------------|------------|------------|-----------------------|------------|-----------|------------|----------|
|       |          |    | г т      |     |    |       |       | rese     | rved       | 1          |            |                       |            |           | 1          |          |
| Туре  | RO       | RO | RO       | RO  | RO | RO    | RO    | RO       | RO         | RO         | RO         | RO                    | RO         | RO        | RO         | RO       |
| Reset | 0        | 0  | 0        | 0   | 0  | 0     | 0     | 0        | 0          | 0          | 0          | 0                     | 0          | 0         | 0          | 0        |
| -     | 15       | 14 | 13       | 12  | 11 | 10    | 9     | 8        | 7          | 6          | 5          | 4                     | 3          | 2         | 1          | 0        |
|       | •        |    | reserved |     |    | OEMIS | BEMIS | PEMIS    | FEMIS      | RTMIS      | TXMIS      | RXMIS                 |            | rese      | erved      |          |
| Туре  | RO       | RO | RO       | RO  | RO | RO    | RO    | RO       | RO         | RO         | RO         | RO                    | RO         | RO        | RO         | RO       |
| Reset | 0        | 0  | 0        | 0   | 0  | 0     | 0     | 0        | 0          | 0          | 0          | 0                     | 0          | 0         | 0          | 0        |
| _     |          |    |          |     | -  |       |       | _        |            |            |            |                       |            |           |            |          |
| В     | it/Field |    | Nam      | е   | Ту | ре    | Reset | Des      | cription   |            |            |                       |            |           |            |          |
|       | 31:11    |    | reserv   | ed  | R  | 0     | 0x00  | Soft     | ware sho   | ould not   | rely on tl | ne value              | of a rese  | erved bit | t. To prov | vide     |
|       |          |    |          |     |    |       |       |          |            |            |            | ucts, the             |            |           | ed bit sh  | nould be |
|       |          |    |          |     |    |       |       | pres     | served a   | cross a r  | ead-mod    | lify-write            | operatio   | n.        |            |          |
|       | 10       |    | OEM      | IS  | R  | 0     | 0     | UAF      | RT Overr   | un Error   | Masked     | Interrup              | t Status   |           |            |          |
|       |          |    |          |     |    |       |       | Give     | es the ma  | asked in   | terrupt st | tate of th            | is interru | ipt.      |            |          |
|       | •        |    |          |     | _  | ~     |       |          |            |            |            |                       |            |           |            |          |
|       | 9        |    | BEM      | IS  | R  | 0     | 0     | UAH      | RI Break   | Error M    | asked In   | iterrupt S            | status     |           |            |          |
|       |          |    | PEMIS R  |     |    |       | Give  | es the m | asked in   | terrupt st | tate of th | is interru            | ipt.       |           |            |          |
|       | 8        |    | PEM      | IS  | R  | 0     | 0     | UAF      | RT Parity  | Error M    | asked In   | terrupt S             | Status     |           |            |          |
|       |          |    |          |     |    |       |       | Give     | es the ma  | asked in   | terrupt st | tate of th            | is interru | ıpt.      |            |          |
|       | _        |    |          |     | _  | ~     |       |          |            |            | •          |                       |            |           |            |          |
|       | 7        |    | FEM      | IS  | R  | 0     | 0     | UAF      | RT Frami   | ing Error  | Masked     | Interrup              | t Status   |           |            |          |
|       |          |    |          |     |    |       |       | Give     | es the m   | asked in   | terrupt si | tate of th            | is interru | ipt.      |            |          |
|       | 6        |    | RTM      | IS  | R  | 0     | 0     | UAF      | RT Recei   | ive Time   | -Out Mas   | sked Inte             | errupt Sta | atus      |            |          |
|       |          |    |          |     |    |       |       | Give     | es the ma  | asked in   | terrupt st | tate of th            | is interru | ıpt.      |            |          |
|       | 5        |    | ТХМІ     | IC  | R  | 0     | 0     |          | OT Trans   | mit Mael   | kad Intar  | rupt Stat             |            |           |            |          |
|       | 5        |    |          | 13  | К  | 0     | 0     |          |            |            |            | •                     |            |           |            |          |
|       |          |    |          |     |    |       |       | Give     | es the ma  | asked in   | terrupt st | tate of th            | is interru | ipt.      |            |          |
|       | 4        |    | RXM      | IS  | R  | 0     | 0     | UAF      | RT Recei   | ve Mask    | ed Interi  | upt Stati             | us         |           |            |          |
|       |          |    |          |     |    |       |       | Give     | es the m   | asked in   | terrupt st | tate of th            | is interru | ıpt.      |            |          |
|       | 3:0      |    | reserv   | red | R  | 0     | 0     | com      | patibility | with futu  | ure produ  | ne value<br>ucts, the | value of   | a reserv  |            |          |

preserved across a read-modify-write operation.

### Register 13: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

| UART<br>Offset | 0 base: (<br>0x044 | rupt Cle<br>0x4000.C<br>set 0x000 |                | RTICR)  |         |            |           |  |  |                                     |           |                                     |          |           |           |         |  |  |  |  |
|----------------|--------------------|-----------------------------------|----------------|---------|---------|------------|-----------|--|--|-------------------------------------|-----------|-------------------------------------|----------|-----------|-----------|---------|--|--|--|--|
| -              | 31                 | 30                                | 29             | 28      | 27      | 26         | 25        | 24   | 23   | 22                                  | 21        | 20                                  | 19       | 18        | 17        | 16      |  |  |  |  |
|                |                    |                                   |                |         |         | -          |           |  | rved   |                                     |           |                                     |          |           |           |         |  |  |  |  |
| Type<br>Reset  | RO<br>0            | RO<br>0                           | RO<br>0        | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0                             | RO<br>0   | RO<br>0                             | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0 |  |  |  |  |
| Γ              | 15                 | 14                                | 13<br>reserved | 12      | 11      | 10<br>OEIC | 9<br>BEIC | 8<br>PEIC  | 7<br>FEIC  | 6<br>RTIC                           | 5<br>TXIC | 4<br>RXIC                           | 3        | 2<br>rese | 1<br>rved | 0       |  |  |  |  |
| Type           | RO<br>0            | RO<br>0                           | RO<br>0        | RO<br>0 | RO<br>0 | W1C<br>0   | W1C<br>0  | W1C<br>0   | W1C<br>0   | W1C<br>0                            | W1C<br>0  | W1C<br>0                            | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0 |  |  |  |  |
| Reset          | U                  | U                                 | 0              | U       | 0       | U          | 0         | U  | 0  | 0                                   | U         | 0                                   | U        | 0         | 0         | 0       |  |  |  |  |
| В              | it/Field           |                                   | Nam            | e       | Ту      | ре         | Reset     | Des  | cription   |                                     |           |                                     |          |           |           |         |  |  |  |  |
| :              | 31:11              |                                   | reserv         | ved     | R       | 0          | 0x00      | com  | patibility   | with futu                           | ure prod  | he value<br>ucts, the<br>dify-write | value of | a reserv  |           |         |  |  |  |  |
|                | 10                 |                                   | OEI            | С       | W       | 1C         | 0         | Ove  | rrun Erro  | or Interru                          | pt Clear  |                                     |          |           |           |         |  |  |  |  |
|                |                    |                                   |                |         |         |            |           | Valı<br>0  | <ul> <li>The OEIC values are defined as follows:</li> <li>Value Description</li> <li>0 No effect on the interrupt.</li> <li>1 Clears interrupt.</li> </ul> |                                     |           |                                     |          |           |           |         |  |  |  |  |
|                | 9                  |                                   | BEI            | C       | W       | 1C         | 0         |  | ak Error<br>BEIC Va  |                                     |           | as follov                           | ws:      |           |           |         |  |  |  |  |
|                |                    |                                   |                |         |         |            |           | Valı<br>0<br>1   |  | ription<br>ffect on t<br>rs interru |           | upt.                                |          |           |           |         |  |  |  |  |
|                | 8                  |                                   | PEI            | С       | W       | 1C         | 0         |  | ty Error I   |                                     |           |                                     |          |           |           |         |  |  |  |  |
|                |                    |                                   |                |         |         |            |           | <ul> <li>The PEIC values are defined as follows:</li> <li>Value Description</li> <li>0 No effect on the interrupt.</li> <li>1 Clears interrupt.</li> </ul> |  |                                     |           |                                     |          |           |           |         |  |  |  |  |
|                | 7                  |                                   | FEI            | C       | W       | 1C         | 0         | Frar   | ning Erro  | or Interru                          | ıpt Clear |                                     |          |           |           |         |  |  |  |  |
|                |                    |                                   |                |         |         |            |           | The  | FEIC Va  | alues are                           | defined   | as follov                           | WS:      |           |           |         |  |  |  |  |
|                |                    |                                   |                |         |         |            |           | Valı<br>0<br>1   |  | ription<br>ffect on t<br>rs interru |           | rupt.                               |          |           |           |         |  |  |  |  |

| Bit/Field | Name     | Туре  | Reset | Description  |
|-----------|----------|-------|-------|--|
| 6         | RTIC     | W1C   | 0     | Receive Time-Out Interrupt Clear   |
|           |          |       |       | The RTIC values are defined as follows:  |
|           |          |       |       | Value Description  |
|           |          |       |       | 0 No effect on the interrupt.  |
|           |          |       |       | 1 Clears interrupt.  |
| 5         | TXIC     | W1C   | 0     | Transmit Interrupt Clear   |
| 0         | 1710     | in to | 0     | The TXIC values are defined as follows:  |
|           |          |       |       | Value Description  |
|           |          |       |       | 0 No effect on the interrupt.  |
|           |          |       |       | 1 Clears interrupt.  |
| 4         | RXIC     | W1C   | 0     | Receive Interrupt Clear  |
| т         | 1010     | WIG   | Ū     | The RXIC values are defined as follows:  |
|           |          |       |       | Value Description  |
|           |          |       |       | 0 No effect on the interrupt.  |
|           |          |       |       | 1 Clears interrupt.  |
| 3:0       | reserved | RO    | 0x00  | Software should not rely on the value of a reserved bit. To provide<br>compatibility with future products, the value of a reserved bit should l<br>preserved across a read-modify-write operation. |
|           |          |       |       | proterved doroso a read-modily-white operation.  |

be

### Register 14: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 Offset 0xFD0 Type RO, reset 0x0000.0000

|       | 31        | 30               | 29  | 28   | 27   | 26 | 25     | 24   | 23         | 22        | 21        | 20                                  | 19       | 18         | 17         | 16               |
|-------|-----------|------------------|-----|------|------|----|--------|------|------------|-----------|-----------|-------------------------------------|----------|------------|------------|------------------|
|       |           | 1                | 1   | 1    |      |    | · ·    | rese | rved       | 1         | 1         | 1                                   |          | 1          | 1          |                  |
| Туре  | RO        | RO               | RO  | RO   | RO   | RO | RO     | RO   | RO         | RO        | RO        | RO                                  | RO       | RO         | RO         | RO               |
| Reset | 0         | 0                | 0   | 0    | 0    | 0  | 0      | 0    | 0          | 0         | 0         | 0                                   | 0        | 0          | 0          | 0                |
|       | 15        | 14               | 13  | 12   | 11   | 10 | 9      | 8    | 7          | 6         | 5         | 4                                   | 3        | 2          | 1          | 0                |
|       |           | 1                | 1   | rese | rved |    |        |      |            | 1         | 1         | PI                                  | D4       | 1          | 1          | '                |
| Туре  | RO        | RO               | RO  | RO   | RO   | RO | RO     | RO   | RO         | RO        | RO        | RO                                  | RO       | RO         | RO         | RO               |
| Reset | 0         | 0                | 0   | 0    | 0    | 0  | 0      | 0    | 0          | 0         | 0         | 0                                   | 0        | 0          | 0          | 0                |
| E     | Bit/Field |                  | Nar | ne   | Ту   | ре | Reset  | Des  | cription   |           |           |                                     |          |            |            |                  |
|       | 31:8      | 31:8 reserved RO |     |      |      |    |        | com  | patibility | with fut  | ure prod  | he value<br>ucts, the<br>dify-write | value of | f a reserv | •          | vide<br>hould be |
|       | 7:0       |                  | PIE | )4   | R    | С  | 0x0000 | UAF  | RT Perip   | heral ID  | Register  | [7:0]                               |          |            |            |                  |
|       |           |                  |     |      |      |    |        | Can  | be use     | d by soft | ware to i | dentify th                          | ne prese | nce of th  | nis peripł | neral.           |

### Register 15: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 Offset 0xFD4 Type RO, reset 0x0000.0000

|       | 31        | 30 | 29     | 28   | 27   | 26 | 25             | 24   | 23        | 22          | 21       | 20                                    | 19       | 18        | 17         | 16     |
|-------|-----------|----|--------|------|------|----|----------------|------|-----------|-------------|----------|---------------------------------------|----------|-----------|------------|--------|
|       |           | 1  | 1 1    |      |      |    | <del>, ,</del> | rese | erved     | 1           |          |                                       |          | 1         | 1          |        |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO             | RO   | RO        | RO          | RO       | RO                                    | RO       | RO        | RO         | RO     |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0              | 0    | 0         | 0           | 0        | 0                                     | 0        | 0         | 0          | 0      |
|       | 15        | 14 | 13     | 12   | 11   | 10 | 9              | 8    | 7         | 6           | 5        | 4                                     | 3        | 2         | 1          | 0      |
|       |           | 1  |        | rese | rved |    | 1 1            |      |           | 1           | ſ        | l<br>Pli                              | D5       | r         | I          |        |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO             | RO   | RO        | RO          | RO       | RO                                    | RO       | RO        | RO         | RO     |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0              | 0    | 0         | 0           | 0        | 0                                     | 0        | 0         | 0          | 0      |
| E     | Bit/Field |    | Nam    | e    | Ту   | ре | Reset          | Des  | cription  |             |          |                                       |          |           |            |        |
|       | 31:8      |    | reserv | ved  | R    | 0  | 0x00           | com  | patibilit | y with futu | ure proc | the value<br>lucts, the<br>dify-write | value of | f a reser |            |        |
|       | 7:0       |    | PID    | 5    | R    | 0  | 0x0000         | UAF  | RT Perip  | heral ID    | Registe  | r[15:8]                               |          |           |            |        |
|       |           |    |        |      |      |    |                | Can  | be use    | d by soft   | ware to  | identify th                           | ie prese | nce of t  | his peripl | neral. |

### Register 16: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 Offset 0xFD8 Type RO, reset 0x0000.0000

|       | 31               | 30 | 29 | 28   | 27                                    | 26 | 25     | 24   | 23         | 22         | 21      | 20                                     | 19       | 18        | 17        | 16     |
|-------|------------------|----|----|------|---------------------------------------|----|--------|------|------------|------------|---------|--|----------|-----------|-----------|--------|
|       |                  | 1  | 1  | 1    | , , , , , , , , , , , , , , , , , , , |    | 1 1    | rese | rved       | 1          | 1       | 1                                      |          | I         | 1         | '      |
| Туре  | RO               | RO | RO | RO   | RO                                    | RO | RO     | RO   | RO         | RO         | RO      | RO                                     | RO       | RO        | RO        | RO     |
| Reset | 0                | 0  | 0  | 0    | 0                                     | 0  | 0      | 0    | 0          | 0          | 0       | 0                                      | 0        | 0         | 0         | 0      |
|       | 15               | 14 | 13 | 12   | 11                                    | 10 | 9      | 8    | 7          | 6          | 5       | 4                                      | 3        | 2         | 1         | 0      |
|       |                  | 1  | 1  | rese | rved                                  |    | 1 1    |      |            | 1          | 1       | Pli                                    | D6       | 1         | 1         |        |
| Туре  | RO               | RO | RO | RO   | RO                                    | RO | RO     | RO   | RO         | RO         | RO      | RO                                     | RO       | RO        | RO        | RO     |
| Reset | 0                | 0  | 0  | 0    | 0                                     | 0  | 0      | 0    | 0          | 0          | 0       | 0                                      | 0        | 0         | 0         | 0      |
| E     | Bit/Field        |    | Na | me   | Туј                                   | be | Reset  | Des  | cription   |            |         |  |          |           |           |        |
|       | 31:8 reserved RO |    |    |      |                                       |    |        | com  | patibility | y with fut | ure pro | the value<br>ducts, the<br>odify-write | value of | f a reser |           |        |
|       | 7:0              |    | PI | D6   | R                                     | C  | 0x0000 | UAF  | RT Perip   | heral ID   | Registe | er[23:16]                              |          |           |           |        |
|       |                  |    |    |      |                                       |    |        | Can  | be use     | d by soft  | ware to | identify th                            | ie prese | nce of t  | his perip | heral. |

### Register 17: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000 Offset 0xFDC Type RO, reset 0x0000.0000

|               | 31        | 30               | 29      | 28      | 27      | 26      | 25      | 24      | 23                                    | 22        | 21        | 20         | 19       | 18         | 17        | 16      |
|---------------|-----------|------------------|---------|---------|---------|---------|---------|---------|---------------------------------------|-----------|-----------|------------|----------|------------|-----------|---------|
|               |           |                  | г т     |         |         |         | т т     | rese    | erved                                 | ſ         |           | 1          |          | 1          |           |         |
| Type<br>Reset | RO<br>0   | RO<br>0          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                               | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0  | RO<br>0    | RO<br>0   | RO<br>0 |
| Nesei         |           |                  |         |         |         |         |         |         |                                       |           |           |            |          |            | 0         |         |
|               | 15        | 14               | 13      | 12      | 11      | 10      | 9       | 8       | 7                                     | 6         | 5         | 4          | 3        | 2          | 1         | 0       |
|               |           |                  |         | rese    | rved    |         |         |         |                                       | I         |           | PI         | D7       | 1          | I         |         |
| Туре          | RO        | RO               | RO      | RO      | RO      | RO      | RO      | RO      | RO                                    | RO        | RO        | RO         | RO       | RO         | RO        | RO      |
| Reset         | 0         | 0                | 0       | 0       | 0       | 0       | 0       | 0       | 0                                     | 0         | 0         | 0          | 0        | 0          | 0         | 0       |
| E             | Bit/Field | eld Name Type Re |         |         |         |         |         | Des     | cription                              |           |           |            |          |            |           |         |
|               | 31:8      |                  | reserv  | red     | R       | 0       | 0       | com     | tware sho<br>npatibility<br>served ac | with futu | ure produ | ucts, the  | value of | f a reserv | •         |         |
|               | 7:0       |                  | PID     | 7       | R       | 0       | 0x0000  | UAF     | RT Peripl                             | heral ID  | Register  | [31:24]    |          |            |           |         |
|               |           |                  |         |         |         |         |         | Can     | h be used                             | by soft   | vare to i | dentify th | ne prese | nce of th  | is periph | eral.   |

### Register 18: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 Offset 0xFE0 Type RO, reset 0x0000.0011

| _     | 31            | 30 | 29  | 28   | 27          | 26 | 25    | 24   | 23         | 22         | 21        | 20         | 19       | 18                             | 17        | 16    |
|-------|---------------|----|-----|------|-------------|----|-------|------|------------|------------|-----------|------------|----------|--------------------------------|-----------|-------|
|       |               |    | 1   |      |             |    |       | rese | rved       |            |           |            |          | 1                              | 1         |       |
| Туре  | RO            | RO | RO  | RO   | RO          | RO | RO    | RO   | RO         | RO         | RO        | RO         | RO       | RO                             | RO        | RO    |
| Reset | 0             | 0  | 0   | 0    | 0           | 0  | 0     | 0    | 0          | 0          | 0         | 0          | 0        | 0                              | 0         | 0     |
|       | 15            | 14 | 13  | 12   | 11          | 10 | 9     | 8    | 7          | 6          | 5         | 4          | 3        | 2                              | 1         | 0     |
|       | •             |    |     | rese | rved        |    |       |      |            |            |           | PI         | 00       | 1                              | 1         | ·     |
| Туре  | RO            | RO | RO  | RO   | RO          | RO | RO    | RO   | RO         | RO         | RO        | RO         | RO       | RO                             | RO        | RO    |
| Reset | 0             | 0  | 0   | 0    | 0           | 0  | 0     | 0    | 0          | 0          | 0         | 1          | 0        | 0                              | 0         | 1     |
| -     | Dit/Field     |    | Nom |      | <b>T</b> .( | 20 | Deast | Dee  | orintian   |            |           |            |          |                                |           |       |
|       | Bit/Field     |    | Nam | le   | Ту          | pe | Reset | Des  | cription   |            |           |            |          |                                |           |       |
|       | 31:8 reserved |    |     | ved  | R           | 0  | 0x00  | com  | patibility | with futu  | ure produ |            | value of | erved bit<br>f a reserv<br>on. | •         |       |
|       | 7:0           |    | PID | 0    | R           | 0  | 0x11  | UAF  | RT Peripl  | neral ID   | Register  | [7:0]      |          |                                |           |       |
|       |               |    |     |      |             |    |       | Can  | be used    | l by softw | vare to i | dentify th | e prese  | nce of th                      | is periph | eral. |

308

### Register 19: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 Offset 0xFE4 Type RO, reset 0x0000.0000

|       | 31        | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23          | 22                                 | 21       | 20        | 19       | 18         | 17        | 16     |
|-------|-----------|----|--------|------|------|----|-------|------|-------------|------------------------------------|----------|-----------|----------|------------|-----------|--------|
|       |           |    |        |      |      |    | · · · | rese | erved       | 1                                  |          | 1         |          | 1          | 1         | 1      |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO          | RO                                 | RO       | RO        | RO       | RO         | RO        | RO     |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0           | 0                                  | 0        | 0         | 0        | 0          | 0         | 0      |
|       | 15        | 14 | 13     | 12   | 11   | 10 | 9     | 8    | 7           | 6                                  | 5        | 4         | 3        | 2          | 1         | 0      |
|       |           |    |        | rese | rved |    |       |      |             | 1                                  |          | PI        | D1       | 1          | 1         | 1      |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO          | RO                                 | RO       | RO        | RO       | RO         | RO        | RO     |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0           | 0                                  | 0        | 0         | 0        | 0          | 0         | 0      |
| E     | Bit/Field |    | Nam    | e    | Ту   | pe | Reset | Des  | cription    |                                    |          |           |          |            |           |        |
|       | 31:8      |    | reserv | red  | R    | 0  | 0x00  | com  | npatibility | ould not<br>with futu<br>cross a r | ure prod | ucts, the | value of | f a reserv | •         |        |
|       | 7:0       |    | PID    | 1    | R    | 0  | 0x00  |      | •           | heral ID<br>d by softw             | Ū        |           | ie prese | nce of th  | is peripł | neral. |

### Register 20: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 Offset 0xFE8 Type RO, reset 0x0000.0018

| 31            | 30                                 | 29   | 28  | 27   | 26   | 25   | 24   | 23   | 22  | 21  | 20  | 19  | 18  | 17  | 16  |
|---------------|------------------------------------|--|---|--|--|--|--|--|---|---|---|---|---|---|---|
|               | 1                                  | 1  |   |  |  |  | rese   | erved  |   | 1   |   |   | 1   | 1   | •   |
| RO            | RO                                 | RO   | RO  | RO   | RO   | RO   | RO   | RO   | RO  | RO  | RO  | RO  | RO  | RO  | RO<br>0   |
|               |                                    |  |   |  |  |  |  |  |   |   |   |   |   | 0   |   |
| 15            | 14                                 | 13   | 12  | 11   | 10   | 9  | 8  | 7  | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|               | 1                                  | 1  | rese  | rved   |  |  |  |  | ſ   | 1   | PI  | 52  | 1   | 1   | 1   |
| RO            | RO                                 | RO   | RO  | RO   | RO   | RO   | RO   | RO   | RO  | RO  | RO  | RO  | RO  | RO  | RO  |
| 0             | 0                                  | 0  | 0   | 0  | 0  | 0  | 0  | 0  | 0   | 0   | 1   | 1   | 0   | 0   | 0   |
| Bit/Field     | eld Name                           |  | Ту  | ре   | Reset  | Des  | cription   |  |   |   |   |   |   |   |   |
| 31:8 reserved |                                    |  | R   | 0  | 0x00   | com  | patibility   | with fut   | ure prod  | ucts, the   | value of  | a reserv  | •   |   |   |
| 7:0           |                                    | PID  | 2   | R  | 0  | 0x18   | UAF  | RT Peripl  | neral ID  | Register  | [23:16]   |   |   |   |   |
|               |                                    |  |   |  |  |  | Can  | be used  | by soft   | ware to i   | dentify th  | e prese   | nce of th   | is peripl   | neral.  |
|               | RO<br>0<br>15<br>8it/Field<br>31:8 | RO         RO           0         0           15         14           RO         RO           0         0           31:8 | RO         RO         RO         O         O           15         14         13         13         14         13           RO         RO         RO         RO         0         0         0           Bit/Field         Nam         31:8         reserv         15         14         13 | RO         RO< | RO         RO< | RO         RO< | RO         RO< | RO         Soft         Corr           31:8         reserved         RO         0x00         Soft         Corr         preset         Des         Corr         preset         Corr         RO         0x18         UAF           7:0         PID2         RO         0x18         UAF         RO         0x18< | RO         Software sho         compatibility         preserved accompatibility           31:8         reserved         RO         0x18         UART Peript | RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<></td></th<> | RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<> | RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<> | RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<> | RO       RO <th< td=""><td>RO       RO       <th< td=""></th<></td></th<> | RO       RO <th< td=""></th<> |

### Register 21: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 Offset 0xFEC Type RO, reset 0x0000.0001

|       | 31        | 30 | 29     | 28   | 27         | 26 | 25    | 24   | 23         | 22                                    | 21       | 20          | 19       | 18       | 17         | 16     |
|-------|-----------|----|--------|------|------------|----|-------|------|------------|---------------------------------------|----------|-------------|----------|----------|------------|--------|
|       | ľ         |    | 1 1    |      | , <b>,</b> |    | , ,   | rese | rved       | 1                                     |          |             |          | 1        | 1          |        |
| Туре  | RO        | RO | RO     | RO   | RO         | RO | RO    | RO   | RO         | RO                                    | RO       | RO          | RO       | RO       | RO         | RO     |
| Reset | 0         | 0  | 0      | 0    | 0          | 0  | 0     | 0    | 0          | 0                                     | 0        | 0           | 0        | 0        | 0          | 0      |
|       | 15        | 14 | 13     | 12   | 11         | 10 | 9     | 8    | 7          | 6                                     | 5        | 4           | 3        | 2        | 1          | 0      |
|       | ľ         |    | 1 1    | rese | rved       |    |       |      |            | 1                                     |          | PI          | 03       | 1        | 1          |        |
| Туре  | RO        | RO | RO     | RO   | RO         | RO | RO    | RO   | RO         | RO                                    | RO       | RO          | RO       | RO       | RO         | RO     |
| Reset | 0         | 0  | 0      | 0    | 0          | 0  | 0     | 0    | 0          | 0                                     | 0        | 0           | 0        | 0        | 0          | 1      |
| E     | Bit/Field |    | Nam    | e    | Туј        | be | Reset | Des  | cription   |                                       |          |             |          |          |            |        |
|       | 31:8      |    | reserv | ved  | R          | С  | 0x00  | com  | patibility | ould not<br>y with futu<br>across a r | ire prod | ucts, the   | value of | a reser  |            |        |
|       | 7:0       |    | PID    | 3    | R          | С  | 0x01  | UAF  | RT Perip   | heral ID                              | Registe  | r[31:24]    |          |          |            |        |
|       |           |    |        |      |            |    |       | Can  | be use     | d by softw                            | vare to  | identify th | e prese  | nce of t | his peripł | neral. |

### Register 22: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 0 (UARTPCellID0)

UART0 base: 0x4000.C000 Offset 0xFF0 Type RO, reset 0x0000.000D

|       | 31        | 30 | 29    | 28   | 27   | 26 | 25   | 24   | 23         | 22         | 21       | 20                                  | 19       | 18         | 17        | 16     |
|-------|-----------|----|-------|------|------|----|------|------|------------|------------|----------|-------------------------------------|----------|------------|-----------|--------|
|       |           | 1  | 1     | 1    |      |    | 1 1  | rese | rved       | 1          | r        | 1                                   |          | 1          | 1         | '      |
| Туре  | RO        | RO | RO    | RO   | RO   | RO | RO   | RO   | RO         | RO         | RO       | RO                                  | RO       | RO         | RO        | RO     |
| Reset | 0         | 0  | 0     | 0    | 0    | 0  | 0    | 0    | 0          | 0          | 0        | 0                                   | 0        | 0          | 0         | 0      |
|       | 15        | 14 | 13    | 12   | 11   | 10 | 9    | 8    | 7          | 6          | 5        | 4                                   | 3        | 2          | 1         | 0      |
|       |           | •  | 1     | rese | rved |    |      |      |            | 1          | I        | CI                                  | D0       | 1          | 1         | '      |
| Туре  | RO        | RO | RO    | RO   | RO   | RO | RO   | RO   | RO         | RO         | RO       | RO                                  | RO       | RO         | RO        | RO     |
| Reset | 0         | 0  | 0     | 0    | 0    | 0  | 0    | 0    | 0          | 0          | 0        | 0                                   | 1        | 1          | 0         | 1      |
| E     | Bit/Field |    |       |      |      |    |      |      | cription   |            |          |                                     |          |            |           |        |
|       | 31:8      |    | reser | ved  | R    | 0  | 0x00 | com  | patibility | with fut   | ure prod | he value<br>ucts, the<br>dify-write | value of | f a reserv | •         |        |
|       | 7:0       |    | CID   | 0    | R    | 0  | 0x0D | UAF  | RT Prime   | eCell ID I | Register | [7:0]                               |          |            |           |        |
|       |           |    |       |      |      |    |      | Pro  | ides so    | ftware a   | standaro | d cross-p                           | eriphera | l identifi | cation sy | vstem. |

### Register 23: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 1 (UARTPCellID1)

UART0 base: 0x4000.C000 Offset 0xFF4 Type RO, reset 0x0000.00F0

|       | 31        | 30 | 29     | 28   | 27   | 26 | 25             | 24   | 23        | 22          | 21       | 20                                    | 19       | 18        | 17         | 16     |
|-------|-----------|----|--------|------|------|----|----------------|------|-----------|-------------|----------|---------------------------------------|----------|-----------|------------|--------|
|       |           | 1  | 1 1    |      |      |    | <del>т т</del> | rese | erved     | 1           |          | 1                                     |          | 1         | 1          |        |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO             | RO   | RO        | RO          | RO       | RO                                    | RO       | RO        | RO         | RO     |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0              | 0    | 0         | 0           | 0        | 0                                     | 0        | 0         | 0          | 0      |
|       | 15        | 14 | 13     | 12   | 11   | 10 | 9              | 8    | 7         | 6           | 5        | 4                                     | 3        | 2         | 1          | 0      |
|       |           | 1  | 1 1    | rese | rved |    | · · ·          |      |           | 1           |          | CI                                    | D1       | 1         | 1          |        |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO             | RO   | RO        | RO          | RO       | RO                                    | RO       | RO        | RO         | RO     |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0              | 0    | 1         | 1           | 1        | 1                                     | 0        | 0         | 0          | 0      |
| E     | Bit/Field |    | Nam    | e    | Ту   | ре | Reset          | Des  | cription  |             |          |                                       |          |           |            |        |
|       | 31:8      |    | reserv | ved  | R    | 0  | 0x00           | com  | patibilit | y with futu | ure prod | the value<br>lucts, the<br>dify-write | value of | a reser   | •          |        |
|       | 7:0       |    | CID    | 1    | R    | 0  | 0xF0           | UAF  | RT Prim   | eCell ID F  | Register | [15:8]                                |          |           |            |        |
|       |           |    |        |      |      |    |                | Prov | vides so  | ftware a    | standar  | d cross-p                             | eriphera | l identif | ication sy | vstem. |

### Register 24: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 2 (UARTPCelIID2)

UART0 base: 0x4000.C000 Offset 0xFF8 Type RO, reset 0x0000.0005

|       | 31                    | 30 | 29  | 28   | 27   | 26 | 25    | 24   | 23         | 22       | 21       | 20                                    | 19       | 18          | 17        | 16     |
|-------|-----------------------|----|-----|------|------|----|-------|------|------------|----------|----------|---------------------------------------|----------|-------------|-----------|--------|
|       |                       |    | 1   |      |      | r  | 1 1   | rese | erved      |          | 1        | 1 1<br>1                              |          | I           | 1         | 1      |
| Туре  | RO                    | RO | RO  | RO   | RO   | RO | RO    | RO   | RO         | RO       | RO       | RO                                    | RO       | RO          | RO        | RO     |
| Reset | 0                     | 0  | 0   | 0    | 0    | 0  | 0     | 0    | 0          | 0        | 0        | 0                                     | 0        | 0           | 0         | 0      |
|       | 15                    | 14 | 13  | 12   | 11   | 10 | 9     | 8    | 7          | 6        | 5        | 4                                     | 3        | 2           | 1         | 0      |
|       |                       |    | 1   | rese | rved | r  | 1 1   |      |            | I        | 1        | CI                                    | 02       | I           | 1         |        |
| Туре  | RO                    | RO | RO  | RO   | RO   | RO | RO    | RO   | RO         | RO       | RO       | RO                                    | RO       | RO          | RO        | RO     |
| Reset | 0                     | 0  | 0   | 0    | 0    | 0  | 0     | 0    | 0          | 0        | 0        | 0                                     | 0        | 1           | 0         | 1      |
| E     | Bit/Field             |    | Nan | ne   | Ту   | ре | Reset | Des  | cription   |          |          |                                       |          |             |           |        |
|       | 31:8 reserved RO 0x00 |    |     |      |      |    |       |      | patibility | with fut | ure prod | the value<br>lucts, the<br>dify-write | value of | f a reser   | •         |        |
|       | 7:0                   |    | CID | 2    | R    | 0  | 0x05  |      | RT Prime   |          | 0        |                                       |          |             |           |        |
|       |                       |    |     |      |      |    |       | Prov | vides sof  | tware a  | standar  | d cross-p                             | eriphera | al identifi | ication s | ystem. |

### Register 25: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 3 (UARTPCelIID3)

UART0 base: 0x4000.C000 Offset 0xFFC Type RO, reset 0x0000.00B1

|           | 31       | 30 | 29       | 28 | 27        | 26 | 25    | 24                   | 23   | 22 | 21  | 20 | 19 | 18 | 17 | 16 |
|-----------|----------|----|----------|----|-----------|----|-------|----------------------|--|----|---|----|----|----|----|----|
| reserved  |          |    |          |    |           |    |       |                      |  | 1  |   |    |    |    |    |    |
| Туре      | RO       | RO | RO       | RO | RO        | RO | RO    | RO                   | RO   | RO | RO  | RO | RO | RO | RO | RO |
| Reset     | 0        | 0  | 0        | 0  | 0         | 0  | 0     | 0                    | 0  | 0  | 0   | 0  | 0  | 0  | 0  | 0  |
|           | 15       | 14 | 13       | 12 | 11        | 10 | 9     | 8                    | 7  | 6  | 5   | 4  | 3  | 2  | 1  | 0  |
|           | reserved |    |          |    |           |    | CID3  |                      |  |    |   |    |    |    |    |    |
| Туре      | RO       | RO | RO       | RO | RO        | RO | RO    | RO                   | RO   | RO | RO  | RO | RO | RO | RO | RO |
| Reset     | 0        | 0  | 0        | 0  | 0         | 0  | 0     | 0                    | 1  | 0  | 1   | 1  | 0  | 0  | 0  | 1  |
| Bit/Field |          |    | Name     |    | Type Rese |    | Reset | Des                  | Description  |    |   |    |    |    |    |    |
| 31:8      |          |    | reserved |    | R         | 0  | 0x00  | compatibility with f |  |    | ot rely on the value of a reserved bit. To provide<br>uture products, the value of a reserved bit should be<br>a read-modify-write operation. |    |    |    |    |    |
|           | 7:0      |    | CID3     |    | RO        |    | 0xB1  | UAF                  | UART PrimeCell ID Register[31:24]                                    |    |   |    |    |    |    |    |
|           |          |    |          |    |           |    |       | Prov                 | Provides software a standard cross-peripheral identification system. |    |   |    |    |    |    |    |

# **13** Synchronous Serial Interface (SSI)


The Stellaris<sup>®</sup> Synchronous Serial Interface (SSI) is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris<sup>®</sup> SSI module has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

### 13.1 Block Diagram

#### Figure 13-1. SSI Module Block Diagram



## 13.2 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with

internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

#### 13.2.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the input clock (FSysClk). The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 335). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control0** (**SSICR0**) register (see page 328).

The frequency of the output clock SSIClk is defined by:

```
SSIClk = FSysClk / (CPSDVSR * (1 + SCR))
```

Note: Although the SSIClk transmit clock can theoretically be 12.5 MHz, the module may not be able to operate at that speed. For master mode, the system clock must be at least two times faster than the SSIClk. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 443 to view SSI timing parameters.

### 13.2.2 FIFO Operation

#### 13.2.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 332), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

#### 13.2.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

#### 13.2.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask** (**SSIIM**) register (see page 336). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 338 and page 339, respectively).

#### 13.2.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.

For Texas Instruments synchronous serial frame format, the SSIFSS pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIClk, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

### 13.2.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 13-2 on page 319 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.





Figure 13-2. TI Synchronous Serial Frame Format (Single Transfer)

In this mode, SSIClk and SSIFSS are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIC1k. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIC1k after the LSB has been latched.

Figure 13-3 on page 319 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.

#### Figure 13-3. TI Synchronous Serial Frame Format (Continuous Transfer)



### 13.2.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFSS signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

#### SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSIClk pin. If the SPO bit is High, a steady state High value is placed on the SSIClk pin when data is not being transferred.

#### SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

### 13.2.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 13-4 on page 320 and Figure 13-5 on page 320.





Figure 13-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0

Note: Q is undefined.





In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSICIk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIClk master clock pin goes High after one further half SSIClk period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFSS signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its

serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFSS pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFSS pin is returned to its idle state one SSIClk period after the last bit has been captured.

### 13.2.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 13-6 on page 321, which covers both single and continuous transfers.

SSICIk SSIFss SSIFss SSIRx SSIRx SSIRx MSB SSITx MSB SSITx SSIRx SSIX SSIX

Figure 13-6. Freescale SPI Frame Format with SPO=0 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.


Data is then captured on the falling edges and propagated on the rising edges of the SSIClk signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.


For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

#### 13.2.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0


Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 13-7 on page 322 and Figure 13-8 on page 322.



#### Figure 13-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0



#### Figure 13-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSICIk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one further half SSIC1k period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFSS signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFSS pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFSS pin is returned to its idle state one SSIC1k period after the last bit has been captured.

### 13.2.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 13-9 on page 323, which covers both single and continuous transfers.

| SSICIk |           |   |   |              |          |   |                  |
|--------|-----------|---|---|--------------|----------|---|------------------|
| SSIFss |           |   |   |              |          |   | /r               |
| SSIRx— | (Q) MSB ( | X | χ | 4 to 16 bits | <u>~</u> | χ | <u>(LSB</u> )Q)- |
| SSITx  | MSB (     | X | χ | X            |          | χ | LSB              |

Figure 13-9. Freescale SPI Frame Format with SPO=1 and SPH=1

#### Note: Q is undefined.

In this configuration, during idle periods:

- SSICIK is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.


After all bits have been transferred, in the case of a single word transmission, the SSIFss line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFSS pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

#### 13.2.4.7 MICROWIRE Frame Format

Figure 13-10 on page 324 shows the MICROWIRE frame format, again for a single frame. Figure 13-11 on page 325 shows the same format when back-to-back frames are transmitted.



#### Figure 13-10. MICROWIRE Frame Format (Single Frame)

MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFSS causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFSS remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIClk after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFSS line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIC1k, after the LSB of the frame has been latched into the SSI.






Figure 13-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 13-12 on page 325 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.





# 13.3 Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the RCGC1 register.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
  - a. For master operations, set the **SSICR1** register to 0x0000.0000.
  - b. For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
  - c. For slave mode (output disabled), set the SSICR1 register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the **SSICPSR** register.

- 4. Write the **SSICR0** register with the following configuration:
  - Serial clock rate (SCR)
  - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
  - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
  - The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
1x106 = 20x106 / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the SSICR1 register is disabled.
- 2. Write the **SSICR1** register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- 4. Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

# 13.4 Register Map

Table 13-1 on page 326 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

- SSI0: 0x4000.8000
- Note: The SSI must be disabled (see the SSE bit in the **SSICR1** register) before any of the control registers are reprogrammed.

Table 13-1. SSI Register Map

| Offset | Name   | Туре | Reset       | Description   | See<br>page |
|--------|--------|------|-------------|---------------|-------------|
| 0x000  | SSICR0 | R/W  | 0x0000.0000 | SSI Control 0 | 328         |

| Offset | Name         | Туре | Reset       | Description                     | See<br>page |
|--------|--------------|------|-------------|---------------------------------|-------------|
| 0x004  | SSICR1       | R/W  | 0x0000.0000 | SSI Control 1                   | 330         |
| 0x008  | SSIDR        | R/W  | 0x0000.0000 | SSI Data                        | 332         |
| 0x00C  | SSISR        | RO   | 0x0000.0003 | SSI Status                      | 333         |
| 0x010  | SSICPSR      | R/W  | 0x0000.0000 | SSI Clock Prescale              | 335         |
| 0x014  | SSIIM        | R/W  | 0x0000.0000 | SSI Interrupt Mask              | 336         |
| 0x018  | SSIRIS       | RO   | 0x0000.0008 | SSI Raw Interrupt Status        | 338         |
| 0x01C  | SSIMIS       | RO   | 0x0000.0000 | SSI Masked Interrupt Status     | 339         |
| 0x020  | SSIICR       | W1C  | 0x0000.0000 | SSI Interrupt Clear             | 340         |
| 0xFD0  | SSIPeriphID4 | RO   | 0x0000.0000 | SSI Peripheral Identification 4 | 341         |
| 0xFD4  | SSIPeriphID5 | RO   | 0x0000.0000 | SSI Peripheral Identification 5 | 342         |
| 0xFD8  | SSIPeriphID6 | RO   | 0x0000.0000 | SSI Peripheral Identification 6 | 343         |
| 0xFDC  | SSIPeriphID7 | RO   | 0x0000.0000 | SSI Peripheral Identification 7 | 344         |
| 0xFE0  | SSIPeriphID0 | RO   | 0x0000.0022 | SSI Peripheral Identification 0 | 345         |
| 0xFE4  | SSIPeriphID1 | RO   | 0x0000.0000 | SSI Peripheral Identification 1 | 346         |
| 0xFE8  | SSIPeriphID2 | RO   | 0x0000.0018 | SSI Peripheral Identification 2 | 347         |
| 0xFEC  | SSIPeriphID3 | RO   | 0x0000.0001 | SSI Peripheral Identification 3 | 348         |
| 0xFF0  | SSIPCelIID0  | RO   | 0x0000.000D | SSI PrimeCell Identification 0  | 349         |
| 0xFF4  | SSIPCelIID1  | RO   | 0x0000.00F0 | SSI PrimeCell Identification 1  | 350         |
| 0xFF8  | SSIPCelIID2  | RO   | 0x0000.0005 | SSI PrimeCell Identification 2  | 351         |
| 0xFFC  | SSIPCellID3  | RO   | 0x0000.00B1 | SSI PrimeCell Identification 3  | 352         |

# 13.5 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

## Register 1: SSI Control 0 (SSICR0), offset 0x000

**SSICR0** is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

| SSI0<br>Offse | Control<br>base: 0x4<br>et 0x000<br>R/W, rese | 4000.800 | 0        |          |          |          |          |               |  |             |            |           |           |             |           |          |
|---------------|---|----------|----------|----------|----------|----------|----------|---------------|--|-------------|------------|-----------|-----------|-------------|-----------|----------|
|               | 31  | 30       | 29       | 28       | 27       | 26       | 25       | 24            | 23   | 22          | 21         | 20        | 19        | 18          | 17        | 16       |
|               |   |          | 1        |          |          |          | 1 1      | rese          | erved  |             |            |           |           | 1           | 1         |          |
| Туре          | RO  | RO       | RO       | RO       | RO       | RO       | RO       | RO            | RO   | RO          | RO         | RO        | RO        | RO          | RO        | RO       |
| Reset         | 0   | 0        | 0        | 0        | 0        | 0        | 0        | 0             | 0  | 0           | 0          | 0         | 0         | 0           | 0         | 0        |
|               | 15  | 14       | 13       | 12       | 11       | 10       | 9        | 8             | 7  | 6           | 5          | 4         | 3         | 2           | 1         | 0        |
|               |   |          | -        | sc       | R        | -        |          |               | SPH  | SPO         | FI         | RF        |           | DS          | SS        |          |
| Type<br>Reset | R/W<br>0                                      | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0      | R/W<br>0                                     | R/W<br>0    | R/W<br>0   | R/W<br>0  | R/W<br>0  | R/W<br>0    | R/W<br>0  | R/W<br>0 |
|               |   |          |          |          |          |          |          |               |  |             |            |           |           |             |           |          |
| E             | Bit/Field                                     |          | Nan      | ne       | Ту       | ре       | Reset    | Des           | cription                                     |             |            |           |           |             |           |          |
|               | 31:16   |          | reser    | ved      | R        | 0        | 0x00     | com           | tware sho<br>patibility<br>served ac         | with futu   | ure prod   | ucts, the | value of  | a reserv    |           |          |
|               | 15:8  |          | SC       | R        | R        | W        | 0x0000   | SSI           | Serial C                                     | lock Rat    | е          |           |           |             |           |          |
|               |   |          |          |          |          |          |          |               | value so<br>SSI. The                         |             | •          | erate the | e transm  | nit and re  | ceive bit | rate of  |
|               |   |          |          |          |          |          |          | BR=           | FSSICI                                       | k/(CPS      | DVSR *     | (1 + 5    | SCR))     |             |           |          |
|               |   |          |          |          |          |          |          |               | ere CPSD<br>CPSR re                          |             |            |           |           |             | med in t  | he       |
|               | 7   |          | SPI      | Н        | R        | W        | 0        | SSI           | Serial C                                     | lock Pha    | ise        |           |           |             |           |          |
|               |   |          |          |          |          |          |          | This          | s bit is on                                  | ly applic   | able to t  | he Frees  | scale SP  | I Format    |           |          |
|               |   |          |          |          |          |          |          | it to<br>eith | SPH con<br>change<br>er allowir<br>ture edge | state. It l | has the i  | nost imp  | act on th | ne first bi | it transm | itted by |
|               |   |          |          |          |          |          |          |               | en the SP<br>PH is 1, d                      |             |            | •         |           |             | -         |          |
|               | 6   |          | SPO      | О        | R        | W        | 0        | SSI           | Serial C                                     | lock Pola   | arity      |           |           |             |           |          |
|               |   |          |          |          |          |          |          | This          | s bit is on                                  | ly applic   | able to t  | he Frees  | scale SP  | I Format    |           |          |
|               |   |          |          |          |          |          |          | SSI           | en the SE<br>Clk pin.<br>Clk pin             | If SPO is   | s 1, a ste | ady stat  | e High v  | alue is p   |           |          |

| Bit/Field | Name | Туре | Reset | Description  |
|-----------|------|------|-------|--|
| 5:4       | FRF  | R/W  | 0x0   | SSI Frame Format Select                              |
|           |      |      |       | The FRF values are defined as follows:               |
|           |      |      |       | Value Frame Format                                   |
|           |      |      |       | 0x0 Freescale SPI Frame Format                       |
|           |      |      |       | 0x1 Texas Intruments Synchronous Serial Frame Format |
|           |      |      |       | 0x2 MICROWIRE Frame Format                           |
|           |      |      |       | 0x3 Reserved   |
| 3:0       | DSS  | R/W  | 0x00  | SSI Data Size Select                                 |
|           |      |      |       | The DSS values are defined as follows:               |
|           |      |      |       | Value Data Size                                      |
|           |      |      |       | 0x0-0x2 Reserved                                     |
|           |      |      |       | 0x3 4-bit data                                       |
|           |      |      |       | 0x4 5-bit data                                       |
|           |      |      |       | 0x5 6-bit data                                       |
|           |      |      |       | 0x6 7-bit data                                       |
|           |      |      |       | 0x7 8-bit data                                       |
|           |      |      |       | 0x8 9-bit data                                       |
|           |      |      |       | 0x9 10-bit data                                      |
|           |      |      |       | 0xA 11-bit data                                      |
|           |      |      |       | 0xB 12-bit data                                      |
|           |      |      |       | 0xC 13-bit data                                      |
|           |      |      |       | 0xD 14-bit data                                      |
|           |      |      |       | 0xE 15-bit data                                      |
|           |      |      |       | 0xF 16-bit data                                      |

## Register 2: SSI Control 1 (SSICR1), offset 0x004

**SSICR1** is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

| SSI0<br>Offse | Control<br>base: 0x4<br>tt 0x004<br>R/W, rese | 4000.800 | 0       |         |         |         |         |  |                                    |  |   |  |  |  |  |   |
|---------------|---|----------|---------|---------|---------|---------|---------|--|------------------------------------|--|---|--|--|--|--|---|
|               | 31  | 30       | 29      | 28      | 27      | 26      | 25      | 24                                       | 23                                 | 22   | 21  | 20   | 19   | 18   | 17   | 16  |
|               |   |          |         |         |         | •       |         | rese                                     | erved                              |  | •   |  |  |  | •  |   |
| Type<br>Reset | RO<br>0                                       | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                                  | RO<br>0                            | RO<br>0  | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0                                       |
| Reset         | 15  | 14       | 13      | 12      | 11      | 10      | 9       | 8  | 7                                  | 6  | 5   | 4  | 3  | 2  | 1  | 0   |
|               | 10  | 14       | 1       | 12      | 1       | î 👘     | erved   | 0  | ·                                  | 0  | 1   | 4  | SOD  | MS   | SSE  | LBM   |
| Туре          | RO  | RO       | RO      | RO      | RO      | RO      | RO      | RO                                       | RO                                 | RO   | RO  | RO   | R/W  | R/W  | R/W  | R/W   |
| Reset         | 0   | 0        | 0       | 0       | 0       | 0       | 0       | 0  | 0                                  | 0  | 0   | 0  | 0  | 0  | 0  | 0   |
| F             | Bit/Field                                     |          | Nan     | ne      | Ту      | ne      | Reset   | Des                                      | cription                           |  |   |  |  |  |  |   |
| -             |   |          | Nun     |         | , i y   | pe      | Reser   | Dee                                      | onption                            |  |   |  |  |  |  |   |
|               | 31:4  |          | reser   | ved     | R       | 0       | 0x00    | com                                      | ware sho<br>patibility<br>served a | with futu  | ure produ   | ucts, the  | value of   | a reserv   | •  |   |
|               | 3   |          | SO      | D       | R/      | W       | 0       | SSI                                      | Slave M                            | ode Out  | put Disa  | ble  |  |  |  |   |
|               |   |          |         |         |         |         |         | syst<br>slav<br>the<br>cou<br>con<br>The |                                    | possible<br>system<br>put line.<br>I togethe<br>to that the<br>ues are o<br>ription<br>can drive | e for the<br>while en-<br>In such s<br>er. To ope<br>e SSI sla<br>defined a | SSI mas<br>suring th<br>systems,<br>erate in s<br>ave does<br>as follow<br>output ir | ster to broat only o<br>the TXD<br>such a sy<br>not driv | oadcast<br>ne slave<br>lines fror<br>vstem, th<br>e the SS | a messa<br>drives d<br>m multipl<br>e SOD bi<br>ITx pin. | ge to all<br>ata onto<br>e slaves<br>t can be |
|               | 2   |          | MS      | 6       | R/      | W       | 0       | SSI                                      | Master/s                           | Slave Se   | lect  |  |  |  |  |   |
|               |   |          |         |         |         |         |         |  | s bit sele<br>is disabl            |  |   | ve mode  | e and car  | n be moo   | dified onl   | y when  |
|               |   |          |         |         |         |         |         | The                                      | MS valu                            | es are de  | efined as   | follows  | :  |  |  |   |
|               |   |          |         |         |         |         |         | Val                                      | ue Desc                            | ription  |   |  |  |  |  |   |
|               |   |          |         |         |         |         |         | 0  | Devi                               | ce config  | jured as  | a maste  | r.   |  |  |   |
|               |   |          |         |         |         |         |         | 1  | Devi                               | ce config  | jured as  | a slave.   |  |  |  |   |
|               |   |          |         |         |         |         |         |  |                                    |  |   |  |  |  |  |   |

| Bit/Field | Name | Туре | Reset | Description   |
|-----------|------|------|-------|---|
| 1         | SSE  | R/W  | 0     | SSI Synchronous Serial Port Enable  |
|           |      |      |       | Setting this bit enables SSI operation.   |
|           |      |      |       | The SSE values are defined as follows:  |
|           |      |      |       | Value Description   |
|           |      |      |       | 0 SSI operation disabled.   |
|           |      |      |       | 1 SSI operation enabled.  |
|           |      |      |       | <b>Note:</b> This bit must be set to 0 before any control registers are reprogrammed. |
| 0         | LBM  | R/W  | 0     | SSI Loopback Mode   |
|           |      |      |       | Setting this bit enables Loopback Test mode.  |
|           |      |      |       | The LBM values are defined as follows:  |
|           |      |      |       | Value Description   |
|           |      |      |       | 0 Normal serial port operation enabled.   |

1 Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

### Register 3: SSI Data (SSIDR), offset 0x008

**SSIDR** is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITx pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

#### SSI Data (SSIDR)

SSI0 base: 0x4000.8000 Offset 0x008

Type R/W, reset 0x0000.0000

|               | 31        | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23                                  | 22        | 21        | 20        | 19       | 18        | 17        | 16       |
|---------------|-----------|----------|----------|----------|----------|----------|----------|----------|-------------------------------------|-----------|-----------|-----------|----------|-----------|-----------|----------|
|               |           |          | 1        |          |          |          |          | rese     | erved                               |           |           |           |          |           |           |          |
| Type<br>Reset | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0                             | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0  |
|               | 15        | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7                                   | 6         | 5         | 4         | 3        | 2         | 1         | 0        |
|               | ľ         |          | 1        |          |          |          |          | DA       | ATA                                 |           |           | •         | 1        | 1         |           | '        |
| Type<br>Reset | R/W<br>0  | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0                            | R/W<br>0  | R/W<br>0  | R/W<br>0  | R/W<br>0 | R/W<br>0  | R/W<br>0  | R/W<br>0 |
| E             | Bit/Field |          | Nam      | ie       | Ту       | ре       | Reset    | Des      | cription                            |           |           |           |          |           |           |          |
|               | 31:16     |          | reserv   | ved      | R        | 0        | 0x0000   | com      | ware sho<br>patibility<br>served ac | with futu | ire prodi | ucts, the | value of | a reserv  | •         |          |
|               | 15:0      |          | DAT      | A        | R/       | W        | 0x0000   | SSI      | Receive                             | /Transm   | it Data   |           |          |           |           |          |
|               |           |          |          |          |          |          |          | A re     | ad opera                            | ation rea | ds the re | eceive FI | FO. A w  | rite oper | ation wri | tes the  |

transmit FIFO.

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

# Register 4: SSI Status (SSISR), offset 0x00C

**SSISR** is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

|            | 31       | t 0x0000.<br>30 | 29      | 28      | 27      | 26       | 25      | 24             | 23         | 22        | 21         | 20        | 19        | 18                             | 17       | 16      |
|------------|----------|-----------------|---------|---------|---------|----------|---------|----------------|------------|-----------|------------|-----------|-----------|--------------------------------|----------|---------|
| ſ          | 1        | 00              | 1       |         | 21      |          |         | rese           |            | 1         | 1          | 1         | 1         | 10                             |          | 1       |
| /pe<br>set | RO<br>0  | RO<br>0         | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0        | RO<br>0    | RO<br>0   | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0                        | RO<br>0  | RO<br>0 |
| 501        | 15       | 14              | 13      | 12      | 11      | 10       | 9       | 8              | 7          | 6         | 5          | 4         | 3         | 2                              | 1        | 0       |
| Γ          | ľ        |                 | Ì       |         |         | reserved | r r     |                |            | r         | r          | BSY       | RFF       | RNE                            | TNF      | TFI     |
| be<br>et   | RO<br>0  | RO<br>0         | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0        | RO<br>0    | RO<br>0   | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0                        | RO<br>1  | R(<br>1 |
| в          | it/Field |                 | Nam     | ne      | Ту      | ре       | Reset   | Des            | cription   |           |            |           |           |                                |          |         |
|            | 31:5     |                 | reserv  | ved     | R       | 0        | 0x00    | com            | patibility | with futu | ure prod   | ucts, the |           | erved bit<br>f a reserv<br>on. |          |         |
|            | 4        |                 | BS      | Y       | R       | 0        | 0       | SSI            | Busy Bi    | t         |            |           |           |                                |          |         |
|            |          |                 |         |         |         |          |         | The            | BSY val    | ues are o | defined    | as follow | s:        |                                |          |         |
|            |          |                 |         |         |         |          |         | Valı<br>0<br>1 | SSI i      | s idle.   |            |           | nd/or rec | ceiving a                      | frame, c | or the  |
|            | 3        |                 | RFI     | F       | R       | 0        | 0       |                |            | FIFO Fi   |            |           |           |                                |          |         |
|            |          |                 |         |         |         |          |         | The            | rff val    | ues are o | defined a  | as follow | 'S:       |                                |          |         |
|            |          |                 |         |         |         |          |         |                | ue Desc    |           | ) in mot ( |           |           |                                |          |         |
|            |          |                 |         |         |         |          |         | 0<br>1         |            | eive FIFC |            | uii.      |           |                                |          |         |
|            | 2        |                 | RN      | E       | R       | 0        | 0       | SSI            | Receive    | FIFO N    | ot Empt    | y         |           |                                |          |         |
|            |          |                 |         |         |         |          |         | The            | rne val    | ues are o | defined    | as follow | 'S:       |                                |          |         |
|            |          |                 |         |         |         |          |         | Valu           | ue Desc    | ription   |            |           |           |                                |          |         |
|            |          |                 |         |         |         |          |         | 0              |            | eive FIFC |            |           |           |                                |          |         |
|            |          |                 |         |         |         |          |         | 1              | Rece       | eive FIFC | ) is not e | empty.    |           |                                |          |         |
|            | 1        |                 | TN      | F       | R       | 0        | 1       | SSI            | Transmi    | t FIFO N  | lot Full   |           |           |                                |          |         |
|            |          |                 |         |         |         |          |         | The            | TNF val    | ues are o | defined    | as follow | 'S:       |                                |          |         |
|            |          |                 |         |         |         |          |         | Valu           | ue Desc    | ription   |            |           |           |                                |          |         |
|            |          |                 |         |         |         |          |         | 0              |            | smit FIF  |            |           |           |                                |          |         |
|            |          |                 |         |         |         |          |         | 1              | Tran       | smit FIF  | O is not   | full.     |           |                                |          |         |


| Bit/Field | Name | Туре | Reset | Description  |
|-----------|------|------|-------|--|
| 0         | TFE  | R0   | 1     | SSI Transmit FIFO Empty The ${\tt TFE}$ values are defined as follows: |
|           |      |      |       | Value Description<br>0 Transmit FIFO is not empty.                     |

1 Transmit FIFO is empty.

## Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

**SSICPSR** is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.



SSI Interrupt Mask (SSIIM)

## Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

| SSI0<br>Offse | base: 0x4<br>t 0x014<br>R/W, rese | 000.800 |         | 1)      |         |         |         |         |                                    |           |             |           |            |            |          |                  |
|---------------|-----------------------------------|---------|---------|---------|---------|---------|---------|---------|------------------------------------|-----------|-------------|-----------|------------|------------|----------|------------------|
|               | 31                                | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23                                 | 22        | 21          | 20        | 19         | 18         | 17       | 16               |
|               | I                                 |         | 1       | 1       |         |         |         | rese    | erved                              |           | 1           |           |            | 1          | 1        |                  |
| Type<br>Reset | RO<br>0                           | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                            | RO<br>0   | RO<br>0     | RO<br>0   | RO<br>0    | RO<br>0    | RO<br>0  | RO<br>0          |
|               | 15                                | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7                                  | 6         | 5           | 4         | 3          | 2          | 1        | 0                |
|               | ľ                                 |         |         | •       |         | res     | erved   |         |                                    |           | 1           | •         | ТХІМ       | RXIM       | RTIM     | RORIM            |
| Type<br>Reset | RO<br>0                           | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                            | RO<br>0   | RO<br>0     | RO<br>0   | R/W<br>0   | R/W<br>0   | R/W<br>0 | R/W<br>0         |
| E             | Bit/Field                         |         | Nan     | ne      | Ту      | ре      | Reset   | Des     | cription                           |           |             |           |            |            |          |                  |
|               | 31:4                              |         | reser   | ved     | R       | 0       | 0x00    | com     | ware sho<br>patibility<br>served a | with fut  | ure produ   | ucts, the | value of   | a reserv   |          | vide<br>hould be |
|               | 3                                 |         | TXI     | М       | R/      | W       | 0       | SSI     | Transmi                            | t FIFO Ir | nterrupt I  | Mask      |            |            |          |                  |
|               |                                   |         |         |         |         |         |         | The     | TXIM Va                            | alues are | e defined   | as follo  | WS:        |            |          |                  |
|               |                                   |         |         |         |         |         |         | Val     | ue Desc                            | ription   |             |           |            |            |          |                  |
|               |                                   |         |         |         |         |         |         | 0       |                                    |           |             |           |            | rrupt is n |          |                  |
|               |                                   |         |         |         |         |         |         | 1       | TX F                               | IFO half  | -full or le | ss condi  | ition inte | rrupt is n | iot mask | ed.              |
|               | 2                                 |         | RXI     | М       | R/      | W       | 0       | SSI     | Receive                            | FIFO In   | terrupt N   | lask      |            |            |          |                  |
|               |                                   |         |         |         |         |         |         | The     | RXIM Va                            | alues are | e defined   | as follo  | ws:        |            |          |                  |
|               |                                   |         |         |         |         |         |         | Val     | ue Desc                            | ription   |             |           |            |            |          |                  |
|               |                                   |         |         |         |         |         |         | 0       | RX F                               | IFO half  | -full or m  | nore con  | dition int | errupt is  | masked   | l.               |
|               |                                   |         |         |         |         |         |         | 1       | RX F                               | IFO half  | -full or m  | ore con   | dition int | errupt is  | not mas  | sked.            |
|               | 1                                 |         | RTI     | М       | R/      | W       | 0       | SSI     | Receive                            | Time-O    | ut Interru  | upt Mask  | C          |            |          |                  |
|               |                                   |         |         |         |         |         |         | The     | RTIM Va                            | alues are | e defined   | as follo  | ws:        |            |          |                  |
|               |                                   |         |         |         |         |         |         | Val     | ue Desc                            | ription   |             |           |            |            |          |                  |
|               |                                   |         |         |         |         |         |         | 0       |                                    |           |             |           | masked.    |            |          |                  |
|               |                                   |         |         |         |         |         |         | 1       | RX F                               | IFO time  | e-out inte  | errupt is | not masl   | ked.       |          |                  |

RX FIFO overrun interrupt is not masked.

| Bit/Field | Name  | Туре | Reset | Description                              |
|-----------|-------|------|-------|--|
| 0         | RORIM | R/W  | 0     | SSI Receive Overrun Interrupt Mask       |
|           |       |      |       | The RORIM values are defined as follows: |
|           |       |      |       | Value Description                        |
|           |       |      |       | 0 RX FIFO overrun interrupt is masked.   |

1

## Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

| Type          |         | t 0x0000 |              |         |         |         |               |              |            |          |                                    |           |          |           |         |         |
|---------------|---------|----------|--------------|---------|---------|---------|---------------|--------------|------------|----------|------------------------------------|-----------|----------|-----------|---------|---------|
|               | 31      | 30       | 29           | 28      | 27      | 26      | 25            | 24           | 23         | 22       | 21                                 | 20        | 19       | 18        | 17      | 16      |
|               |         |          |              | •       |         |         |               | rese         | rved       |          | •                                  |           |          |           |         |         |
| Type<br>eset  | RO<br>0 | RO<br>0  | RO<br>0      | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0       | RO<br>0      | RO<br>0    | RO<br>0  | RO<br>0                            | RO<br>0   | RO<br>0  | RO<br>0   | RO<br>0 | RO<br>0 |
|               | 15      | 14       | 13           | 12      | 11      | 10      | 9             | 8            | 7          | 6        | 5                                  | 4         | 3        | 2         | 1       | 0       |
| [             | l       |          | T            | Î       |         | res     | served        |              | 1          | ſ        | Î                                  | ľ         | TXRIS    | RXRIS     | RTRIS   | RORRIS  |
| Type<br>leset | RO<br>0 | RO<br>0  | RO<br>0      | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0       | RO<br>0      | RO<br>0    | RO<br>0  | RO<br>0                            | RO<br>0   | RO<br>1  | RO<br>0   | RO<br>0 | RO<br>0 |
| В             | 31:4    |          | Nan<br>reser |         | Ty<br>R | pe<br>O | Reset<br>0x00 | Soft<br>corr | patibility | with fut | rely on t<br>ure produ<br>read-mod | ucts, the | value of | a reserv  | •       |         |
|               | 3       |          | TXR          | IS      | R       | 0       | 1             |              |            |          | Raw Inter<br>nsmit FII             |           |          | ess, whe  | en set. |         |
|               | 2       |          | RXR          | RIS     | R       | 0       | 0             |              |            |          | aw Interi<br>ceive FIF             | •         |          | nore, whe | en set. |         |
|               | 1       |          | RTR          | IS      | R       | 0       | 0             |              |            |          | ut Raw I<br>ceive tim              |           |          | ed, when  | ı set.  |         |
|               | 0       |          | RORI         | RIS     | R       | 0       | 0             |              |            |          | n Raw In<br>ceive FIF              | •         |          | d, when   | set.    |         |

## Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The **SSIMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

| SSI   | Masked                            | Interr  | upt Stati            | us (SSI | MIS)         |         |                 |                     |  |                        |                        |                         |                       |           |         |         |
|---|-----------------------------------|---------|----------------------|---------|--------------|---------|-----------------|---------------------|--|------------------------|------------------------|-------------------------|-----------------------|-----------|---------|---------|
| Offse   | base: 0x4<br>t 0x01C<br>RO, reset |         |                      |         |              |         |                 |                     |  |                        |                        |                         |                       |           |         |         |
|   | 31                                | 30      | 29                   | 28      | 27           | 26      | 25              | 24                  | 23   | 22                     | 21                     | 20                      | 19                    | 18        | 17      | 16      |
|   | r                                 |         | 1 1                  |         |              |         | 1 1             |                     | erved  |                        | 1                      |                         | 1                     | 1         |         | 1       |
| Type<br>Reset   | RO<br>0                           | RO<br>0 | RO<br>0              | RO<br>0 | RO<br>0      | RO<br>0 | RO<br>0         | RO<br>0             | RO<br>0  | RO<br>0                | RO<br>0                | RO<br>0                 | RO<br>0               | RO<br>0   | RO<br>0 | RO<br>0 |
| Reset   |                                   |         |                      |         |              |         |                 |                     |  |                        |                        |                         |                       |           |         | -       |
|   | 15                                | 14      | 13                   | 12      | 11           | 10      | 9               | 8                   | 7  | 6                      | 5                      | 4                       | 3                     | 2         | 1       | 0       |
|   |                                   |         |                      |         |              |         | erved           |                     |  |                        |                        |                         | TXMIS                 | RXMIS     | RTMIS   | RORMIS  |
| Type<br>Reset   | RO<br>0                           | RO<br>0 | RO<br>0              | RO<br>0 | RO<br>0      | RO<br>0 | RO<br>0         | RO<br>0             | RO<br>0  | RO<br>0                | RO<br>0                | RO<br>0                 | RO<br>0               | RO<br>0   | RO<br>0 | RO<br>0 |
| E   | Bit/Field<br>31:4<br>3            |         | Nam<br>reserv<br>TXM | ved     | Ty<br>R<br>R | 0       | Reset<br>0<br>0 | Soft<br>com<br>pres | cription<br>ware sho<br>patibility<br>served ac<br>Transmi | with futu<br>cross a r | ure produ<br>ead-mod   | ucts, the<br>lify-write | value of<br>operation | a reserv  | •       |         |
|   | 2                                 |         | RXM                  | -       | R            |         | 0               | SSI<br>Indi         | cates tha<br>Receive<br>cates tha                          | FIFO M<br>It the rec   | lasked In<br>ceive FIF | iterrupt S<br>O is half | Status<br>f full or m | nore, whe |         |         |
| 1       RTMIS       RO       0       SSI Receive Time-Out Masked Interrupt Status         Indicates that the receive time-out has occurred, when set. |                                   |         |                      |         |              |         |                 |                     |  |                        |                        |                         |                       |           |         |         |
| 0 RORMIS RO 0 SSI Receive Overrun Masked Interrupt Status<br>Indicates that the receive FIFO has overflowed, when set.                                |                                   |         |                      |         |              |         |                 |                     |  |                        |                        |                         |                       |           |         |         |

SSI Masked Interrupt Status (SSIMIS)

# Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

| SSI  | Interrup                         | ot Clear | r (SSIIC | R)      |         |         |         |                           |                 |            |           |             |         |         |          |          |  |  |  |
|--|----------------------------------|----------|----------|---------|---------|---------|---------|---------------------------|-----------------|------------|-----------|-------------|---------|---------|----------|----------|--|--|--|
| Offse  | base: 0x4<br>t 0x020<br>W1C, res |          |          |         |         |         |         |                           |                 |            |           |             |         |         |          |          |  |  |  |
| _  | 31                               | 30       | 29       | 28      | 27      | 26      | 25      | 24                        | 23              | 22         | 21        | 20          | 19      | 18      | 17       | 16       |  |  |  |
|  |                                  |          | 1        |         |         |         |         | rese                      | rved            | 1          |           | •           |         | •       | •        |          |  |  |  |
| Type<br>Reset  | RO<br>0                          | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                   | RO<br>0         | RO<br>0    | RO<br>0   | RO<br>0     | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0  |  |  |  |
| _  | 15                               | 14       | 13       | 12      | 11      | 10      | 9       | 8                         | 7               | 6          | 5         | 4           | 3       | 2       | 1        | 0        |  |  |  |
|  |                                  |          |          | '       |         |         | reser   | ved                       |                 | •          |           | •           |         | •       | RTIC     | RORIC    |  |  |  |
| Type<br>Reset  | RO<br>0                          | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                   | RO<br>0         | RO<br>0    | RO<br>0   | RO<br>0     | RO<br>0 | RO<br>0 | W1C<br>0 | W1C<br>0 |  |  |  |
| В  | it/Field                         |          | Nam      | ne      | Ту      | ре      | Reset   | Des                       | cription        |            |           |             |         |         |          |          |  |  |  |
| 31:2 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation. |                                  |          |          |         |         |         |         |                           |                 |            |           |             |         |         |          |          |  |  |  |
|  | 1                                |          | RTI      | С       | W       | IC      | 0       |                           |                 | e Time-O   |           |             |         |         |          |          |  |  |  |
|  |                                  |          |          |         |         |         |         | ) (a)                     |                 |            |           |             |         |         |          |          |  |  |  |
|  |                                  |          |          |         |         |         |         | van<br>0                  | ue Desc<br>No e | ffect on i | nterrunt  |             |         |         |          |          |  |  |  |
|  |                                  |          |          |         |         |         |         | 1                         |                 | rs interru |           | •           |         |         |          |          |  |  |  |
|  |                                  |          |          |         |         |         |         |                           |                 |            |           |             |         |         |          |          |  |  |  |
|  | 0                                |          | ROR      | IC      | W       | IC      | 0       | SSI                       | Receive         | overrur    | n Interru | ot Clear    |         |         |          |          |  |  |  |
|  |                                  |          |          |         |         |         |         | The                       | RORIC           | values ar  | re define | ed as follo | ows:    |         |          |          |  |  |  |
|  |                                  |          |          |         |         |         |         | Valu                      | ue Desc         | cription   |           |             |         |         |          |          |  |  |  |
|  |                                  |          |          |         |         |         |         | 0 No effect on interrupt. |                 |            |           |             |         |         |          |          |  |  |  |
|  |                                  |          |          |         |         |         |         | 1                         | Clea            | rs interru | ıpt.      |             |         |         |          |          |  |  |  |
|  |                                  |          |          |         |         |         |         |                           |                 |            |           |             |         |         |          |          |  |  |  |

# Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 Offset 0xFD0 Type RO, reset 0x0000.0000

|               | 31                        | 30      | 29      | 28      | 27      | 26      | 25           | 24      | 23                                  | 22        | 21         | 20         | 19       | 18        | 17        | 16       |
|---------------|---------------------------|---------|---------|---------|---------|---------|--------------|---------|-------------------------------------|-----------|------------|------------|----------|-----------|-----------|----------|
|               |                           |         |         |         |         |         |              | rese    | rved                                | •         |            |            |          |           | •         |          |
| Type<br>Reset | RO<br>0                   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0      | RO<br>0 | RO<br>0                             | RO<br>0   | RO<br>0    | RO<br>0    | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0  |
| Reset         | 15                        | 14      | 13      | 12      | 11      | 10      | 9            | 8       | 7                                   | 6         | 5          | 4          | 3        | 2         | 1         | 0        |
|               | 15                        | 14      | 13      | rese    |         | 10      | <del>س</del> | 0       | ,                                   | , U       |            | PI         |          | 2         | r         | <u> </u> |
|               |                           |         |         | 1636    |         |         |              |         | FIL                                 | 54<br>I   |            |            |          |           |           |          |
| Туре          | RO                        | RO      | RO      | RO      | RO      | RO      | RO           | RO      | RO                                  | RO        | RO         | RO         | RO       | RO        | RO        | RO       |
| Reset         | 0                         | 0       | 0       | 0       | 0       | 0       | 0            | 0       | 0                                   | 0         | 0          | 0          | 0        | 0         | 0         | 0        |
| E             | Bit/Field Name Type Reset |         |         |         |         |         |              | Des     | cription                            |           |            |            |          |           |           |          |
|               | 31:8                      |         | reserv  | ved     | R       | 0       | 0x00         | com     | ware sho<br>patibility<br>served ac | with futu | ure produ  | ucts, the  | value of | a reserv  |           |          |
|               | 7:0                       |         | PID     | 4       | R       | 0       | 0x00         | SSI     | Periphe                             | ral ID Re | gister[7:  | 0]         |          |           |           |          |
|               |                           |         |         |         |         |         |              | Can     | be used                             | l by soft | vare to id | dentify th | e prese  | nce of th | is periph | eral.    |

## Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 Offset 0xFD4 Type RO, reset 0x0000.0000

|               | 31        | 30      | 29      | 28                          | 27      | 26      | 25      | 24      | 23       | 22        | 21        | 20             | 19       | 18                           | 17        | 16      |
|---------------|-----------|---------|---------|-----------------------------|---------|---------|---------|---------|----------|-----------|-----------|----------------|----------|------------------------------|-----------|---------|
|               |           |         |         |                             |         |         |         | rese    | rved     |           |           |                |          |                              |           |         |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0                     | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0        | RO<br>0  | RO<br>0                      | RO<br>0   | RO<br>0 |
|               | 15        | 14      | 13      | 12                          | 11      | 10      | 9       | 8       | 7        | 6         | 5         | 4              | 3        | 2                            | 1         | 0       |
|               |           |         |         | rese                        | rved    |         | ı ı     |         |          | I         |           | <b>I</b><br>Pl | D5       | 1                            |           |         |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0                     | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0        | RO<br>0  | RO<br>0                      | RO<br>0   | RO<br>0 |
| E             | Bit/Field |         | Nam     | Name Type Reset Description |         |         |         |         |          |           |           |                |          |                              |           |         |
|               | 31:8      |         | reserv  | ved                         | R       | 0       | 0x00    | com     |          | with futu | ure produ | ucts, the      | value of | erved bit<br>a reserv<br>on. |           |         |
|               | 7:0       |         | PID     | 5                           | R       | 0       | 0x00    |         | Peripher |           | •         | -              | ne prese | nce of th                    | is periph | ieral.  |

# Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 Offset 0xFD8 Type RO, reset 0x0000.0000

|               | 31        | 30      | 29      | 28      | 27      | 26      | 25                | 24      | 23                     | 22        | 21        | 20         | 19       | 18        | 17         | 16       |
|---------------|-----------|---------|---------|---------|---------|---------|-------------------|---------|------------------------|-----------|-----------|------------|----------|-----------|------------|----------|
|               |           |         |         |         |         |         |                   | rese    | erved                  |           |           |            |          |           |            |          |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0           | RO<br>0 | RO<br>0                | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0  | RO<br>0   | RO<br>0    | RO<br>0  |
| Reber         | 15        | 14      | 13      | 12      | 11      | 10      | 9                 | 8       | 7                      | 6         | 5         | 4          | 3        | 2         | 1          | 0        |
| [             | 10        | 14      | 1       | rese    |         | 10      | <del>ر آر</del> ا | 0       | ,<br>I                 |           |           | 1          | D6       | 2         | · ·        |          |
|               |           |         |         |         |         |         |                   |         |                        |           |           |            | I        |           |            |          |
| Type          | RO<br>0   | RO      | RO      | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0           | RO      | RO<br>0                | RO<br>0   | RO<br>0   | RO         | RO<br>0  | RO<br>0   | RO<br>0    | RO       |
| Reset         | 0         | 0       | 0       | 0       | 0       | 0       | 0                 | 0       | 0                      | 0         | 0         | 0          | 0        | 0         | 0          | 0        |
|               |           |         |         |         |         |         |                   |         |                        |           |           |            |          |           |            |          |
| E             | Bit/Field |         | Nam     | е       | Ту      | ре      | Reset             | Des     | cription               |           |           |            |          |           |            |          |
|               |           |         |         |         | _       | -       |                   |         |                        |           |           |            | _        |           | _          |          |
|               | 31:8      |         | reserv  | red     | R       | 0       | 0x00              |         | ware sho               |           |           |            |          |           | •          |          |
|               |           |         |         |         |         |         |                   |         | patibility<br>served a |           | •         | -          |          |           | 'ed dit sr | ioula be |
|               |           |         |         |         |         |         |                   |         |                        |           |           |            |          |           |            |          |
|               | 7:0       |         | PID     | 6       | R       | 0       | 0x00              | SSI     | Peripher               | ral ID Re | gister[23 | 3:16]      |          |           |            |          |
|               |           |         |         |         |         |         |                   | Can     | be used                | by soft   | ware to i | dentify th | ne prese | nce of th | is periph  | eral.    |
|               |           |         |         |         |         |         |                   |         | •                      |           | •         | •          | ne prese | nce of th | is periph  | eral.    |

# Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 Offset 0xFDC Type RO, reset 0x0000.0000

| -             | 31        | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23         | 22        | 21                                 | 20         | 19          | 18        | 17        | 16      |
|---------------|-----------|---------|---------|---------|---------|---------|---------|---------|------------|-----------|------------------------------------|------------|-------------|-----------|-----------|---------|
|               |           | •       | 1       |         |         |         |         | rese    | rved       |           |                                    | •          |             | •         |           |         |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0                            | RO<br>0    | RO<br>0     | RO<br>0   | RO<br>0   | RO<br>0 |
|               | 15        | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7          | 6         | 5                                  | 4          | 3           | 2         | 1         | 0       |
| [             | 10        | 1       | 1       |         | rved    | 10      | 1 1     |         |            |           | 1                                  | PI         | · · · · · · | -         | · ·       |         |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0                            | RO<br>0    | RO<br>0     | RO<br>0   | RO<br>0   | RO<br>0 |
|               |           |         |         |         |         |         |         |         |            |           |                                    |            |             |           |           |         |
| E             | Bit/Field |         | Nam     | ie      | Ту      | ре      | Reset   | Des     | cription   |           |                                    |            |             |           |           |         |
|               | 31:8      |         | reserv  | /ed     | R       | 0       | 0x00    | com     | patibility | with fut  | rely on tl<br>ure produ<br>ead-mod | ucts, the  | value of    | a reserv  | •         |         |
|               | 7:0       |         | PID     | 7       | R       | 0       | 0x00    | SSI     | Periphe    | ral ID Re | egister[31                         | 1:24]      |             |           |           |         |
|               |           |         |         |         |         |         |         | Can     | be used    | l by soft | ware to i                          | dentify th | ne prese    | nce of th | is periph | eral.   |

# Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 Offset 0xFE0 Type RO, reset 0x0000.0022

|               | 31        | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23                                   | 22        | 21        | 20         | 19       | 18        | 17        | 16      |
|---------------|-----------|---------|---------|---------|---------|---------|---------|---------|--------------------------------------|-----------|-----------|------------|----------|-----------|-----------|---------|
|               |           |         | 1       |         |         |         |         | rese    | erved                                |           |           |            |          |           |           |         |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                              | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0 |
|               | 15        | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7                                    | 6         | 5         | 4          | 3        | 2         | 1         | 0       |
|               |           |         | 1       | rese    |         |         | 1 1     | -       |                                      | r         | 1         | PI         |          | 1         | · ·       |         |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                              | RO<br>0   | RO<br>1   | RO<br>0    | RO<br>0  | RO<br>0   | RO<br>1   | RO<br>0 |
| E             | Bit/Field |         | Nam     | ie      | Ту      | pe      | Reset   | Des     | cription                             |           |           |            |          |           |           |         |
|               | 31:8      |         | reserv  | ved     | R       | 0       | 0       | com     | tware sho<br>patibility<br>served ac | with futu | ure produ | ucts, the  | value of | a reserv  | •         |         |
|               | 7:0       |         | PID     | 0       | R       | 0       | 0x22    | ·       | Peripher                             |           |           |            | oporatio |           |           |         |
|               |           |         |         |         |         |         |         | Can     | n be used                            | by soft   | ware to i | dentify th | ne prese | nce of th | is periph | eral.   |

# Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 Offset 0xFE4 Type RO, reset 0x0000.0000

|               | 31        | 30      | 29      | 28      | 27      | 26      | 25                 | 24         | 23         | 22        | 21         | 20        | 19        | 18                    | 17      | 16      |
|---------------|-----------|---------|---------|---------|---------|---------|--------------------|------------|------------|-----------|------------|-----------|-----------|-----------------------|---------|---------|
|               |           |         |         |         |         |         |                    | rese       | rved       |           |            |           |           | •                     |         |         |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0            | RO<br>0    | RO<br>0    | RO<br>0   | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0               | RO<br>0 | RO<br>0 |
| 10000         | 15        | 14      | 13      | 12      | 11      | 10      | 9                  | 8          | 7          | 6         | 5          | 4         | 3         | 2                     | 1       | 0       |
|               | 10        |         | 1 1     | rese    |         |         | <del>, , , ,</del> | 0          |            |           | 1          | PII       |           | 1                     | · ·     |         |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0            | RO<br>0    | RO<br>0    | RO<br>0   | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0               | RO<br>0 | RO<br>0 |
| E             | Bit/Field |         | Nam     | e       | Ту      | ре      | Reset              | Des        | cription   |           |            |           |           |                       |         |         |
|               | 31:8      |         | reserv  | ved     | R       | 0       | 0x00               | com        | patibility | with fut  |            | ucts, the | value of  | erved bit<br>a reserv | •       |         |
|               | 7:0       |         | PID     | 1       | R       | 0       | 0x00               | •          |            |           | egister [1 |           | operation | 511.                  |         |         |
|               |           |         |         |         |         | by soft | ware to i          | dentify th | ie prese   | nce of th | is periph  | ieral.    |           |                       |         |         |

# Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 Offset 0xFE8 Type RO, reset 0x0000.0018

|  | 31        | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23       | 22        | 21        | 20         | 19       | 18        | 17        | 16      |
|--|-----------|---------|---------|---------|---------|---------|---------|---------|----------|-----------|-----------|------------|----------|-----------|-----------|---------|
|  |           |         |         |         |         |         |         | rese    | erved    |           |           |            |          |           |           |         |
| Type<br>Reset  | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0 |
|  | 15        | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7        | 6         | 5         | 4          | 3        | 2         | 1         | 0       |
|  |           |         | r î     | rese    | rved    |         | î î     |         |          |           |           | PI         | D2       |           |           |         |
| Type<br>Reset  | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>1    | RO<br>1  | RO<br>0   | RO<br>0   | RO<br>0 |
| E  | Bit/Field |         |         |         |         |         |         |         |          |           |           |            |          |           |           |         |
|  | 31:8      |         | reserv  | red     | R       | 0       | 0x00    | com     |          | with futu | ure produ | ucts, the  | value of | a reserv  | •         |         |
| compatibility with future produc<br>preserved across a read-modi |           |         |         |         |         |         |         |         |          |           |           |            | operatio | on.       |           |         |
|  | 7:0       |         | PID     | 2       | R       | 0       | 0x18    |         | Peripher |           | • •       | -          |          |           |           |         |
|  |           |         |         |         |         |         |         | Can     | be used  | by soft   | vare to i | dentify th | ne prese | nce of th | is periph | eral.   |

# Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 Offset 0xFEC Type RO, reset 0x0000.0001

|                                  | 31   | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23         | 22        | 21                                | 20         | 19       | 18         | 17        | 16     |
|----------------------------------|------|----|--------|------|------|----|-------|------|------------|-----------|-----------------------------------|------------|----------|------------|-----------|--------|
|                                  |      | 1  | 1      |      |      |    |       | rese | erved      | 1         | 1                                 | 1          |          | 1          |           |        |
| Туре                             | RO   | RO | RO     | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO                                | RO         | RO       | RO         | RO        | RO     |
| Reset                            | 0    | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0                                 | 0          | 0        | 0          | 0         | 0      |
|                                  | 15   | 14 | 13     | 12   | 11   | 10 | 9     | 8    | 7          | 6         | 5                                 | 4          | 3        | 2          | 1         | 0      |
|                                  |      | 1  | 1      | rese | rved |    |       |      |            | 1         | 1                                 | PI         | D3       | 1          | 1         | 1      |
| Туре                             | RO   | RO | RO     | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO                                | RO         | RO       | RO         | RO        | RO     |
| Reset                            | 0    | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0                                 | 0          | 0        | 0          | 0         | 1      |
| Bit/Field Name Type Reset Descri |      |    |        |      |      |    |       |      |            |           |                                   |            |          |            |           |        |
| Ľ                                |      |    | Indii  |      | i y  | he | Reset | Des  | cription   |           |                                   |            |          |            |           |        |
|                                  | 31:8 |    | reserv | ved  | R    | 0  | 0x00  | com  | patibility | with fut  | rely on t<br>ure prod<br>read-mod | ucts, the  | value of | f a reserv | •         |        |
|                                  | 7:0  |    | PID    | 3    | R    | 0  | 0x01  | SSI  | Periphe    | ral ID Re | egister [3                        | 1:24]      |          |            |           |        |
|                                  |      |    |        |      |      |    |       | Can  | be used    | d by soft | ware to i                         | dentify th | ne prese | nce of th  | is periph | ieral. |
|                                  |      |    |        |      |      |    |       |      |            |           |                                   |            |          |            |           |        |

# Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI PrimeCell Identification 0 (SSIPCelIID0)

SSI0 base: 0x4000.8000 Offset 0xFF0 Type RO, reset 0x0000.000D

|               | 31        | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23                                  | 22         | 21         | 20        | 19       | 18          | 17        | 16      |
|---------------|-----------|---------|---------|---------|---------|---------|---------|---------|-------------------------------------|------------|------------|-----------|----------|-------------|-----------|---------|
|               |           |         |         |         |         |         |         | rese    | erved                               |            |            | 1         |          | 1           |           |         |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                             | RO<br>0    | RO<br>0    | RO<br>0   | RO<br>0  | RO<br>0     | RO<br>0   | RO<br>0 |
| Reser         |           |         |         |         |         |         |         |         |                                     |            |            |           |          |             |           |         |
|               | 15        | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7                                   | 6          | 5          | 4         | 3        | 2           | 1         | 0       |
|               |           |         |         | rese    | rved    |         |         |         |                                     |            |            | CI        | D0       | •           |           | •       |
| Туре          | RO        | RO      | RO      | RO      | RO      | RO      | RO      | RO      | RO                                  | RO         | RO         | RO        | RO       | RO          | RO        | RO      |
| Reset         | 0         | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0                                   | 0          | 0          | 0         | 1        | 1           | 0         | 1       |
| E             | Bit/Field |         | Nam     | e       | Ту      | ре      | Reset   | Des     | cription                            |            |            |           |          |             |           |         |
|               | 31:8      |         | reserv  | red     | R       | 0       | 0x00    | com     | ware sho<br>patibility<br>served ac | with futu  | ure produ  | ucts, the | value of | a reserv    | •         |         |
|               | 7:0       |         | CID     | 0       | R       | 0       | 0x0D    | SSI     | PrimeCe                             | ell ID Reg | gister [7: | :0]       |          |             |           |         |
|               |           |         |         |         |         |         |         | Prov    | vides sof                           | tware a    | standard   | l cross-p | eriphera | l identific | cation sy | stem.   |

# Register 19: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 1 (SSIPCellID1)

SSI0 base: 0x4000.8000 Offset 0xFF4 Type RO, reset 0x0000.00F0

|       | 31        | 30 | 29     | 28   | 27   | 26 | 25   | 24   | 23                                  | 22        | 21        | 20        | 19       | 18         | 17       | 16     |
|-------|-----------|----|--------|------|------|----|------|------|-------------------------------------|-----------|-----------|-----------|----------|------------|----------|--------|
|       |           |    |        |      |      |    |      | rese | rved                                |           |           |           |          | 1          |          |        |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO   | RO   | RO                                  | RO        | RO        | RO        | RO       | RO         | RO       | RO     |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0    | 0    | 0                                   | 0         | 0         | 0         | 0        | 0          | 0        | 0      |
|       | 15        | 14 | 13     | 12   | 11   | 10 | 9    | 8    | 7                                   | 6         | 5         | 4         | 3        | 2          | 1        | 0      |
|       |           |    |        | rese | rved |    |      |      |                                     |           |           | CII       | 01       |            |          |        |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO   | RO   | RO                                  | RO        | RO        | RO        | RO       | RO         | RO       | RO     |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0    | 0    | 1                                   | 1         | 1         | 1         | 0        | 0          | 0        | 0      |
| E     | Bit/Field |    |        |      |      |    |      |      | cription                            |           |           |           |          |            |          |        |
|       | 31:8      |    | reserv | ved  | R    | 0  | 0x00 | com  | ware sho<br>patibility<br>served ac | with futu | ure produ | ucts, the | value of | a reserv   |          |        |
|       | 7:0       |    | CID    | 1    | R    | 0  | 0xF0 |      | PrimeCe                             |           |           | •         | rinhora  | lidoptific | ation sy | stom   |
|       |           |    |        |      |      |    |      | FIU  | 1063 501                            | wait a    | stanuaru  | 0035-p    | Subuers  |            | Jacon Sy | Stern. |

# Register 20: SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 Offset 0xFF8 Type RO, reset 0x0000.0005

|       | 31        | 30 | 29    | 28   | 27   | 26 | 25    | 24   | 23         | 22        | 21        | 20                                    | 19       | 18         | 17         | 16     |
|-------|-----------|----|-------|------|------|----|-------|------|------------|-----------|-----------|---------------------------------------|----------|------------|------------|--------|
|       |           | Î  | T     | 1    |      |    | 1 1   | rese | rved       | 1         |           | 1                                     |          | i          | 1          | 1      |
| Туре  | RO        | RO | RO    | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO        | RO                                    | RO       | RO         | RO         | RO     |
| Reset | 0         | 0  | 0     | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0         | 0                                     | 0        | 0          | 0          | 0      |
|       | 15        | 14 | 13    | 12   | 11   | 10 | 9     | 8    | 7          | 6         | 5         | 4                                     | 3        | 2          | 1          | 0      |
|       |           | 1  | 1     | rese | rved |    |       |      |            | 1         |           | CII                                   | D2       |            | 1          |        |
| Туре  | RO        | RO | RO    | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO        | RO                                    | RO       | RO         | RO         | RO     |
| Reset | 0         | 0  | 0     | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0         | 0                                     | 0        | 1          | 0          | 1      |
| E     | Bit/Field |    | Nan   | ne   | Туј  | be | Reset | Des  | cription   |           |           |                                       |          |            |            |        |
|       | 31:8      |    | reser | ved  | R    | C  | 0x00  | com  | patibility | with futu | ure proc  | the value<br>lucts, the<br>dify-write | value of | a reser    | •          |        |
|       | 7:0       |    | CID   | 2    | R    | C  | 0x05  | SSI  | PrimeC     | ell ID Re | gister [2 | 3:16]                                 |          |            |            |        |
|       |           |    |       |      |      |    |       | Prov | vides so   | ftware a  | standar   | d cross-p                             | eriphera | l identifi | ication sy | vstem. |

# Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 Offset 0xFFC Type RO, reset 0x0000.00B1

|       | 31        | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23                                  | 22         | 21                     | 20        | 19       | 18          | 17        | 16    |
|-------|-----------|----|--------|------|------|----|-------|------|-------------------------------------|------------|------------------------|-----------|----------|-------------|-----------|-------|
|       |           |    |        |      |      |    |       | rese | rved                                |            |                        |           |          | 1           |           |       |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO                                  | RO         | RO                     | RO        | RO       | RO          | RO        | RO    |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0                                   | 0          | 0                      | 0         | 0        | 0           | 0         | 0     |
|       | 15        | 14 | 13     | 12   | 11   | 10 | 9     | 8    | 7                                   | 6          | 5                      | 4         | 3        | 2           | 1         | 0     |
|       |           |    |        | rese | rved |    |       |      |                                     |            |                        | CI        | D3       | 1           |           |       |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO                                  | RO         | RO                     | RO        | RO       | RO          | RO        | RO    |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 1                                   | 0          | 1                      | 1         | 0        | 0           | 0         | 1     |
| E     | Bit/Field |    | Nam    | e    | Ту   | ре | Reset | Des  | cription                            |            |                        |           |          |             |           |       |
|       | 31:8      |    | reserv | ved  | R    | 0  | 0x00  | com  | ware sho<br>patibility<br>served ac | with futu  | ure produ              | ucts, the | value of | a reserv    |           |       |
|       | 7:0       |    | CID    | 3    | R    | 0  | 0xB1  | SSI  | PrimeCe                             | ell ID Reg | gister [3 <sup>-</sup> | 1:24]     |          |             |           |       |
|       |           |    |        |      |      |    |       | Prov | vides sof                           | tware a s  | standard               | l cross-p | eriphera | l identific | cation sy | stem. |


# 14 Ethernet Controller

The Stellaris<sup>®</sup> Ethernet Controller consists of a fully integrated media access controller (MAC) and network physical (PHY) interface device. The Ethernet Controller conforms to *IEEE 802.3* specifications and fully supports 10BASE-T and 100BASE-TX standards.

The Ethernet Controller module has the following features:

- Conforms to the IEEE 802.3-2002 specification
  - 10BASE-T/100BASE-TX IEEE-802.3 compliant. Requires only a dual 1:1 isolation transformer interface to the line
  - 10BASE-T/100BASE-TX ENDEC, 100BASE-TX scrambler/descrambler
  - Full-featured auto-negotiation
- Multiple operational modes
  - Full- and half-duplex 100 Mbps
  - Full- and half-duplex 10 Mbps
  - Power-saving and power-down modes
- Highly configurable
  - Programmable MAC address
  - LED activity selection
  - Promiscuous mode support
  - CRC error-rejection control
  - User-configurable interrupts
- Physical media manipulation
  - Automatic MDI/MDI-X cross-over correction
  - Register-programmable transmit amplitude
  - Automatic polarity correction and 10BASE-T signal reception
- IEEE 1588 Precision Time Protocol

# 14.1 Block Diagram




#### Figure 14-1. Ethernet Controller Block Diagram

# 14.2 Functional Description

Note: Stellaris® Fury-class devices incorporating an Ethernet controller should have a 12.4-k $\Omega$  resistor connected between ERBIAS and ground to accommodate future device revisions. The 12.4-k $\Omega$  resistor should have a 1% tolerance and should be located in close proximity to the ERBIAS pin. Power dissipation in the resistor is low, so a chip resistor of any geometry may be used.

As shown in Figure 14-2 on page 354, the Ethernet Controller is functionally divided into two layers or modules: the Media Access Controller (MAC) layer and the Network Physical (PHY) layer. These correspond to the OSI model layers 2 and 1. The primary interface to the Ethernet Controller is a simple bus interface to the MAC layer. The MAC layer provides transmit and receive processing for Ethernet frames. The MAC layer also provides the interface to the PHY module via an internal Media Independent Interface (MII).

#### Figure 14-2. Ethernet Controller



## 14.2.1 Internal MII Operation

For the MII management interface to function properly, the MDIO signal must be connected through a 10k  $\Omega$  pull-up resistor to the +3.3 V supply. Failure to connect this pull-up resistor prevents management transactions on this internal MII to function. Note that it is possible for data transmission across the MII to still function since the PHY layer auto-negotiates the link parameters by default.

For the MII management interface to function properly, the internal clock must be divided down from the system clock to a frequency no greater than 2.5 MHz. The **MACMDV** register contains the divider used for scaling down the system clock. See page 374 for more details about the use of this register.

## 14.2.2 PHY Configuration/Operation

The Physical Layer (PHY) in the Ethernet Controller includes integrated ENDECs,

scrambler/descrambler, dual-speed clock recovery, and full-featured auto-negotiation functions. The transmitter includes an on-chip pulse shaper and a low-power line driver. The receiver has an adaptive equalizer and a baseline restoration circuit required for accurate clock and data recovery. The transceiver interfaces to Category-5 unshielded twisted pair (Cat-5 UTP) cabling for 100BASE-TX applications, and Category-3 unshielded twisted pair (Cat-3 UTP) for 10BASE-T applications. The Ethernet Controller is connected to the line media via dual 1:1 isolation transformers. No external filter is required.

## 14.2.2.1 Clock Selection

The PHY has an on-chip crystal oscillator which can also be driven by an external oscillator. In this mode of operation, a 25-MHz crystal should be connected between the <code>XTALPPHY</code> and <code>XTALNPHY</code> pins. Alternatively, an external 25-MHz clock input can be connected to the <code>XTALPPHY</code> pin. In this mode of operation, a crystal is not required and the <code>XTALNPHY</code> pin must be tied to ground.

## 14.2.2.2 Auto-Negotiation

The PHY supports the auto-negotiation functions of Clause 28 of the *IEEE 802.3* standard for 10/100 Mbps operation over copper wiring. This function can be enabled via register settings. The auto-negotiation function defaults to On and the ANEGEN bit in the **MR0** register is High after reset. Software can disable the auto-negotiation function by writing to the ANEGEN bit. The contents of the **MR4** register are sent to the PHY's link partner during auto-negotiation via fast-link pulse coding.

Once auto-negotiation is complete, the DPLX and RATE bits in the **MR18** register reflect the actual speed and duplex that was chosen. If auto-negotiation fails to establish a link for any reason, the ANEGF bit in the **MR18** register reflects this and auto-negotiation restarts from the beginning. Writing a 1 to the RANEG bit in the **MR0** register also causes auto-negotiation to restart.

## 14.2.2.3 Polarity Correction

The PHY is capable of either automatic or manual polarity reversal for 10BASE-T and auto-negotiation functions. Bits 4 and 5 (RVSPOL and APOL) in the **MR16** register control this feature. The default is automatic mode, where APOL is Low and RVSPOL indicates if the detection circuitry has inverted the input signal. To enter manual mode, APOL should be set High and RVSPOL then controls the signal polarity.

## 14.2.2.4 MDI/MDI-X Configuration

The PHY supports the automatic MDI/MDI-X configuration as defined in *IEEE 802.3-2002 specification*. This eliminates the need for cross-over cables when connecting to another device, such as a hub. The algorithm is controlled via settings in the **MR24** register. Refer to page 396 for additional details about these settings.

# 14.2.2.5 LED Indicators

The PHY supports two LED signals that can be used to indicate various states of operation of the Ethernet Controller. These signals are mapped to the LED0 and LED1 pins. By default, these pins are configured as GPIO signals (PF3 and PF2). For the PHY layer to drive these signals, they must be reconfigured to their hardware function. See "General-Purpose Input/Outputs (GPIOs)" on page 141 for additional details. The function of these pins is programmable via the PHY layer **MR23** register. Refer to page 395 for additonal details on how to program these LED functions.

## 14.2.3 MAC Configuration/Operation

### 14.2.3.1 Ethernet Frame Format

Ethernet data is carried by Ethernet frames. The basic frame format is shown in Figure 14-3 on page 356.

#### Figure 14-3. Ethernet Frame

| Preamble | SFD  | Destination Address | Source Address | Length/<br>Type | Data      | FCS   |
|----------|------|---------------------|----------------|-----------------|-----------|-------|
| <br>7    | 1    | 6                   | 6              | 2               | 46 - 1500 | 4     |
| Bytes    | Byte | Bytes               | Bytes          | Bytes           | Bytes     | Bytes |

The seven fields of the frame are transmitted from left to right. The bits within the frame are transmitted from least to most significant bit.

Preamble

The Preamble field is used by the physical layer signaling circuitry to synchronize with the received frame's timing. The preamble is 7 octets long.

Start Frame Delimiter (SFD)

The SFD field follows the preamble pattern and indicates the start of the frame. Its value is 1010.1011.

Destination Address (DA)

This field specifies destination addresses for which the frame is intended. The LSB of the DA determines whether the address is an individual (0), or group/multicast (1) address.

Source Address (SA)

The source address field identifies the station from which the frame was initiated.

Length/Type Field

The meaning of this field depends on its numeric value. The first of two octets is most significant. This field can be interpreted as length or type code. The maximum length of the data field is 1500 octets. If the value of the Length/Type field is less than or equal to 1500 decimal, it indicates the number of MAC client data octets. If the value of this field is greater than or equal to 1536 decimal, then it is type interpretation. The meaning of the Length/Type field when the value is between 1500 and 1536 decimal is unspecified by the standard. The MAC module assumes type interpretation if the value of the Length/Type field is greater than 1500 decimal.

Data

The data field is a sequence of 0 to 1500 octets. Full data transparency is provided so any values can appear in this field. A minimum frame size is required to properly meet the IEEE standard. If necessary, the data field is extended by appending extra bits (a pad). The pad field can have a size of 0 to 46 octets. The sum of the data and pad lengths must be a minimum of 46 octets. The MAC module automatically inserts pads if required, though it can be disabled by a register write. For the MAC module core, data sent/received can be larger than 1500 bytes, and no Frame Too Long error is reported. Instead, a FIFO Overrun error is reported when the frame received is too large to fit into the Ethernet Controller's RAM.

Frame Check Sequence (FCS)

The frame check sequence carries the cyclic redundancy check (CRC) value. The value of this field is computed over destination address, source address, length/type, data, and pad fields using the CRC-32 algorithm. The MAC module computes the FCS value one nibble at a time. For transmitted frames, this field is automatically inserted by the MAC layer, unless disabled by the CRC bit in the **MACTCTL** register. For received frames, this field is automatically checked. If the FCS does not pass, the frame is not placed in the RX FIFO, unless the FCS check is disabled by the BADCRC bit in the **MACRCTL** register.

### 14.2.3.2 MAC Layer FIFOs

For Ethernet frame transmission, a 2 KB TX FIFO is provided that can be used to store a single frame. While the *IEEE 802.3 specification* limits the size of an Ethernet frame's payload section to 1500 Bytes, the Ethernet Controller places no such limit. The full buffer can be used, for a payload of up to 2032 bytes.

For Ethernet frame reception, a 2-KB RX FIFO is provided that can be used to store multiple frames, up to a maximum of 31 frames. If a frame is received and there is insufficient space in the RX FIFO, an overflow error is indicated.

For details regarding the TX and RX FIFO layout, refer to Table 14-1 on page 357. Please note the following difference between TX and RX FIFO layout. For the TX FIFO, the Data Length field in the first FIFO word refers to the Ethernet frame data payload, as shown in the 5th to nth FIFO positions. For the RX FIFO, the Frame Length field is the total length of the received Ethernet frame, including the FCS and Frame Length bytes. Also note that if FCS generation is disabled with the CRC bit in the **MACTCTL** register, the last word in the FIFO must be the FCS bytes for the frame that has been written to the FIFO.

Also note that if the length of the data payload section is not a multiple of 4, the FCS field overlaps words in the FIFO. However, for the RX FIFO, the beginning of the next frame is always on a word boundary.

| FIFO Word Read/Write<br>Sequence | Word Bit Fields | TX FIFO (Write) | RX FIFO (Read)   |
|----------------------------------|-----------------|-----------------|------------------|
| 1st                              | 7:0             | Data Length LSB | Frame Length LSB |
|                                  | 15:8            | Data Length MSB | Frame Length MSB |
|                                  | 23:16           |                 | DA oct 1         |
|                                  | 31:24           |                 | DA oct 2         |
| 2nd                              | 7:0             |                 | DA oct 3         |
|                                  | 15:8            |                 | DA oct 4         |
|                                  | 23:16           |                 | DA oct 5         |
|                                  | 31:24           |                 | DA oct 6         |

#### Table 14-1. TX & RX FIFO Organization

| FIFO Word Read/Write<br>Sequence | Word Bit Fields | TX FIFO (Write)                              | RX FIFO (Read) |  |  |  |  |  |
|----------------------------------|-----------------|--|----------------|--|--|--|--|--|
| 3rd                              | 7:0             | 5  | SA oct 1       |  |  |  |  |  |
|                                  | 15:8            | S  | SA oct 2       |  |  |  |  |  |
|                                  | 23:16           | S  | SA oct 3       |  |  |  |  |  |
|                                  | 31:24           | 31:24 SA oct 4                               |                |  |  |  |  |  |
| 4th                              | 7:0             | S  | SA oct 5       |  |  |  |  |  |
|                                  | 15:8            | S  | SA oct 6       |  |  |  |  |  |
|                                  | 23:16           | Len  | Len/Type MSB   |  |  |  |  |  |
|                                  | 31:24           | Len/Type LSB                                 |                |  |  |  |  |  |
| 5th to nth                       | 7:0             | d  | ata oct n      |  |  |  |  |  |
|                                  | 15:8            | dat  | data oct n+1   |  |  |  |  |  |
|                                  | 23:16           | dat  | ta oct n+2     |  |  |  |  |  |
|                                  | 31:24           | dat  | ta oct n+3     |  |  |  |  |  |
| last                             | 7:0             | FCS 1 (if the CRC bit in <b>MACCTL</b> is 0) | FCS 1          |  |  |  |  |  |
|                                  | 15:8            | FCS 2 (if the CRC bit in <b>MACCTL</b> is 0) | FCS 2          |  |  |  |  |  |
|                                  | 23:16           | FCS 3 (if the CRC bit in MACCTL is 0)        | FCS 3          |  |  |  |  |  |
|                                  | 31:24           | FCS 4 (if the CRC bit in <b>MACCTL</b> is 0) | FCS 4          |  |  |  |  |  |

## 14.2.3.3 Ethernet Transmission Options

The Ethernet Controller can automatically generate and insert the Frame Check Sequence (FCS) at the end of the transmit frame. This is controlled by the CRC bit in the **MACTCTL** register. For test purposes, in order to generate a frame with an invalid CRC, this feature can be disabled.

The *IEEE 802.3 specification* requires that the Ethernet frame payload section be a minimum of 46 bytes. The Ethernet Controller can be configured to automatically pad the data section if the payload data section loaded into the FIFO is less than the minimum 46 bytes. This feature is controlled by the PADEN bit in the **MACTCTL** register.

At the MAC layer, the transmitter can be configured for both full-duplex and half-duplex operation by using the DUPLEX bit in the **MACTCTL** register.

### 14.2.3.4 Ethernet Reception Options

Using the BADCRC bit in the **MACRCTL** register, the Ethernet Controller can be configured to reject incoming Ethernet frames with an invalid FCS field.

The Ethernet receiver can also be configured for Promiscuous and Multicast modes using the PRMS and AMUL fields in the **MACRCTL** register. If these modes are not enabled, only Ethernet frames with a broadcast address, or frames matching the MAC address programmed into the **MACIA0** and **MACIA1** register is placed into the RX FIFO.

### 14.2.4 Interrupts

The Ethernet Controller can generate an interrupt for one or more of the following conditions:

A frame has been received into an empty RX FIFO

- A frame transmission error has occurred
- A frame has been transmitted successfully
- A frame has been received with no room in the RX FIFO (overrun)
- A frame has been received with one or more error conditions (for example, FCS failed)
- An MII management transaction between the MAC and PHY layers has completed
- One or more of the following PHY layer conditions occurs:
  - Auto-Negotiate Complete
  - Remote Fault
  - Link Status Change
  - Link Partner Acknowledge
  - Parallel Detect Fault
  - Page Received
  - Receive Error
  - Jabber Event Detected

# 14.3 Initialization and Configuration

To use the Ethernet Controller, the peripheral must be enabled by setting the EPHY0 and EMAC0 bits in the **RCGC2** register. The following steps can then be used to configure the Ethernet Controller for basic operation.

- 1. Program the **MACDIV** register to obtain a 2.5 MHz clock (or less) on the internal MII. Assuming a 20-MHz system clock, the **MACDIV** value would be 4.
- 2. Program the MACIA0 and MACIA1 register for address filtering.
- 3. Program the **MACTCTL** register for Auto CRC generation, padding, and full-duplex operation using a value of 0x16.
- 4. Program the **MACRCTL** register to reject frames with bad FCS using a value of 0x08.
- 5. Enable both the Transmitter and Receive by setting the LSB in both the **MACTCTL** and **MACRCTL** registers.
- 6. To transmit a frame, write the frame into the TX FIFO using the **MACDATA** register. Then set the NEWTX bit in the **MACTR** register to initiate the transmit process. When the NEWTX bit has been cleared, the TX FIFO is available for the next transmit frame.
- 7. To receive a frame, wait for the NPR field in the MACNP register to be non-zero. Then begin reading the frame from the RX FIFO by using the MACDATA register. When the frame (including the FCS field) has been read, the NPR field should decrement by one. When there are no more frames in the RX FIFO, the NPR field reads 0.

# 14.4 Ethernet Register Map

Table 14-2 on page 360 lists the Ethernet MAC registers. All addresses given are relative to the Ethernet MAC base address of 0x4004.8000.

The *IEEE 802.3* standard specifies a register set for controlling and gathering status from the PHY. The registers are collectively known as the MII Management registers and are detailed in Section 22.2.4 of the *IEEE 802.3 specification*. Table 14-2 on page 360 also lists these MII Management registers. *All addresses given are absolute and are written directly to the REGADR field of the* **MACMCTL** register. The format of registers 0 to 15 are defined by the IEEE specification and are common to all PHY implementations. The only variance allowed is for features that may or may not be supported by a specific PHY. Registers 16 to 31 are vendor-specific registers, used to support features that are specific to a vendors PHY implementation. Vendor-specific registers not listed are reserved.

| Offset    | Name    | Туре | Reset       | Description   | See<br>page |
|-----------|---------|------|-------------|---|-------------|
| Ethernet  | MAC     |      |             | · · · · · · · · · · · · · · · · · · ·                 |             |
| 0x000     | MACRIS  | RO   | 0x0000.0000 | Ethernet MAC Raw Interrupt Status                     | 362         |
| 0x000     | MACIACK | W1C  | 0x0000.0000 | Ethernet MAC Interrupt Acknowledge                    | 364         |
| 0x004     | MACIM   | R/W  | 0x0000.007F | Ethernet MAC Interrupt Mask                           | 365         |
| 0x008     | MACRCTL | R/W  | 0x0000.0008 | Ethernet MAC Receive Control                          | 366         |
| 0x00C     | MACTCTL | R/W  | 0x0000.0000 | Ethernet MAC Transmit Control                         | 367         |
| 0x010     | MACDATA | R/W  | 0x0000.0000 | Ethernet MAC Data                                     | 368         |
| 0x014     | MACIA0  | R/W  | 0x0000.0000 | Ethernet MAC Individual Address 0                     | 370         |
| 0x018     | MACIA1  | R/W  | 0x0000.0000 | Ethernet MAC Individual Address 1                     | 371         |
| 0x01C     | MACTHR  | R/W  | 0x0000.003F | Ethernet MAC Threshold                                | 372         |
| 0x020     | MACMCTL | R/W  | 0x0000.0000 | Ethernet MAC Management Control                       | 373         |
| 0x024     | MACMDV  | R/W  | 0x0000.0080 | Ethernet MAC Management Divider                       | 374         |
| 0x02C     | MACMTXD | R/W  | 0x0000.0000 | Ethernet MAC Management Transmit Data                 | 375         |
| 0x030     | MACMRXD | R/W  | 0x0000.0000 | Ethernet MAC Management Receive Data                  | 376         |
| 0x034     | MACNP   | RO   | 0x0000.0000 | Ethernet MAC Number of Packets                        | 377         |
| 0x038     | MACTR   | R/W  | 0x0000.0000 | Ethernet MAC Transmission Request                     | 378         |
| MII Manag | gement  |      |             |   |             |
| -         | MR0     | R/W  | 0x3100      | Ethernet PHY Management Register 0 - Control          | 379         |
| -         | MR1     | RO   | 0x7849      | Ethernet PHY Management Register 1 – Status           | 381         |
| -         | MR2 I   |      | 0x000E      | Ethernet PHY Management Register 2 – PHY Identifier 1 | 383         |
| -         | MR3     | RO   | 0x7237      | Ethernet PHY Management Register 3 – PHY Identifier 2 | 384         |

#### Table 14-2. Ethernet Register Map

| Offset | Name | Туре | Reset  | Description  | See<br>page |
|--------|------|------|--------|--|-------------|
| -      | MR4  | R/W  | 0x01E1 | Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement                  | 385         |
| -      | MR5  | RO   | 0x0000 | Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability | 387         |
| -      | MR6  | RO   | 0x0000 | Ethernet PHY Management Register 6 – Auto-Negotiation Expansion                      | 388         |
| -      | MR16 | R/W  | 0x0140 | Ethernet PHY Management Register 16 –<br>Vendor-Specific                             | 389         |
| -      | MR17 | R/W  | 0x0000 | Ethernet PHY Management Register 17 – Interrupt Control/Status                       | 391         |
| -      | MR18 | RO   | 0x0000 | Ethernet PHY Management Register 18 – Diagnostic                                     | 393         |
| -      | MR19 | R/W  | 0x4000 | Ethernet PHY Management Register 19 – Transceiver<br>Control                         | 394         |
| -      | MR23 | R/W  | 0x0010 | Ethernet PHY Management Register 23 – LED Configuration                              | 395         |
| -      | MR24 | R/W  | 0x00C0 | Ethernet PHY Management Register 24 –MDI/MDIX<br>Control                             | 396         |

## 14.5 Ethernet MAC Register Descriptions

The remainder of this section lists and describes the Ethernet MAC registers, in numerical order by address offset. Also see "MII Management Register Descriptions" on page 378.

### Register 1: Ethernet MAC Raw Interrupt Status (MACRIS), offset 0x000

The **MACRIS** register is the interrupt status register. On a read, this register gives the current status value of the corresponding interrupt prior to masking.

#### Ethernet MAC Raw Interrupt Status (MACRIS)

|            | 31       |          | 30      | 29      | 28      | 27       | 26      | 25      | 24         | 23                     | 22                      | 21         | 20        | 19        | 18                             | 17         | 16      |
|------------|----------|----------|---------|---------|---------|----------|---------|---------|------------|------------------------|-------------------------|------------|-----------|-----------|--------------------------------|------------|---------|
|            |          |          |         |         | •       |          |         | •       | rese       | rved                   |                         |            |           |           |                                |            |         |
| rpe<br>set | RO<br>0  |          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0                | RO<br>0                 | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0                        | RO<br>0    | RO<br>0 |
|            | 15       |          | 14      | 13      | 12      | 11       | 10      | 9       | 8          | 7                      | 6                       | 5          | 4         | 3         | 2                              | 1          | 0       |
|            |          | <u> </u> |         | •       | •       | reserved |         |         |            | ,<br>1                 | PHYINT                  | MDINT      | RXER      | FOV       | TXEMP                          | TXER       | RXIN    |
| pe<br>set  | RO<br>0  |          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0                | RO<br>0                 | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0                        | RO<br>0    | RO<br>0 |
| В          | it/Fielc | ł        |         | Nar     | ne      | Ту       | pe      | Reset   | Des        | cription               |                         |            |           |           |                                |            |         |
|            | 31:7     |          |         | reser   | ved     | R        | 0       | 0x0     | com        | patibility             |                         | ure prod   | ucts, the | value o   | erved bit<br>f a reserv<br>on. |            |         |
|            | 6        |          |         | PHY     | INT     | R        | 0       | 0x0     | PH         | / Interru              | pt                      |            |           |           |                                |            |         |
|            |          |          |         |         |         |          |         |         | OCC        | ured. MF               |                         | e PHY m    | ust be re |           | in the PH<br>etermine t        |            |         |
|            | 5        |          |         | MDI     | NT      | R        | 0       | 0x0     | MII        | Transac                | tion Corr               | nplete     |           |           |                                |            |         |
|            |          |          |         |         |         |          |         |         |            |                        | idicates t<br>ted succe |            | nsaction  | (read or  | write) on                      | the MII i  | nterfa  |
|            | 4        |          |         | RXE     | ER      | R        | 0       | 0x0     | Rec        | eive Err               | or                      |            |           |           |                                |            |         |
|            |          |          |         |         |         |          |         |         |            |                        |                         |            |           |           | ed on the<br>it to be se       |            | er. The |
|            |          |          |         |         |         |          |         |         |            | A receiv<br>only).     | e error c               | occurs du  | iring the | receptic  | on of a fra                    | nme (100   | ) Mb/s  |
|            |          |          |         |         |         |          |         |         | 1          |                        | ne is not<br>nt error.  | an integ   | er numb   | er of byt | es (dribbl                     | e bits) d  | ue to   |
|            |          |          |         |         |         |          |         |         |            | The CR                 | C of the                | frame do   | oes not p | ass the   | FCS che                        | ck.        |         |
|            |          |          |         |         |         |          |         |         |            |                        | gth/type<br>ted as a    |            |           | nt with t | he frame                       | data siz   | ze whe  |
|            | 3        |          |         | FO      | V       | R        | 0       | 0x0     | FIF        | O Overri               | run                     |            |           |           |                                |            |         |
|            |          |          |         |         |         |          |         |         | Whe<br>FIF |                        | ndicates                | that an c  | overrun w | as enco   | ountered                       | on the re  | eceive  |
|            | 2        |          |         | TXE     | MP      | R        | 0       | 0x0     | Trar       | nsmit FII              | =O Empt                 | у          |           |           |                                |            |         |
|            |          |          |         |         |         |          |         |         |            | en set, ir<br>D is emr |                         | that the j | packet w  | as trans  | smitted ar                     | nd that tl | he TX   |

| Bit/Field | Name  | Туре | Reset | Description   |
|-----------|-------|------|-------|---|
| 1         | TXER  | RO   | 0x0   | Transmit Error  |
|           |       |      |       | When set, indicates that an error was encountered on the transmitter.<br>The possible errors that can cause this interrupt bit to be set are: |
|           |       |      |       | <ul> <li>The data length field stored in the TX FIFO exceeds 2032. The<br/>frame is not sent when this error occurs.</li> </ul>               |
|           |       |      |       | <ul> <li>The retransmission attempts during the backoff process have<br/>exceeded the maximum limit of 16.</li> </ul>                         |
| 0         | RXINT | RO   | 0x0   | Packet Received   |
|           |       |      |       | When set, indicates that at least one packet has been received and is stored in the receiver FIFO.  |

### Register 2: Ethernet MAC Interrupt Acknowledge (MACIACK), offset 0x000

A write of a 1 to any bit position of this register clears the corresponding interrupt bit in the **Ethernet MAC Raw Interrupt Status (MACRIS)** register.

Ethernet MAC Interrupt Acknowledge (MACIACK)

Offset 0x000 Type W1C, reset 0x0000.0000

| 71            | 31       | 30      | 29      | 28      | 27       | 26      | 25      | 24          | 23          | 22                     | 21        | 20         | 19         | 18                             | 17       | 16        |
|---------------|----------|---------|---------|---------|----------|---------|---------|-------------|-------------|------------------------|-----------|------------|------------|--------------------------------|----------|-----------|
| [             |          |         |         | ı       |          |         | 1 I     | rese        | rved        | I                      |           | 1          |            | 1                              |          |           |
| Type<br>Reset | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0     | RO<br>0     | RO<br>0                | RO<br>0   | RO<br>0    | RO<br>0    | RO<br>0                        | RO<br>0  | RO<br>0   |
| _             | 15       | 14      | 13      | 12      | 11       | 10      | 9       | 8           | 7           | 6                      | 5         | 4          | 3          | 2                              | 1        | 0         |
|               |          |         |         | 1       | reserved |         |         |             |             | PHYINT                 | MDINT     | RXER       | FOV        | TXEMP                          | TXER     | RXINT     |
| Type<br>Reset | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0     | RO<br>0     | W1C<br>0               | W1C<br>0  | W1C<br>0   | W1C<br>0   | W1C<br>0                       | W1C<br>0 | W1C<br>0  |
| В             | it/Field |         | Nam     | ne      | Ту       | ре      | Reset   | Des         | cription    |                        |           |            |            |                                |          |           |
|               | 31:7     |         | reserv  | ved     | R        | 0       | 0x0     | com         | patibility  | with futu              | ure produ |            | value of   | erved bit<br>f a reserv<br>on. |          |           |
|               | 6        |         | PHYI    | NT      | W        | 1C      | 0x0     | Clea        | ar PHY I    | nterrupt               |           |            |            |                                |          |           |
|               |          |         |         |         |          |         |         | A w<br>regi |             | 1 clears               | the PHYI  | INT inter  | rupt rea   | d from th                      | e MACF   | RIS       |
|               | 5        |         | MDI     | NТ      | W        | 1C      | 0x0     | Clea        | ar MII Tra  | ansactio               | n Comple  | ete        |            |                                |          |           |
|               |          |         |         |         |          |         |         | Aw          | rite of a 1 | clears th              | Ne MDIN'  | r interrup | ot read fi | rom the <b>N</b>               | IACRIS   | register. |
|               | 4        |         | RXE     | R       | W        | 1C      | 0x0     | Clea        | ar Recei    | ve Error               |           |            |            |                                |          |           |
|               |          |         |         |         |          |         |         | Aw          | rite of a   | 1 clears t             | he rxer   | interrup   | t read fr  | om the <b>N</b>                | IACRIS   | register. |
|               | 3        |         | FO      | V       | W        | 1C      | 0x0     | Clea        | ar FIFO     | Overrun                |           |            |            |                                |          |           |
|               |          |         |         |         |          |         |         | Aw          | rite of a   | 1 clears               | the FOV   | interrupt  | read fro   | om the M                       | ACRIS r  | egister.  |
|               | 2        |         | TXEN    | ИР      | W        | 1C      | 0x0     | Clea        | ar Transı   | mit FIFO               | Empty     |            |            |                                |          |           |
|               |          |         |         |         |          |         |         | Aw          | rite of a 1 | clears th              | IC TXEM   | P interrup | ot read fr | rom the <b>N</b>               | IACRIS   | register. |
|               | 1        |         | TXE     | R       | W        | 1C      | 0x0     | Clea        | ar Transı   | nit Error              |           |            |            |                                |          |           |
|               |          |         |         |         |          |         |         |             |             | 1 clears f<br>he TX FI |           |            | it read fi | rom the N                      | MACRIS   | register  |
|               | 0        |         | RXIN    | ١T      | W        | 1C      | 0x0     | Clea        | ar Packe    | t Receiv               | ed        |            |            |                                |          |           |
|               |          |         |         |         |          |         |         | Aw          | rite of a 1 | clears th              | Ne RXIN   | r interrup | ot read fi | rom the N                      | IACRIS   | register. |

### Register 3: Ethernet MAC Interrupt Mask (MACIM), offset 0x004

This register allows software to enable/disable Ethernet MAC interrupts. Writing a 0 disables the interrupt, while writing a 1 enables it.

#### Ethernet MAC Interrupt Mask (MACIM)

Base 0x4004.8000 Offset 0x004 Type R/W, reset 0x0000.007F

| _             | 31       | 30      | 29      | 28      | 27       | 26      | 25      | 24      | 23                | 22                      | 21         | 20                 | 19              | 18          | 17        | 16       |
|---------------|----------|---------|---------|---------|----------|---------|---------|---------|-------------------|-------------------------|------------|--------------------|-----------------|-------------|-----------|----------|
|               | •        |         |         | l       | · ·      |         |         | rese    | rved              |                         |            |                    |                 | •           |           |          |
| Type<br>Reset | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0           | RO<br>0                 | RO<br>0    | RO<br>0            | RO<br>0         | RO<br>0     | RO<br>0   | RO<br>0  |
|               | 15       | 14      | 13      | 12      | 11       | 10      | 9       | 8       | 7                 | 6                       | 5          | 4                  | 3               | 2           | 1         | 0        |
| ſ             | 1        | 1       | 1       |         | reserved |         | ı ı     | 1       |                   | PHYINTM                 |            | RXERM              | FOVM            | TXEMPM      | TXERM     | RXINTM   |
| Туре          | RO       | RO      | RO      | RO      | RO       | RO      | RO      | RO      | RO                | R/W                     | R/W        | R/W                | R/W             | R/W         | R/W       | R/W      |
| Reset         | 0        | 0       | 0       | 0       | 0        | 0       | 0       | 0       | 0                 | 1                       | 1          | 1                  | 1               | 1           | 1         | 1        |
| В             | it/Field |         | Nam     | ie      | Тур      | be      | Reset   | Des     | cription          |                         |            |                    |                 |             |           |          |
|               | 31:7     |         | reserv  | ved     | R        | C       | 0x0     | com     | patibility        | ould not i<br>with futu | ire produ  | ucts, the          | value of        | f a reserv  |           |          |
|               | 6        |         | PHYIN   | тм      | R/\      | N       | 1       | Mas     | k PHY I           | nterrupt                |            | -                  |                 |             |           |          |
|               | 0        |         |         |         | 101      |         |         |         |                   | ks the PF               | IVINT h    | it in the <b>N</b> |                 | register    | from he   | ina      |
|               |          |         |         |         |          |         |         |         | erted.            |                         |            |                    |                 | regioter    |           | ing      |
|               | 5        |         | MDIN    | ТМ      | R/\      | N       | 1       | Mas     | k MII Tra         | ansactior               | n Comple   | ete                |                 |             |           |          |
|               |          |         |         |         |          |         |         |         | bit mas<br>erted. | ks the MI               | DINT bit   | in the <b>M</b>    | ACRIS           | register fi | om beir   | ıg       |
|               | 4        |         | RXEF    | RM      | R/       | N       | 1       | Mas     | k Recei           | ve Error                |            |                    |                 |             |           |          |
|               |          |         |         |         |          |         |         | This    | bit masl          | ks the RX               | ER bit in  | the MAC            | RIS reg         | ister from  | i being a | sserted. |
|               | 3        |         | FOV     | М       | R/\      | N       | 1       | Mas     | k FIFO            | Overrrun                |            |                    |                 |             |           |          |
|               |          |         |         |         |          |         |         | This    | bit mas           | ks the FO               | v bit in t | he MACI            | <b>RIS</b> regi | ster from   | being a   | sserted. |
|               | 2        |         | TXEM    | PM      | R/\      | N       | 1       | Mas     | k Transı          | mit FIFO                | Empty      |                    |                 |             |           |          |
|               |          |         |         |         |          |         |         |         | bit mas<br>erted. | ks the ⊤∑               | EMP bit    | in the <b>M</b>    | ACRIS           | register fi | om beir   | ıg       |
|               | 1        |         | TXEF    | RM      | R۸       | N       | 1       | Mas     | k Transı          | mit Error               |            |                    |                 |             |           |          |
|               |          |         |         |         |          |         |         | This    | bit masl          | ks the TX               | ER bit in  | the MAC            | RIS reg         | ister from  | being a   | sserted. |
|               | 0        |         | RXIN    | ТМ      | R/\      | N       | 1       | Mas     | k Packe           | t Receive               | ed         |                    |                 |             |           |          |
|               |          |         |         |         |          |         |         |         | bit mas<br>erted. | ks the ℝΣ               | INT bit    | in the M           | ACRIS           | register fi | om beir   | ıg       |

### Register 4: Ethernet MAC Receive Control (MACRCTL), offset 0x008

This register enables software to configure the receive module and control the types of frames that are received from the physical medium. It is important to note that when the receive module is enabled, all valid frames with a broadcast address of FF-FF-FF-FF-FF-FF in the Destination Address field is received and stored in the RX FIFO, even if the AMUL bit is not set.

| Туре          | R/W, rese | et 0x0000 | 0.0008  |         |         |          |         |         |                     |            |             |             |           |           |             |          |
|---------------|-----------|-----------|---------|---------|---------|----------|---------|---------|---------------------|------------|-------------|-------------|-----------|-----------|-------------|----------|
|               | 31        | 30        | 29      | 28      | 27      | 26       | 25      | 24      | 23                  | 22         | 21          | 20          | 19        | 18        | 17          | 16       |
| [             | r         |           | 1 1     |         |         | r        | 1 1     | rese    | erved               | I          | r           | Ì           |           |           | r           | r        |
| Туре          | RO        | RO        | RO      | RO      | RO      | RO       | RO      | RO      | RO                  | RO         | RO          | RO          | RO        | RO        | RO          | RO       |
| Reset         | 0         | 0         | 0       | 0       | 0       | 0        | 0       | 0       | 0                   | 0          | 0           | 0           | 0         | 0         | 0           | 0        |
| r             | 15        | 14        | 13      | 12      | 11      | 10       | 9       | 8       | 7                   | 6          | 5           | 4           | 3         | 2         | 1           | 0        |
|               |           |           |         |         |         | reserved |         |         | 1                   |            |             | RSTFIFO     | BADCRC    | PRMS      | AMUL        | RXEN     |
| Type<br>Reset | RO<br>0   | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0             | RO<br>0    | RO<br>0     | R/W<br>0    | R/W<br>1  | R/W<br>0  | R/W<br>0    | R/W<br>0 |
|               |           |           |         |         |         |          |         |         |                     |            |             |             |           |           |             |          |
| В             | it/Field  |           | Nam     | ne      | Ту      | ре       | Reset   | Des     | cription            |            |             |             |           |           |             |          |
|               | 31:5      |           | rocon   | (od     | R       | 0        | 0x0     | Soff    | wara ah             | ould not   | roly on t   | he value    | of a room | arvad hit | To prov     | ido      |
|               | 31.5      |           | reserv  | veu     | ĸ       | 0        | UXU     |         |                     |            |             | ucts, the   |           |           |             |          |
|               |           |           |         |         |         |          |         | pres    | served a            | cross a r  | ead-mod     | dify-write  | operatio  | n.        |             |          |
|               | 4         |           | RSTF    | IFO     | R/      | W        | 0x0     | Clea    | ar Recei            | ve FIFO    |             |             |           |           |             |          |
|               |           |           |         |         |         |          |         | Whe     | en set, cl          | ears the   | receive     | FIFO. Th    | is should | d be don  | e when s    | software |
|               |           |           |         |         |         |          |         | initia  | alization           | is perfor  | med.        |             |           |           |             |          |
|               |           |           |         |         |         |          |         |         |                     |            |             | eceiver b   |           |           |             |          |
|               |           |           |         |         |         |          |         |         | reset init<br>FIFO. | iated (RS  | STFIFO:     | = 1). This  | sequen    | ce flushe | es and re   | sets the |
|               |           |           |         |         |         |          |         |         |                     |            |             |             |           |           |             |          |
|               | 3         |           | BADC    | RC      | R/      | W        | 0x1     |         |                     | ct Bad C   |             |             |           |           |             |          |
|               |           |           |         |         |         |          |         |         | BADCRC              |            | oles the    | rejection   | of frame  | s with a  | n incorre   | ectly    |
|               |           |           |         |         |         |          |         | Calc    |                     |            |             |             |           |           |             |          |
|               | 2         |           | PRM     | 1S      | R/      | W        | 0x0     | Ena     | ble Pron            | niscuous   | Mode        |             |           |           |             |          |
|               |           |           |         |         |         |          |         |         |                     |            |             | uous mo     | -         | n accepts | s all valid | frames,  |
|               |           |           |         |         |         |          |         | rega    | ardless c           | of the Des | stination   | Address     | 5.        |           |             |          |
|               | 1         |           | AML     | JL      | R/      | W        | 0x0     | Ena     | ble Mult            | icast Fra  | mes         |             |           |           |             |          |
|               |           |           |         |         |         |          |         | The     | AMUL bi             | t enables  | the rece    | eption of I | multicast | frames    | from the    | physical |
|               |           |           |         |         |         |          |         | med     | lium.               |            |             |             |           |           |             |          |
|               | 0         |           | RXE     | N       | R/      | W        | 0x0     | Ena     | ble Rece            | eiver      |             |             |           |           |             |          |
|               |           |           |         |         |         |          |         | The     | RXEN <b>b</b>       | it enable  | s the Eth   | nernet re   | ceiver. N | /hen this | s bit is Lo | ow, the  |
|               |           |           |         |         |         |          |         | rece    | eiver is d          | isabled a  | ind all fra | ames on     | the phys  | ical med  | ium are     | ignored. |

Ethernet MAC Receive Control (MACRCTL)

Base 0x4004.8000

Offset 0x008 Type R/W, reset 0x0000.0008

### Register 5: Ethernet MAC Transmit Control (MACTCTL), offset 0x00C

This register enables software to configure the transmit module, and control frames are placed onto the physical medium.

#### Ethernet MAC Transmit Control (MACTCTL)

Base 0x4004.8000 Offset 0x00C Type R/W, reset 0x0000.0000

| _             | 31  | 30      | 29      | 28      | 27      | 26       | 25      | 24      | 23                    | 22                     | 21        | 20                                       | 19           | 18          | 17        | 16        |
|---------------|---|---------|---------|---------|---------|----------|---------|---------|-----------------------|------------------------|-----------|--|--------------|-------------|-----------|-----------|
|               |   |         |         |         |         |          |         | rese    | rved                  |                        |           | 1  |              |             |           |           |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0               | RO<br>0                | RO<br>0   | RO<br>0                                  | RO<br>0      | RO<br>0     | RO<br>0   | RO<br>0   |
|               | 15  | 14      | 13      | 12      | 11      | 10       | 9       | 8       | 7                     | 6                      | 5         | 4  | 3            | 2           | 1         | 0         |
|               | l de la companya de l |         |         |         |         | reserved |         |         |                       |                        | l         | DUPLEX                                   | reserved     | CRC         | PADEN     | TXEN      |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0               | RO<br>0                | RO<br>0   | R/W<br>0                                 | RO<br>0      | R/W<br>0    | R/W<br>0  | R/W<br>0  |
| E             | lit/Field   |         | Nam     | ne      | Ту      | ре       | Reset   | Des     | cription              |                        |           |  |              |             |           |           |
|               | 31:5  |         | reserv  | ved     | R       | 0        | 0x0     | com     | patibility            | with futu              | ire prod  | he value<br>ucts, the<br>dify-write      | value of     | a reserv    |           |           |
|               | 4 DUPLEX  |         |         |         | R/      | W        | 0x0     | Ena     | ble Dupl              | ex Mode                |           |  |              |             |           |           |
|               |   |         |         |         |         |          |         |         | en set, e<br>receptio |                        | uplex m   | ode, allo                                | wing sim     | ultaneo     | us transn | nission   |
|               | 3   |         | reserv  | ved     | R       | 0        | 0x0     | com     | patibility            | with futu              | ire prod  | he value<br>ucts, the<br>dify-write      | value of     | a reserv    |           |           |
|               | 2   |         | CRO     | С       | R/      | W        | 0x0     | Ena     | ble CRC               | Genera                 | tion      |  |              |             |           |           |
|               | 2 CRC   |         |         |         |         |          |         | plac    | ement a               | the end                | of the pa | natic gen<br>acket. If th<br>ctly as the | nis bit is n | ot set, th  | ne frames | placed    |
|               | 1   |         | PADE    | ΞN      | R/      | W        | 0x0     | Ena     | ble Pack              | et Paddi               | ng        |  |              |             |           |           |
|               |   |         |         |         |         |          |         |         |                       | nables th<br>n frame s |           | natic pad                                | ding of p    | ackets t    | hat do no | ot meet   |
|               | 0   |         | TXE     | N       | R/      | W        | 0x0     | Ena     | ble Tran              | smitter                |           |  |              |             |           |           |
|               |   |         |         |         |         |          |         |         | en set, e<br>bled.    | nables th              | ie transi | nitter. WI                               | hen this I   | oit is 0, t | he transi | nitter is |

### Register 6: Ethernet MAC Data (MACDATA), offset 0x010

This register enables software to access the TX and RX FIFOs.

Reads from this register return the data stored in the RX FIFO from the location indicated by the read pointer.

Writes to this register store the data in the TX FIFO at the location indicated by the write pointer. The write pointer is then auto-incremented to the next TX FIFO location.

There is no mechanism for randomly accessing bytes in either the RX or TX FIFOs. Data must be read from the RX FIFO sequentially and stored in a buffer for further processing. Once a read has been performed, the data in the FIFO cannot be re-read. Data must be written to the TX FIFO sequentially. If an error is made in placing the frame into the TX FIFO, the write pointer can be reset to the start of the TX FIFO by writing the TXER bit of the **MACIACK** register and then the data re-written.

#### **Read-Only Register**

#### Ethernet MAC Data (MACDATA)

Base 0x4004.8000 Offset 0x010 Type RO, reset 0x0000.0000

|               | 31                 | 30      | 29      | 28      | 27      | 26      | 25      | 24          | 23       | 22       | 21        | 20         | 19        | 18        | 17        | 16      |
|---------------|--------------------|---------|---------|---------|---------|---------|---------|-------------|----------|----------|-----------|------------|-----------|-----------|-----------|---------|
|               |                    | 1       | 1       | 1       |         |         | т т     | RXD         | ATA      |          | r         | 1          |           | 1         | 1         | '       |
| Type<br>Reset | RO<br>0            | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0     | RO<br>0  | RO<br>0  | RO<br>0   | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0 |
|               | 15                 | 14      | 13      | 12      | 11      | 10      | 9       | 8           | 7        | 6        | 5         | 4          | 3         | 2         | 1         | 0       |
|               |                    | 1       | 1       | 1       |         |         | r r     | RXD         | ATA      |          |           | 1          |           | 1         | 1         | ·       |
| Type<br>Reset | RO<br>0            | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0     | RO<br>0  | RO<br>0  | RO<br>0   | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0 |
| E             | Bit/Field          |         | Nan     | ne      | Ty      | ре      | Reset   | Des         | cription |          |           |            |           |           |           |         |
|               | 31:0 RXDATA RO 0x0 |         |         |         |         |         | 0x0     | Rec         | eive FIF | O Data   |           |            |           |           |           |         |
|               |                    |         |         |         |         |         |         | The<br>FIFC |          | bits rep | resent th | ne next fo | our bytes | s of data | stored ir | the RX  |

#### Write-Only Register

#### Ethernet MAC Data (MACDATA)

Base 0x4004.8000 Offset 0x010 Type WO, reset 0x0000.0000

| _             | 31      | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23      | 22      | 21      | 20      | 19      | 18      | 17      | 16      |
|---------------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
|               |         | 1       | 1       | 1       |         | [       | 1       | TXD     | ATA     | I       |         |         |         | 1       | 1       |         |
| Type<br>Reset | WO<br>0 |
|               | 15      | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
|               |         | 1       | 1       | 1       |         |         | 1       | TXC     | ATA     | 1       |         |         | 1       | 1       | 1       | '       |
| Type<br>Reset | WO<br>0 |

368

| Bit/Field | Name   | Туре | Reset | Description   |
|-----------|--------|------|-------|---|
| 31:0      | TXDATA | WO   | 0x0   | Transmit FIFO Data  |
|           |        |      |       | The $\ensuremath{\mathtt{TXDATA}}$ bits represent the next four bytes of data to place in the TX FIFO for transmission. |

### Register 7: Ethernet MAC Individual Address 0 (MACIA0), offset 0x014

This register enables software to program the first four bytes of the hardware MAC address of the Network Interface Card (NIC). (The last two bytes are in **MACIA1**). The 6-byte IAR is compared against the incoming Destination Address fields to determine whether the frame should be received.

| Base<br>Offse | 0x4004.<br>t 0x014 |          | 0.0000   |          | . (       |          |          |          |                     |          |          |          |           |           |          |          |
|---------------|--------------------|----------|----------|----------|-----------|----------|----------|----------|---------------------|----------|----------|----------|-----------|-----------|----------|----------|
| -             | 31                 | 30       | 29       | 28       | 27        | 26       | 25       | 24       | 23                  | 22       | 21       | 20       | 19        | 18        | 17       | 16       |
|               |                    | I        | I        | MAC      | OCT4      | 1        | 1 1      |          |                     | I        | 1        | MAC      | OCT3      | 1         | 1        |          |
| Type<br>Reset | R/W<br>0           | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0  | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0            | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0  | R/W<br>0  | R/W<br>0 | R/W<br>0 |
|               | 15                 | 14       | 13       | 12       | 11        | 10       | 9        | 8        | 7                   | 6        | 5        | 4        | 3         | 2         | 1        | 0        |
| [             |                    | T        | T        | I<br>MAC | I<br>OCT2 | I        | 1 1      |          |                     | I        | I        | I<br>MAC | I<br>OCT1 | 1         | 1        |          |
| Type<br>Reset | R/W<br>0           | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0  | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0            | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0  | R/W<br>0  | R/W<br>0 | R/W<br>0 |
| B             | Bit/Field          |          | Nan      | ne       | Ту        | ре       | Reset    | Des      | cription            |          |          |          |           |           |          |          |
|               | 31:24              |          | MACO     | CT4      | R/        | W        | 0x0      | MA       | C Addres            | ss Octet | 4        |          |           |           |          |          |
|               |                    |          |          |          |           |          |          |          | MACOCT              |          | •        |          |           | of the MA | C addre  | ss used  |
|               | 23:16              |          | MACO     | CT3      | R/        | W        | 0x0      | MA       | C Addres            | s Octet  | 3        |          |           |           |          |          |
|               |                    |          |          |          |           |          |          |          | MACOCT              |          | •        |          |           | the MAC   | C addres | s used   |
|               | 15:8               |          | MACO     | CT2      | R/        | W        | 0x0      | MA       | C Addres            | ss Octet | 2        |          |           |           |          |          |
|               |                    |          |          |          |           |          |          |          | MACOCT<br>niquely i |          |          |          |           | of the MA | AC addre | ess used |
|               | 7:0                |          | MACO     | CT1      | R/        | W        | 0x0      | MA       | C Addres            | s Octet  | 1        |          |           |           |          |          |
|               |                    |          |          |          |           |          |          |          | MACOCT              |          | •        |          |           | he MAC    | address  | used to  |

#### Ethernet MAC Individual Address 0 (MACIA0)

### Register 8: Ethernet MAC Individual Address 1 (MACIA1), offset 0x018

This register enables software to program the last two bytes of the hardware MAC address of the Network Interface Card (NIC). (The first four bytes are in **MACIA0**). The 6-byte IAR is compared against the incoming Destination Address fields to determine whether the frame should be received.

#### Offset 0x018 Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 17 16 18 reserved Туре RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Reset 0 7 15 13 12 10 9 8 6 5 3 2 0 14 11 4 1 MACOCT6 MACOCT5 R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Туре Reset 31:16 RO 0x0 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 15:8 MACOCT6 R/W 0x0 MAC Address Octet 6 The MACOCT6 bits represent the sixth octet of the MAC address used to uniquely identify each Ethernet Controller. 7:0 MACOCT5 R/W 0x0 MAC Address Octet 5 The MACOCT5 bits represent the fifth octet of the MAC address used to uniquely identify each Ethernet Controller.

#### Ethernet MAC Individual Address 1 (MACIA1)

Base 0x4004.8000

### Register 9: Ethernet MAC Threshold (MACTHR), offset 0x01C

This register enables software to set the threshold level at which the transmission of the frame begins. If the THRESH bits are set to 0x3F, which is the reset value, transmission does not start until the NEWTX bit is set in the **MACTR** register. This effectively disables the early transmission feature.


Writing the THRESH bits to any value besides all 1s enables the early transmission feature. Once the byte count of data in the TX FIFO reaches this level, transmission of the frame begins. When THRESH is set to all 0s, transmission of the frame begins after 4 bytes (a single write) are stored in the TX FIFO. Each increment of the THRESH bit field waits for an additional 32 bytes of data (eight writes) to be stored in the TX FIFO. Therefore, a value of 0x01 would wait for 36 bytes of data to be written while a value of 0x02 would wait for 68 bytes to be written. In general, early transmission starts when:

```
Number of Bytes >= 4 (THRESH x 8 + 1)
```

Reaching the threshold level has the same effect as setting the NEWTX bit in the **MACTR** register. Transmission of the frame begins and then the number of bytes indicated by the Data Length field is sent out on the physical medium. Because under-run checking is not performed, it is possible that the tail pointer may reach and pass the write pointer in the TX FIFO. This causes indeterminate values to be written to the physical medium rather than the end of the frame. Therefore, sufficient bus bandwidth for writing to the TX FIFO must be guaranteed by the software.

If a frame smaller than the threshold level needs to be sent, the NEWTX bit in the **MACTR** register must be set with an explicit write. This initiates the transmission of the frame even though the threshold limit has not been reached.

If the threshold level is set too small, it is possible for the transmitter to underrun. If this occurs, the transmit frame is aborted, and a transmit error occurs.



### Ethernet MAC Threshold (MACTHR)

### Register 10: Ethernet MAC Management Control (MACMCTL), offset 0x020

This register enables software to control the transfer of data to and from the MII Management registers in the Ethernet PHY. The address, name, type, reset configuration, and functional description of each of these registers can be found in Table 14-2 on page 360 and in "MII Management Register Descriptions" on page 378.

In order to initiate a *read* transaction from the MII Management registers, the WRITE bit must be written with a 0 during the same cycle that the START bit is written with a 1.

In order to initiate a *write* transaction to the MII Management registers, the WRITE bit must be written with a 1 during the same cycle that the START bit is written with a 1.

| Offse         | 0x4004.8<br>t 0x020<br>R/W, rese |         | 0.0000  |         |         |         |            |         |            |           |           |            |            |                                      |           |          |
|---------------|----------------------------------|---------|---------|---------|---------|---------|------------|---------|------------|-----------|-----------|------------|------------|--------------------------------------|-----------|----------|
| <b>7</b> 1**  | 31                               | 30      | 29      | 28      | 27      | 26      | 25         | 24      | 23         | 22        | 21        | 20         | 19         | 18                                   | 17        | 16       |
|               | 1                                |         | 1       | 1       |         | I       | <b>т</b> т | rese    | rved       |           | 1         | 1          | 1          | 1                                    |           | 1        |
| Type<br>Reset | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0    | RO<br>0                              | RO<br>0   | RO<br>0  |
| _             | 15                               | 14      | 13      | 12      | 11      | 10      | 9          | 8       | 7          | 6         | 5         | 4          | 3          | 2                                    | 1         | 0        |
|               |                                  |         | ·       | rese    | erved   | 1       |            |         |            |           | REGADR    | 1          |            | reserved                             | WRITE     | START    |
| Type<br>Reset | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0 | R/W<br>0   | R/W<br>0  | R/W<br>0  | R/W<br>0   | R/W<br>0   | RO<br>0                              | R/W<br>0  | R/W<br>0 |
| В             | it/Field                         |         | Nam     | ne      | Ту      | ре      | Reset      | Des     | cription   |           |           |            |            |                                      |           |          |
|               | 31:8                             |         | reserv  | ved     | R       | 0       | 0x0        | com     | patibility | with fut  |           | ucts, the  | value o    | served bit<br>f a reserv<br>on.      | •         |          |
|               | 7:3                              |         | REGA    | NDR     | R       | W       | 0x0        | The     |            | bit field |           |            |            | agement<br>ction.                    | register  | address  |
|               | 2                                |         | reserv  | ved     | R       | 0       | 0x0        | com     | patibility | with fut  |           | ucts, the  | value o    | erved bit<br>f a reserv<br>on.       |           |          |
|               | 1                                |         | WRI     | TE      | R       | W       | 0x0        | MII     | Register   | Transad   | tion Typ  | е          |            |                                      |           |          |
|               |                                  |         |         |         |         |         |            | inte    |            | nsaction  | . If writ | •          |            | e next MI<br>t operatio              | 0         |          |
|               | 0                                |         | STAF    | RT      | R       | W       | 0x0        | MII     | Register   | Transad   | ction Ena | ble        |            |                                      |           |          |
|               |                                  |         |         |         |         |         |            | inte    | face trai  | nsaction  | . When a  | a 1 is wri | tten to th | next MII<br>his bit, the<br>en (wRIT | e MII reg |          |

Ethernet MAC Management Control (MACMCTL)

Base 0x4004.8000

Base 0x4004.8000

### Register 11: Ethernet MAC Management Divider (MACMDV), offset 0x024

This register enables software to set the clock divider for the Management Data Clock (MDC). This clock is used to synchronize read and write transactions between the system and the MII Management registers. The frequency of the MDC clock can be calculated from the following formula:

 $F_{mdc} = F_{ipclk} / (2 * (MACMDVR + 1))$ 

The clock divider must be written with a value that ensures that the MDC clock does not exceed a frequency of 2.5 MHz.

|       | t 0x024<br>R/W, res | et 0x000 | 0.0080 |      |                                       |    |       |      |            |           |          |                                     |          |          |     |     |
|-------|---------------------|----------|--------|------|---------------------------------------|----|-------|------|------------|-----------|----------|-------------------------------------|----------|----------|-----|-----|
|       | 31                  | 30       | 29     | 28   | 27                                    | 26 | 25    | 24   | 23         | 22        | 21       | 20                                  | 19       | 18       | 17  | 16  |
|       |                     |          | 1      |      | , , , , , , , , , , , , , , , , , , , |    | · ·   | rese | erved      | 1         |          | 1                                   | r<br>1   |          | 1   | '   |
| Туре  | RO                  | RO       | RO     | RO   | RO                                    | RO | RO    | RO   | RO         | RO        | RO       | RO                                  | RO       | RO       | RO  | RO  |
| Reset | 0                   | 0        | 0      | 0    | 0                                     | 0  | 0     | 0    | 0          | 0         | 0        | 0                                   | 0        | 0        | 0   | 0   |
|       | 15                  | 14       | 13     | 12   | 11                                    | 10 | 9     | 8    | 7          | 6         | 5        | 4                                   | 3        | 2        | 1   | 0   |
|       |                     | 1        | T      | rese | rved                                  |    | 1 1   |      |            | I         | 1        | D                                   | I<br>IV  | ſ        | 1   |     |
| Туре  | RO                  | RO       | RO     | RO   | RO                                    | RO | RO    | RO   | R/W        | R/W       | R/W      | R/W                                 | R/W      | R/W      | R/W | R/W |
| Reset | 0                   | 0        | 0      | 0    | 0                                     | 0  | 0     | 0    | 1          | 0         | 0        | 0                                   | 0        | 0        | 0   | 0   |
| E     | Bit/Field           |          | Nam    | ne   | Ту                                    | ре | Reset | Des  | cription   |           |          |                                     |          |          |     |     |
|       | 31:8                |          | reserv | ved  | R                                     | C  | 0x0   | com  | patibility | with futu | ure prod | he value<br>ucts, the<br>dify-write | value of | a reserv | •   |     |
|       | 7:0                 |          | DI\    | /    | R/                                    | W  | 0x80  | Clo  | ck Divide  | ۱r        |          |                                     |          |          |     |     |
|       | 7:0 DIV R/W 0x80    |          |        |      |                                       |    |       |      |            |           |          | the clock                           |          |          |     |     |

Ethernet MAC Management Divider (MACMDV)

# Register 12: Ethernet MAC Management Transmit Data (MACMTXD), offset 0x02C

This register holds the next value to be written to the MII Management registers.

#### Ethernet MAC Management Transmit Data (MACMTXD)

Base 0x4004.8000 Offset 0x02C Type R/W, reset 0x0000.0000

|       | ,         |     |        |     |     |     |       |      |             |          |          |                                     |          |            |         |       |
|-------|-----------|-----|--------|-----|-----|-----|-------|------|-------------|----------|----------|-------------------------------------|----------|------------|---------|-------|
|       | 31        | 30  | 29     | 28  | 27  | 26  | 25    | 24   | 23          | 22       | 21       | 20                                  | 19       | 18         | 17      | 16    |
|       |           | 1   | 1      | 1   | ,   |     | , ,   | rese | erved       | 1        | 1        | I                                   |          | 1          | 1       | 1     |
| Туре  | RO        | RO  | RO     | RO  | RO  | RO  | RO    | RO   | RO          | RO       | RO       | RO                                  | RO       | RO         | RO      | RO    |
| Reset | 0         | 0   | 0      | 0   | 0   | 0   | 0     | 0    | 0           | 0        | 0        | 0                                   | 0        | 0          | 0       | 0     |
|       | 15        | 14  | 13     | 12  | 11  | 10  | 9     | 8    | 7           | 6        | 5        | 4                                   | 3        | 2          | 1       | 0     |
|       |           | I   | I      |     |     |     |       | M    | хтс         | I        | I        | 1                                   |          | I          |         | I     |
| Туре  | R/W       | R/W | R/W    | R/W | R/W | R/W | R/W   | R/W  | R/W         | R/W      | R/W      | R/W                                 | R/W      | R/W        | R/W     | R/W   |
| Reset | 0         | 0   | 0      | 0   | 0   | 0   | 0     | 0    | 0           | 0        | 0        | 0                                   | 0        | 0          | 0       | 0     |
| E     | Bit/Field |     | Nam    | ne  | Ty  | ре  | Reset | Des  | scription   |          |          |                                     |          |            |         |       |
|       | 31:16     |     | reserv | ved | R   | 0   | 0x0   | con  | npatibility | with fut | ure prod | he value<br>ucts, the<br>dify-write | value of | f a reserv | •       |       |
|       | 15:0      |     | MDT    | ΓX  | R/  | W   | 0x0   |      | Register    |          |          | data that                           | will bo  | writton in | the new | + NAU |
|       |           |     |        |     | 10  |     | 2,10  |      | U           |          |          | data that                           | will be  | written ir | the nex | t     |

management transaction.

# Register 13: Ethernet MAC Management Receive Data (MACMRXD), offset 0x030

This register holds the last value read from the MII Management registers.

#### Ethernet MAC Management Receive Data (MACMRXD)

Base 0x4004.8000 Offset 0x030 Type R/W, reset 0x0000.0000

| 71   | ,                                |    |     |    |    |    |       |      |             |           |          |                                     |          |           |         |       |
|--|----------------------------------|----|-----|----|----|----|-------|------|-------------|-----------|----------|-------------------------------------|----------|-----------|---------|-------|
|  | 31                               | 30 | 29  | 28 | 27 | 26 | 25    | 24   | 23          | 22        | 21       | 20                                  | 19       | 18        | 17      | 16    |
|  |                                  | 1  | 1   |    |    |    | · · · | rese | erved       |           | 1        | 1                                   |          | 1         | 1       |       |
| Туре   | RO                               | RO | RO  | RO | RO | RO | RO    | RO   | RO          | RO        | RO       | RO                                  | RO       | RO        | RO      | RO    |
| Reset  | 0                                | 0  | 0   | 0  | 0  | 0  | 0     | 0    | 0           | 0         | 0        | 0                                   | 0        | 0         | 0       | 0     |
| _  | 15                               | 14 | 13  | 12 | 11 | 10 | 9     | 8    | 7           | 6         | 5        | 4                                   | 3        | 2         | 1       | 0     |
| Type R/W |                                  |    |     |    |    |    |       |      |             |           |          |                                     |          | I         |         |       |
|  |                                  |    |     |    |    |    |       |      |             |           |          |                                     | R/W      | R/W       | R/W     | R/W   |
| Reset  | 0                                | 0  | 0   | 0  | 0  | 0  | 0     | 0    | 0           | 0         | 0        | 0                                   | 0        | 0         | 0       | 0     |
| B  |                                  |    | Nam | ie | Ту | pe | Reset | Des  | cription    |           |          |                                     |          |           |         |       |
|  | Bit/Field Name<br>31:16 reserved |    |     |    | R  | 0  | 0x0   | com  | npatibility | with fut  | ure prod | he value<br>ucts, the<br>dify-write | value of | a reserv  | •       |       |
|  | 15:0                             |    | MDF | RX | R/ | W  | 0x0   | MII  | Register    | Receive   | Data     |                                     |          |           |         |       |
|  |                                  |    |     |    |    |    |       | The  | MDRX bi     | ts repres | sent the | data that                           | was rea  | ad in the | previou | s MII |

management transaction.

376

### Register 14: Ethernet MAC Number of Packets (MACNP), offset 0x034

This register holds the number of frames that are currently in the RX FIFO. When NPR is 0, there are no frames in the RX FIFO and the RXINT bit is not set. When NPR is any other value, there is at least one frame in the RX FIFO and the RXINT bit in the **MACRIS** register is set.

#### Ethernet MAC Number of Packets (MACNP)

Base 0x4004.8000 Offset 0x034 Type RO, reset 0x0000.0000

|       | 31                              | 30 | 29  | 28 | 27   | 26   | 25    | 24   | 23         | 22                                  | 21        | 20        | 19       | 18       | 17 | 16               |
|-------|---------------------------------|----|-----|----|------|------|-------|------|------------|-------------------------------------|-----------|-----------|----------|----------|----|------------------|
|       |                                 |    |     |    |      |      | т т   | rese | erved      |                                     |           |           |          |          |    |                  |
| Туре  | RO                              | RO | RO  | RO | RO   | RO   | RO    | RO   | RO         | RO                                  | RO        | RO        | RO       | RO       | RO | RO               |
| Reset | 0                               | 0  | 0   | 0  | 0    | 0    | 0     | 0    | 0          | 0                                   | 0         | 0         | 0        | 0        | 0  | 0                |
| -     | 15                              | 14 | 13  | 12 | 11   | 10   | 9     | 8    | 7          | 6                                   | 5         | 4         | 3        | 2        | 1  | 0                |
|       |                                 |    | 1   |    | rese | rved | т т   |      | 1          |                                     |           | I         | NI       | I<br>PR  |    |                  |
| Туре  | RO                              | RO | RO  | RO | RO   | RO   | RO    | RO   | RO         | RO                                  | RO        | RO        | RO       | RO       | RO | RO               |
| Reset | 0                               | 0  | 0   | 0  | 0    | 0    | 0     | 0    | 0          | 0                                   | 0         | 0         | 0        | 0        | 0  | 0                |
| E     | Reset 0 0 0 0 0                 |    |     |    | Ту   | ре   | Reset | Des  | cription   |                                     |           |           |          |          |    |                  |
|       | Bit/Field Name<br>31:6 reserved |    |     |    | R    | C    | 0x0   | com  | patibility | ould not<br>with futu<br>cross a re | ire prodi | ucts, the | value of | a reserv | •  | vide<br>nould be |
|       | 5:0                             |    | NPF | ર  | R    | С    | 0x0   | Nun  | nber of F  | ackets in                           | n Receiv  | e FIFO    |          |          |    |                  |
|       |                                 |    |     |    |      |      |       |      |            | represe<br>R field is               |           |           |          |          |    |                  |

While the NPR field is greater than 0, the RXINT interrupt in the **MACRIS** register is asserted.

### Register 15: Ethernet MAC Transmission Request (MACTR), offset 0x038

This register enables software to initiate the transmission of the frame currently located in the TX FIFO to the physical medium. Once the frame has been transmitted to the medium from the TX FIFO or a transmission error has been encountered, the NEWTX bit is auto-cleared by the hardware.

| Offse         | 0x4004.8<br>t 0x038<br>R/W, rese |         | 0.0000  |         |         |         |         |               |                       |                     |                      |   |                       |                         |                       |                  |
|---------------|----------------------------------|---------|---------|---------|---------|---------|---------|---------------|-----------------------|---------------------|----------------------|---|-----------------------|-------------------------|-----------------------|------------------|
|               | 31                               | 30      | 29      | 28      | 27      | 26      | 25      | 24            | 23                    | 22                  | 21                   | 20  | 19                    | 18                      | 17                    | 16               |
| [             | ľ                                |         | I       | 1       | 1       | 1       | 1 1     | rese          | rved                  |                     |                      |   |                       |                         | 1                     | 1                |
| Type<br>Reset | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0       | RO<br>0               | RO<br>0             | RO<br>0              | RO<br>0   | RO<br>0               | RO<br>0                 | RO<br>0               | RO<br>0          |
|               | 15                               | 14      | 13      | 12      | 11      | 10      | 9       | 8             | 7                     | 6                   | 5                    | 4   | 3                     | 2                       | 1                     | 0                |
|               | ľ                                |         | 1       | 1       | 1       | Î       | 1 1     | reserved      |                       |                     |                      |   |                       |                         | 1                     | NEWTX            |
| Type<br>Reset | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0       | RO<br>0               | RO<br>0             | RO<br>0              | RO<br>0   | RO<br>0               | RO<br>0                 | RO<br>0               | R/W<br>0         |
|               |                                  |         |         |         |         |         |         | Des           | cription              |                     |                      |   |                       |                         |                       |                  |
|               | 31:1                             |         | reserv  | ved     | R       | 0       | 0x0     | com           | patibility            | with futu           | ure prod             | he value<br>ucts, the<br>dify-write                 | value of              | a reserv                | •                     | vide<br>nould be |
|               | 0                                |         | NEW     | тх      | R/      | W       | 0x0     | New           | r Transm              | ission              |                      |   |                       |                         |                       |                  |
|               |                                  |         |         |         |         |         |         | pack<br>trans | ket has b<br>smission | een plao<br>has bee | ced in th<br>en comp | ates an E<br>e TX FIF<br>leted. If e<br>this bit de | O. This<br>early trar | bit is clea<br>Ismissio | ared ono<br>n is bein | e the            |

#### Ethernet MAC Transmission Request (MACTR)

### 14.6 MII Management Register Descriptions

The *IEEE 802.3 standard* specifies a register set for controlling and gathering status from the PHY. The registers are collectively known as the MII Management registers. All addresses given are absolute. Addresses not listed are reserved. Also see "Ethernet MAC Register Descriptions" on page 361.

# Register 16: Ethernet PHY Management Register 0 – Control (MR0), address 0x00

This register enables software to configure the operation of the PHY. The default settings of these registers are designed to initialize the PHY to a normal operational mode without configuration.

Ethernet PHY Management Register 0 – Control (MR0)

Base 0x4004.8000 Address 0x00 Type R/W, reset 0x3100

|               | 15        | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7         | 6                        | 5         | 4         | 3                                    | 2        | 1         | 0        |
|---------------|-----------|----------|----------|----------|----------|----------|----------|----------|-----------|--------------------------|-----------|-----------|--------------------------------------|----------|-----------|----------|
|               | RESET     | LOOPBK   | SPEEDSL  | ANEGEN   | PWRDN    | ISO      | RANEG    | DUPLEX   | COLT      |                          |           | 1         | reserved                             |          | 1         |          |
| Type<br>Reset | R/W<br>0  | R/W<br>0 | R/W<br>1 | R/W<br>1 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>1 | R/W<br>0  | R/W<br>0                 | R/W<br>0  | R/W<br>0  | R/W<br>0                             | R/W<br>0 | R/W<br>0  | R/W<br>0 |
|               |           |          |          |          |          |          |          |          |           |                          |           |           |                                      |          |           |          |
| E             | Bit/Field |          | Nan      | ne       | Тур      | be       | Reset    | Des      | cription  |                          |           |           |                                      |          |           |          |
|               | 15        |          | RES      | ET       | R/       | W        | 0        | Res      | et Regis  | ters                     |           |           |                                      |          |           |          |
|               |           |          |          |          |          |          |          | inter    | nal state |                          | es. Onc   |           | r default<br>set opera               |          |           |          |
|               | 14        |          | LOOF     | PBK      | R/       | W        | 0        | Loop     | back M    | ode                      |           |           |                                      |          |           |          |
|               |           |          |          |          |          |          |          | is is    | plated fr | om the p                 | hysical i | medium    | e of opera<br>and trans<br>of the me | smission |           |          |
|               | 13        |          | SPEE     | DSL      | R/       | W        | 1        | Spe      | ed Seleo  | ct                       |           |           |                                      |          |           |          |
|               |           |          |          |          |          |          |          | Valu     | ie Desc   | ription                  |           |           |                                      |          |           |          |
|               |           |          |          |          |          |          |          | 1        | Enat      | les the 1                | 100 Mb/s  | s mode o  | of operati                           | on (100I | BASE-TX   | ۲).      |
|               |           |          |          |          |          |          |          | 0        | Enat      | oles the 1               | I0 Mb/s   | mode of   | operatio                             | n (10BA  | SE-T).    |          |
|               | 12        |          | ANEG     | FN       | R/       | w        | 1        | Auto     | -Negoti   | ation Ena                | able      |           |                                      |          |           |          |
|               |           |          | 7        |          |          |          |          |          | •         |                          |           | Negotiat  | ion proce                            | ess.     |           |          |
|               | 11        |          | PWR      | DN       | R/       | W        | 0        | Pow      | er Dowr   | ı                        |           |           |                                      |          |           |          |
|               |           |          |          |          |          |          |          | Whe      | en set, p | laces the                | PHY in    | to a low- | -power co                            | onsumin  | g state.  |          |
|               | 10        |          | ISC      | )        | R/       | W        | 0        | Isola    | ite       |                          |           |           |                                      |          |           |          |
|               |           |          |          |          |          |          |          |          |           | olates tra<br>these bu   |           | ind recei | ve data p                            | oaths an | d ignore: | s all    |
|               | 9         |          | RAN      | EG       | R/       | W        | 0        | Rest     | tart Auto | -Negotia                 | ition     |           |                                      |          |           |          |
|               |           |          |          |          |          |          |          |          |           | estarts th<br>bit is cle |           | -         | on proce<br>re.                      | ss. Once | e the res | tart has |
|               | 8         |          | DUPL     | EX       | R/       | W        | 1        | Set      | Duplex I  | Node                     |           |           |                                      |          |           |          |
|               |           |          |          |          |          |          |          | Valu     | le Desc   | ription                  |           |           |                                      |          |           |          |
|               |           |          |          |          |          |          |          | 1        | set b     |                          | re in a n | nanual c  | e of opera<br>onfigurati             |          |           |          |
|               |           |          |          |          |          |          |          | 0        |           | •                        | -         |           | e of oper                            | ation.   |           | _        |

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 7         | COLT     | R/W  | 0     | Collision Test  |
|           |          |      |       | When set, enables the Collision Test mode of operation. The COLT bit asserts after the initiation of a transmission and de-asserts once the transmission is halted. |
| 6:0       | reserved | R/W  | 0x00  | Write as 0, ignore on read.   |

# Register 17: Ethernet PHY Management Register 1 – Status (MR1), address 0x01

This register enables software to determine the capabilities of the PHY and perform its initialization and operation appropriately.

#### Ethernet PHY Management Register 1 – Status (MR1)

Base 0x4004.8000 Address 0x01 Type RO, reset 0x7849

|               | 15        | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7                      | 6                                     | 5         | 4         | 3        | 2        | 1        | 0       |
|---------------|-----------|---------|---------|---------|---------|---------|---------|---------|------------------------|---------------------------------------|-----------|-----------|----------|----------|----------|---------|
|               | reserved  | 100X_F  | 100X_H  | 10T_F   | 10T_H   |         | rese    | rved    |                        | MFPS                                  | ANEGC     | RFAULT    | ANEGA    | LINK     | JAB      | EXTD    |
| Type<br>Reset | RO<br>0   | RO<br>1 | RO<br>1 | RO<br>1 | RO<br>1 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                | RO<br>1                               | RO<br>0   | RC<br>0   | RO<br>1  | RO<br>0  | RC<br>0  | RO<br>1 |
|               |           |         |         |         |         |         |         |         |                        |                                       |           |           |          |          |          |         |
| E             | Bit/Field |         | Nam     | ie      | Тур     | be      | Reset   | Des     | cription               |                                       |           |           |          |          |          |         |
|               | 15        |         | reserv  | ved     | R       | C       | 0       | com     | npatibility            | ould not<br>with futu<br>cross a r    | ure produ | ucts, the | value of | a reserv |          |         |
|               | 14        |         | 100X    | _F      | R       | С       | 1       | 100     | BASE-T                 | X Full-Dι                             | plex Mc   | de        |          |          |          |         |
|               |           |         |         |         |         |         |         |         | en set, in<br>-Duplex  | dicates tl<br>mode.                   | hat the P | 'HY is ca | pable of | supporti | ng 100B  | ASE-TX  |
|               | 13        |         | 100X    | _Н      | R       | С       | 1       | 100     | BASE-T                 | X Half-D                              | uplex Mo  | ode       |          |          |          |         |
|               |           |         |         |         |         |         |         |         | en set, in<br>f-Duplex | dicates ti<br>mode.                   | hat the P | 'HY is ca | pable of | supporti | ng 100B  | ASE-TX  |
|               | 12        |         | 10T_    | F       | R       | С       | 1       | 10B     | ASE-T F                | ull-Duple                             | ex Mode   |           |          |          |          |         |
|               |           |         |         |         |         |         |         | Whe     |                        | idicates t                            | hat the I | PHY is c  | apable o | f 10BAS  | E-T Full | -Duplex |
|               | 11        |         | 10T_    | H       | R       | С       | 1       | 10B     | ASE-T H                | lalf-Dupl                             | ex Mode   | 9         |          |          |          |         |
|               |           |         |         |         |         |         |         |         | en set, ir<br>f-Duplex | idicates t<br>mode.                   | hat the I | PHY is c  | apable o | f suppor | ting 10B | ASE-T   |
|               | 10:7      |         | reserv  | ved     | R       | C       | 0       | com     | npatibility            | ould not<br>with futu<br>cross a r    | ure produ | ucts, the | value of | a reserv | •        |         |
|               | 6         |         | MFP     | S       | R       | С       | 1       | Mar     | nagemer                | t Frames                              | s with Pr | eamble    | Suppres  | sed      |          |         |
|               |           |         |         |         |         |         |         |         | -                      | idicates t<br>anageme                 |           | 0         |          |          | •        | of      |
|               | 5         |         | ANEC    | ЭC      | R       | С       | 0       | Auto    | o-Negotia              | ation Co                              | nplete    |           |          |          |          |         |
|               |           |         |         |         |         |         |         | com     | pleted a               | idicates t<br>nd that tl<br>ation pro | he exten  | ded regi  |          | •        |          | n       |
|               | 4         |         | RFAU    | ILT     | R       | С       | 0       | Ren     | note Fau               | lt                                    |           |           |          |          |          |         |
|               |           |         |         |         |         |         |         |         | -                      | idicates t<br>ains set u              |           |           |          |          |          |         |


| Bit/Field | Name  | Туре | Reset | Description   |
|-----------|-------|------|-------|---|
| 3         | ANEGA | RO   | 1     | Auto-Negotiation  |
|           |       |      |       | When set, indicates that the PHY has the ability to perform Auto-Negotiation.   |
| 2         | LINK  | RO   | 0     | Link Made   |
|           |       |      |       | When set, indicates that a valid link has been established by the PHY.  |
| 1         | JAB   | RC   | 0     | Jabber Condition  |
|           |       |      |       | When set, indicates that a jabber condition has been detected by the PHY. This bit remains set until it is read, even if the jabber condition no longer exists. |
| 0         | EXTD  | RO   | 1     | Extended Capabilities   |
|           |       |      |       | When set, indicates that the PHY provides an extended set of capabilities that can be accessed through the extended register set.                               |

# Register 18: Ethernet PHY Management Register 2 – PHY Identifier 1 (MR2), address 0x02

This register, along with **MR3**, provides a 32-bit value indicating the manufacturer, model, and revision information.

Ethernet PHY Management Register 2 – PHY Identifier 1 (MR2)

Base 0x4004.8000 Address 0x02 Type RO, reset 0x000E




# Register 19: Ethernet PHY Management Register 3 – PHY Identifier 2 (MR3), address 0x03

This register, along with **MR2**, provides a 32-bit value indicating the manufacturer, model, and revision information.

Ethernet PHY Management Register 3 – PHY Identifier 2 (MR3)

Base 0x4004.8000 Address 0x03 Type RO, reset 0x7237



# Register 20: Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement (MR4), address 0x04

This register provides the advertised abilities of the PHY used during Auto-Negotiation. Bits 8:5 represent the Technology Ability Field bits. This field can be overwritten by software to Auto-Negotiate to an alternate common technology. Writing to this register has no effect until Auto-Negotiation is re-initiated.

Type R/W, reset 0x01E1 15 14 13 12 11 10 q 8 7 6 5 3 2 0 NP reserved RF A3 A2 A1 A0 S[4:0] reserved RO RO R/W RO RO RO R/W R/W R/W R/W RO RO RO RO RO Type RO Reset 0 0 0 0 0 0 0 0 0 0 1 1 1 0 1 1 **Bit/Field** Description Name Type Reset NP RO 15 0 Next Page When set, indicates the PHY is capable of Next Page exchanges to provide more detailed information on the PHY's capabilities. 14 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. R/W 13 RF 0 Remote Fault When set, indicates to the link partner that a Remote Fault condition has been encountered. 12:9 RO reserved 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. R/W Technology Ability Field[3] 8 A3 1 When set, indicates that the PHY supports the 100Base-TX full-duplex signaling protocol. If software wants to ensure that this mode is not used, this bit can be written to 0 and Auto-Negotiation re-initiated with the RANEG bit in the MR0 register. 7 R/W A2 1 Technology Ability Field[2] When set, indicates that the PHY supports the 100Base-T half-duplex signaling protocol. If software wants to ensure that this mode is not used, this bit can be written to 0 and Auto-Negotiation re-initiated. R/W Technology Ability Field[1] 6 A1 1 When set, indicates that the PHY supports the 10Base-T full-duplex signaling protocol. If software wants to ensure that this mode is not used, this bit can be written to 0 and Auto-Negotiation re-initiated. 5 A0 R/W 1 Technology Ability Field[0] When set, indicates that the PHY supports the 10Base-T half-duplex signaling protocol. If software wants to ensure that this mode is not used, this bit can be written to 0 and Auto-Negotiation re-initiated.

Ethernet PHY Management Register 4 - Auto-Negotiation Advertisement (MR4)

Base 0x4004.8000

Address 0x04

| Bit/Field | Name   | Туре | Reset | Description  |
|-----------|--------|------|-------|--|
| 4:0       | S[4:0] | RO   | 0x01  | Selector Field   |
|           |        |      |       | The $S[4:0]$ field encodes 32 possible messages for communicating between PHYs. This field is hard-coded to 0x01, indicating that the Stellaris <sup>®</sup> PHY is <i>IEEE 802.3</i> compliant. |

# Register 21: Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability (MR5), address 0x05

This register provides the advertised abilities of the link partner's PHY that are received and stored during Auto-Negotiation.

Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability (MR5)

Base 0x4004.8000 Address 0x05 Type RO, reset 0x0000

| Type          | NO, 1656  |         |         |         |         |         |         |         |                       |            |                             |           |          |                          |          |          |
|---------------|-----------|---------|---------|---------|---------|---------|---------|---------|-----------------------|------------|-----------------------------|-----------|----------|--------------------------|----------|----------|
|               | 15        | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7                     | 6          | 5                           | 4         | 3        | 2                        | 1        | 0        |
|               | NP        | ACK     | RF      |         |         | 1       | A[7     | 7:0]    |                       | 1          |                             |           |          | S[4:0]                   | I        | •        |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0               | RO<br>0    | RO<br>0                     | RO<br>0   | RO<br>0  | RO<br>0                  | RO<br>0  | RO<br>0  |
|               |           |         |         |         |         |         |         |         |                       |            |                             |           |          |                          |          |          |
| E             | Bit/Field |         | Nan     | ne      | Ту      | ре      | Reset   | Des     | cription              |            |                             |           |          |                          |          |          |
|               | 15        |         | NF      | )       | R       | 0       | 0       | Nex     | t Page                |            |                             |           |          |                          |          |          |
|               |           |         |         |         |         |         |         | excl    |                       |            |                             |           |          | ∕ is capal<br>on on the  |          | ext page |
|               | 14        |         | AC      | к       | R       | 0       | 0       | Ack     | nowledg               | е          |                             |           |          |                          |          |          |
|               |           |         |         |         |         |         |         |         |                       |            |                             | device ha |          | essfully re<br>otiation. | eceived  | the link |
|               | 13        |         | RF      | :       | R       | 0       | 0       | Ren     | note Fau              | lt         |                             |           |          |                          |          |          |
|               |           |         |         |         |         |         |         |         | d as a si<br>rmation. | tandard    | transpor                    | t mechar  | nism for | transmitti               | ing simp | le fault |
|               | 12:5      |         | A[7:    | 0]      | R       | 0       | 0x00    | Tech    | hnology               | Ability Fi | ield                        |           |          |                          |          |          |
|               |           |         |         |         |         |         |         |         |                       |            | icodes ir<br><b>MR4</b> reg |           | technolo | ogies that               | are sup  | ported   |
|               | 4:0       |         | S[4:    | 0]      | R       | 0       | 0x00    | Sele    | ector Fie             | ld         |                             |           |          |                          |          |          |
|               |           |         |         |         |         |         |         |         | s[4:0]<br>veen PH     |            | icodes p                    | ossible n | nessage  | s for com                | imunica  | ting     |
|               |           |         |         |         |         |         |         | Valu    | ue                    | Descrip    | otion                       |           |          |                          |          |          |
|               |           |         |         |         |         |         |         | 0x0     | 00                    | Reserve    |                             |           |          |                          |          |          |
|               |           |         |         |         |         |         |         | 0x0     | )1                    | IEEE S     | td 802.3                    |           |          |                          |          |          |
|               |           |         |         |         |         |         |         | 0x0     | )2                    | IEEE S     | td 802.9                    | ISLAN-1   | 6T       |                          |          |          |
|               |           |         |         |         |         |         |         | 0x0     | )3                    | IEEE S     | td 802.5                    |           |          |                          |          |          |
|               |           |         |         |         |         |         |         | 0x0     |                       | IEEE S     |                             |           |          |                          |          |          |
|               |           |         |         |         |         |         |         | 0x0     | )5–0x1F               | Reserve    | ed                          |           |          |                          |          |          |

# Register 22: Ethernet PHY Management Register 6 – Auto-Negotiation Expansion (MR6), address 0x06

This register enables software to determine the Auto-Negotiation and Next Page capabilities of the PHY and the link partner after Auto-Negotiation.

Ethernet PHY Management Register 6 – Auto-Negotiation Expansion (MR6)

Base 0x4004.8000 Address 0x06 Type RO, reset 0x0000

|       | ,           |    |        |     |    |          |       |   |   |            |          |           |           |            |           |           |  |  |  |  |
|-------|-------------|----|--------|-----|----|----------|-------|---|---|------------|----------|-----------|-----------|------------|-----------|-----------|--|--|--|--|
| _     | 15 14 13 12 |    |        |     | 11 | 10       | 9     | 8   | 7   | 6          | 5        | 4         | 3         | 2          | 1         | 0         |  |  |  |  |
|       | ſ           |    | 1 1    |     |    | reserved |       |   |   | 1          |          | PDF       | LPNPA     | reserved   | PRX       | LPANEGA   |  |  |  |  |
| Type  | RO<br>0     | RO | RO     | RO  | RO | RO       | RO    | RO  | RO  | RO<br>0    | RO       | RC        | RO        | RO         | RC<br>0   | RO        |  |  |  |  |
| Reset | 0           | 0  | 0      | 0   | 0  | 0        | 0     | 0   | 0   | U          | 0        | 0         | 0         | 0          | 0         | 0         |  |  |  |  |
| _     |             |    |        |     | -  |          |       | _   |   |            |          |           |           |            |           |           |  |  |  |  |
| В     | Bit/Field   |    | Nam    | ie  | Ту | pe       | Reset | Des   | Description   |            |          |           |           |            |           |           |  |  |  |  |
|       | 15:5        |    | reserv | /ed | R  | 0        | 0x000 | Software should not rely on the value of a reserved bit. To provide   |   |            |          |           |           |            |           |           |  |  |  |  |
|       |             |    |        |     |    |          |       | compatibility with future products, the value of a reserved bit should b<br>preserved across a read-modify-write operation. |   |            |          |           |           |            |           |           |  |  |  |  |
|       |             |    |        |     |    |          |       | pres  | served a  |            |          |           |           |            |           |           |  |  |  |  |
|       | 4           |    | PDF    | =   | R  | С        | 0     | Para  | allel Det   | ection Fa  | ult      |           |           |            |           |           |  |  |  |  |
|       |             |    |        |     |    |          |       | Whe   | en set, ir  | ology ha   | s been   | detected  |           |            |           |           |  |  |  |  |
|       |             |    |        |     |    |          |       | at lir  | nk up. Tl   | nis bit is | cleared  | when rea  | ad.       |            |           |           |  |  |  |  |
|       | 3           |    | LPNF   | PA  | R  | 0        | 0     | Link  | Partner   | is Next I  | Page Ab  | le        |           |            |           |           |  |  |  |  |
|       |             |    |        |     |    |          |       |   | When set, indicates that the link partner is Next Pa          |            |          |           |           |            |           |           |  |  |  |  |
|       |             |    |        |     |    |          |       | vviic   | when set, indicates that the link particle is Next 1 age A    |            |          |           |           |            |           |           |  |  |  |  |
|       | 2           |    | reserv | /ed | R  | 0        | 0x000 |   | Software should not rely on the value of a reserved bit. To p |            |          |           |           |            |           |           |  |  |  |  |
|       |             |    |        |     |    |          |       | compatibility with future products, the value of a reserved bit s<br>preserved across a read-modify-write operation.        |   |            |          |           |           |            |           |           |  |  |  |  |
|       |             |    |        |     |    |          |       | •   |   |            |          | ,         | -         |            |           |           |  |  |  |  |
|       | 1           |    | PR     | X   | R  | С        | 0     | New   | / Page F  | Received   |          |           |           |            |           |           |  |  |  |  |
|       |             |    |        |     |    |          |       |   | -   |            |          | •         |           | en receive |           |           |  |  |  |  |
|       |             |    |        |     |    |          |       | •   | ner and register  |            | the app  | ropriate  | location. | This bit I | remains   | set until |  |  |  |  |
|       |             |    |        |     |    |          |       |   | U   |            |          |           |           |            |           |           |  |  |  |  |
|       | 0           |    | LPANE  | EGA | R  | 0        | 0     | Link  | Partner   | is Auto-   | Negotiat | ion Able  |           |            |           |           |  |  |  |  |
|       |             |    |        |     |    |          |       | Whe   | en set, ir  | ndicates f | that the | Link part | ner is Aı | uto-Nego   | tiation A | Able.     |  |  |  |  |
|       |             |    |        |     |    |          |       |   |   |            |          |           |           |            |           |           |  |  |  |  |

# Register 23: Ethernet PHY Management Register 16 – Vendor-Specific (MR16), address 0x10

This register enables software to configure the operation of vendor-specific modes of the PHY.

Ethernet PHY Management Register 16 – Vendor-Specific (MR16)

Base 0x4004.8000 Address 0x10 Type R/W, reset 0x0140

| .,,,,,        | 15        | 14       | 13       | 12       | 11       | 10  | 9       | 8       | 7                     | 6                                    | 5          | 4                                   | 3          | 2          | 1         | 0        |
|---------------|-----------|----------|----------|----------|----------|---|---------|---------|-----------------------|--------------------------------------|------------|-------------------------------------|------------|------------|-----------|----------|
|               | RPTR      | INPOL    | reserved | ТХНІМ    | SQEI     | NL10  | 1       | rese    | erved                 | 1                                    | APOL       | RVSPOL                              | rese       | rved       | PCSBP     | RXCC     |
| Type<br>Reset | R/W<br>0  | R/W<br>0 | RO<br>0  | R/W<br>0 | R/W<br>0 | R/W<br>0  | RO<br>0 | RO<br>1 | RO<br>0               | RO<br>1                              | R/W<br>0   | R/W<br>0                            | RO<br>0    | RO<br>0    | R/W<br>0  | R/W<br>0 |
|               |           |          |          |          |          |   |         |         |                       |                                      |            |                                     |            |            |           |          |
| E             | Bit/Field |          | Nam      | ne       | Ту       | ре  | Reset   | Des     | cription              |                                      |            |                                     |            |            |           |          |
|               | 15        |          | RPT      | R        | R/       | W   | 0       | Rep     | eater M               | ode                                  |            |                                     |            |            |           |          |
|               |           |          |          |          |          | When set, enables the repeater mode of operation. In full-duplex is not allowed and the Carrier Sense signal to receive activity. If the PHY is configured to 10Base-T test function is disabled. |         |         |                       |                                      |            |                                     |            |            |           | ponds    |
|               | 14        |          | INPC     | DL       | R/       | W   | 0       | Inte    | rrupt Po              | larity                               |            |                                     |            |            |           |          |
|               |           |          |          |          |          |   |         | Valu    | ue Des                | cription                             |            |                                     |            |            |           |          |
|               |           |          |          |          |          |   |         | 1       | Sets                  | the pola                             | rity of th | e PHY in                            | terrupt t  | o be act   | ive High. |          |
|               |           |          |          |          |          |   |         | 0       | Sets                  | the pola                             | rity of th | e PHY in                            | terrupt t  | o active   | Low.      |          |
|               |           |          |          |          |          |   |         | Im      | p <mark>orta</mark> n |                                      | nterrupt   | Media Ac<br>s from the<br>0 to ensu | e PHY, t   | his bit m  | ust alwa  |          |
|               | 13        |          | reserv   | /ed      | R        | 0   | 0       | com     | patibility            | ould not<br>y with futu<br>cross a r | ure prod   | ucts, the                           | value of   | a reserv   | •         |          |
|               | 12        |          | ТХН      | IM       | R/       | W   | 0       | Trar    | nsmit Hi              | gh Imped                             | ance M     | ode                                 |            |            |           |          |
|               |           |          |          |          |          |   |         | the     | TXOP an               | nables th<br>d TXON tr<br>nd RXIN    | ansmitte   | er pins ar                          | e put into | o a high i |           |          |
|               | 11        |          | SQE      | ΞI       | R/       | W   | 0       | SQE     | E Inhibit             | Testing                              |            |                                     |            |            |           |          |
|               |           |          |          |          |          |   |         | Whe     | en set, p             | orohibits 1                          | I0Base-    | T SQE te                            | sting.     |            |           |          |
|               |           |          |          |          |          |   |         |         |                       | e SQE tes<br>e complet               | • •        |                                     |            | -          |           | n pulse  |
|               | 10        |          | NL1      | 0        | R/       | W   | 0       | Nati    | ural Loo              | pback Mo                             | ode        |                                     |            |            |           |          |
|               |           |          |          |          |          |   |         | the     | transmis              | nables th<br>ssion data<br>a path wh | a receive  | ed by the                           | PHY to     | be loop    |           |          |
|               | 9:6       |          | reserv   | ved      | R        | 0   | 0x05    | com     | patibilit             | ould not<br>y with futu<br>cross a r | ure prod   | ucts, the                           | value of   | a reserv   | •         |          |

| Bit/Field | Name     | Туре | Reset | Description  |
|-----------|----------|------|-------|--|
| 5         | APOL     | R/W  | 0     | Auto-Polarity Disable  |
|           |          |      |       | When set, disables the PHY's auto-polarity function.   |
|           |          |      |       | If this bit is 0, the PHY automatically inverts the received signal due to a wrong polarity connection during Auto-Negotiation if the PHY is in 10Base-T mode.   |
| 4         | RVSPOL   | R/W  | 0     | Receive Data Polarity  |
|           |          |      |       | This bit indicates whether the receive data pulses are being inverted.   |
|           |          |      |       | If the APOL bit is 0, then the RVSPOL bit is read-only and indicates whether the auto-polarity circuitry is reversing the polarity. In this case, a 1 in the RVSPOL bit indicates that the receive data is inverted while a 0 indicates that the receive data is not inverted.   |
|           |          |      |       | If the APOL bit is 1, then the RVSPOL bit is writable and software can force the receive data to be inverted. Setting RVSPOL to 1 forces the receive data to be inverted while a 0 does not invert the receive data.   |
| 3:2       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |
| 1         | PCSBP    | R/W  | 0     | PCS Bypass   |
|           |          |      |       | When set, enables the bypass of the PCS and scrambling/descrambling functions in 100Base-TX mode. This mode is only valid when Auto-Negotiation is disabled and 100Base-T mode is enabled.   |
| 0         | RXCC     | R/W  | 0     | Receive Clock Control  |
|           |          |      |       | When set, enables the Receive Clock Control power saving mode if the PHY is configured in 100Base-TX mode. This mode shuts down the receive clock when no data is being received from the physical medium to save power. This mode should not be used when PCSBP is enabled and is automatically disabled when the LOOPBK bit in the <b>MR0</b> register is not. |

is set.

# Register 24: Ethernet PHY Management Register 17 – Interrupt Control/Status (MR17), address 0x11

This register provides the means for controlling and observing the events, which trigger a PHY interrupt in the **MACRIS** register. This register can also be used in a polling mode via the MII Serial Interface as a means to observe key events within the PHY via one register address. Bits 0 through 7 are status bits, which are each set to logic 1 based on an event. These bits are cleared after the register is read. Bits 8 through 15 of this register, when set to logic 1, enable their corresponding bit in the lower byte to signal a PHY interrupt in the **MACRIS** register.

|         | 15        | 14       | 13       | 12       | 11       | 10       | 9         | 8          | 7   | 6          | 5   | 4        | 3         | 2          | 1          | 0       |  |  |
|---------|-----------|----------|----------|----------|----------|----------|-----------|------------|---|------------|---|----------|-----------|------------|------------|---------|--|--|
|         | JABBER_IE | RXER_IE  | PRX_IE   | PDF_IE   | LPACK_IE | LSCHG_IE | RFAULT_IE | ANEGCOMP_E | JABBER_INT  | RXER_INT   | PRX_INT   | PDF_INT  | LPACK_INT | LSCHG_INT  | RFAULT_INT | ANEGCO  |  |  |
| e<br>et | R/W<br>0  | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0  | R/W<br>0   | RC<br>0   | RC<br>0    | RC<br>0   | RC<br>0  | RC<br>0   | RC<br>0    | RC<br>0    | RC<br>0 |  |  |
| В       | it/Field  |          | Nam      | ne       | Ту       | ре       | Reset     | Des        | cription  |            |   |          |           |            |            |         |  |  |
|         | 15        |          | JABBE    | R_IE     | R/       | W        | 0         | Jabl       | Jabber Interrupt Enable   |            |   |          |           |            |            |         |  |  |
|         |           |          |          |          |          |          |           |            | When set, enables system interrupts when a Jabber condition by the PHY. |            |   |          |           |            |            |         |  |  |
|         | 14        |          | RXER     | _IE      | R/       | W        | 0         | Rec        | eive Erro   | or Interru | upt Enab  | le       |           |            |            |         |  |  |
|         |           |          |          |          |          |          |           |            | en set, e<br>he PHY.  | nables s   | ystem in  | terrupts | when a    | receive e  | error is d | etect   |  |  |
|         | 13        |          | PRX_     | _IE      | R/W      |          | 0         | Pag        | Page Received   |            | ived Interrupt Enable                                   |          |           |            |            |         |  |  |
|         |           |          |          |          |          |          |           |            | en set, e<br>PHY.   | nables s   | ystem in  | terrupts | when a    | new pag    | e is rece  | ived    |  |  |
|         | 12        |          | PDF_     | _IE      | R/       | W        | 0         | Para       | allel Dete  | ection Fa  | ault Interr   | upt Ena  | ble       |            |            |         |  |  |
|         |           |          |          |          |          |          |           |            | When set, enables system interrupts we detected by the PHY.             |            |   |          |           | Parallel E | Detection  | ı Fau   |  |  |
|         | 11        |          | LPACK    | K_IE     | R/       | W        | 0         | LP /       | LP Acknowledge Interrupt Enable   |            |   |          |           |            |            |         |  |  |
|         |           |          |          |          |          |          |           |            | When set, enables system interrupts the Acknowledge bit during Auto-Net |            |   |          |           |            | are recei  | ved v   |  |  |
|         | 10        |          | LSCHO    | 3_IE     | R/       | W        | 0         | Link       | Status (  | Change     | Interrupt   | Enable   |           |            |            |         |  |  |
|         |           |          |          |          |          |          |           |            |   |            | bles system interrupts when the Link Status changes IL. |          |           |            |            |         |  |  |
|         | 9         |          | RFAUL    | T_IE     | R/       | W        | 0         | Ren        | note Fau  | It Interru | ıpt Enabl   | е        |           |            |            |         |  |  |
|         |           |          |          |          |          |          |           |            | en set, ei<br>ialed by f  |            |   | terrupts | when a l  | Remote I   | ault cor   | nditio  |  |  |
|         | 8         | Ą        | NEGCO    | MP_IE    | R/       | W        | 0         | Auto       | o-Negotia   | ation Co   | mplete Ir   | nterrupt | Enable    |            |            |         |  |  |
|         |           |          |          |          |          |          |           |            | en set, e<br>uence ha   |            | •   | •        |           | e Auto-N   | legotiatio | on      |  |  |

Ethernet PHY Management Register 17 – Interrupt Control/Status (MR17)

Base 0x4004.8000

July 25, 2008

| Bit/Field | Name         | Туре | Reset | Description   |
|-----------|--------------|------|-------|---|
| 7         | JABBER_INT   | RC   | 0     | Jabber Event Interrupt<br>When set, indicates that a Jabber event has been detected by the                            |
|           |              |      |       | 10Base-T circuitry.   |
| 6         | RXER_INT     | RC   | 0     | Receive Error Interrupt<br>When set, indicates that a receive error has been detected by the PHY.                     |
| 5         | PRX_INT      | RC   | 0     | Page Receive Interrupt  |
|           |              |      |       | When set, indicates that a new page has been received from the link partner during Auto-Negotiation.                  |
| 4         | PDF_INT      | RC   | 0     | Parallel Detection Fault Interrupt  |
|           |              |      |       | When set, indicates that a Parallel Detection Fault has been detected by the PHY during the Auto-Negotiation process. |
| 3         | LPACK_INT    | RC   | 0     | LP Acknowledge Interrupt  |
|           |              |      |       | When set, indicates that an FLP burst has been received with the Acknowledge bit set during Auto-Negotiation.         |
| 2         | LSCHG_INT    | RC   | 0     | Link Status Change Interrupt  |
|           |              |      |       | When set, indicates that the link status has changed from OK to FAIL.   |
| 1         | RFAULT_INT   | RC   | 0     | Remote Fault Interrupt  |
|           |              |      |       | When set, indicates that a Remote Fault condition has been signaled by the link partner.                              |
| 0         | ANEGCOMP_INT | RC   | 0     | Auto-Negotiation Complete Interrupt   |
|           |              |      |       | When set, indicates that the Auto-Negotiation sequence has completed successfully.                                    |

# Register 25: Ethernet PHY Management Register 18 – Diagnostic (MR18), address 0x12

This register enables software to diagnose the results of the previous Auto-Negotiation.

Ethernet PHY Management Register 18 – Diagnostic (MR18)

Base 0x4004.8000 Address 0x12 Type RO, reset 0x0000

| туре  | RU, lese   |          |       |         |      |      |            |         |           |            |           |                                     |           |          |           |    |  |  |  |  |  |
|-------|--|----------|-------|---------|------|------|------------|---------|-----------|------------|-----------|-------------------------------------|-----------|----------|-----------|----|--|--|--|--|--|
|       | 15   | 14       | 13    | 12      | 11   | 10   | 9          | 8       | 7         | 6          | 5         | 4                                   | 3         | 2        | 1         | 0  |  |  |  |  |  |
|       |  | reserved |       | ANEGF   | DPLX | RATE | RXSD       | RX_LOCK |           | r i        |           | reser                               | ved       |          | r         |    |  |  |  |  |  |
| Type  | RO   | RO       | RO    | RC<br>0 | RO   | RO   | RO         | RO<br>0 | RO        | RO         | RO        | RO                                  | RO<br>0   | RO<br>0  | RO        | RO |  |  |  |  |  |
| Reset |  | 0        | 0     |         | 0    | 0    | 0<br>Decet |         | 0         | 0          | 0         | 0                                   | 0         | U        | 0         | 0  |  |  |  |  |  |
| E     | Bit/Field  |          | Nan   | ne      | Ту   | pe   | Reset      | Desc    | ription   |            |           |                                     |           |          |           |    |  |  |  |  |  |
|       | 15:13  |          | reser | ved     | R    | 0    | 0          | comp    | atibility | with futu  | ire prod  | he value<br>ucts, the<br>dify-write | value of  | a reserv | •         |    |  |  |  |  |  |
|       | 12   |          | ANE   | GF      | R    | С    | 0          | Auto-   | Negoti    | ation Fail | ure       |                                     |           |          |           |    |  |  |  |  |  |
|       |  |          |       |         |      |      |            |         |           |            |           | ommon t<br>ed. This                 |           |          |           | •  |  |  |  |  |  |
|       | 11   |          | DPL   | Х       | R    | 0    | 0          | Duple   | ex Mod    | е          |           |                                     |           |          |           |    |  |  |  |  |  |
|       |  |          |       |         |      |      |            | deno    | minato    | found d    | uring the | Duplex we Auto-Ne common            | egotiatio | n proce  | ss. Other |    |  |  |  |  |  |
|       | 10   |          | RAT   | E       | R    | 0    | 0          | Rate    |           |            |           |                                     |           |          |           |    |  |  |  |  |  |
|       |  |          |       |         |      |      |            | deno    | minato    | found d    | uring the | Base-TX<br>e Auto-Ne<br>common o    | egotiatio | n proce  | ss. Other |    |  |  |  |  |  |
|       | 9  |          | RXS   | SD      | R    | 0    | 0          | Rece    | ive Det   | ection     |           |                                     |           |          |           |    |  |  |  |  |  |
|       | When set, indicates that receive signal detection has<br>100Base-TX mode) or that Manchester-encoded data<br>(in 10Base-T mode). |          |       |         |      |      |            |         |           |            |           |                                     | •         |          |           |    |  |  |  |  |  |
|       | 8  |          | RX_LC | СК      | R    | 0    | 0          | Rece    | ive PLI   | Lock       |           |                                     |           |          |           |    |  |  |  |  |  |
|       |  |          |       |         |      |      |            |         |           |            |           | Receive F<br>of operat              |           |          |           |    |  |  |  |  |  |
|       | 7:0  |          | reser | ved     | R    | 0    | 00         | comp    | atibility | with futu  | ire prod  | he value<br>ucts, the<br>dify-write | value of  | a reser  |           |    |  |  |  |  |  |

# Register 26: Ethernet PHY Management Register 19 – Transceiver Control (MR19), address 0x13

This register enables software to set the gain of the transmit output to compensate for transformer loss.

Ethernet PHY Management Register 19 – Transceiver Control (MR19)

Base 0x4004.8000 Address 0x13 Type R/W, reset 0x4000

|       | 15        | 14    | 13     | 12  | 11       | 10 | 9     | 8  | 7        | 6                   | 5        | 4         | 3        | 2       | 1         | 0         |  |  |  |
|-------|-----------|-------|--------|-----|----------|----|-------|--|----------|---------------------|----------|-----------|----------|---------|-----------|-----------|--|--|--|
|       | TXO[      | [1:0] | ľ      |     | г т<br>1 |    | 1 1   |  | rese     | rved                | 1        | r         | r<br>1   | 1       | ſ         | 1         |  |  |  |
| Туре  | R/W       | R/W   | RO     | RO  | RO       | RO | RO    | RO   | RO       | RO                  | RO       | RO        | RO       | RO      | RO        | RO        |  |  |  |
| Reset | 0         | 1     | 0      | 0   | 0        | 0  | 0     | 0  | 0        | 0                   | 0        | 0         | 0        | 0       | 0         | 0         |  |  |  |
| _     |           |       |        |     | _        |    | _     | Description  |          |                     |          |           |          |         |           |           |  |  |  |
| E     | Bit/Field |       | Nam    | e   | Тур      | e  | Reset | Des  | cription |                     |          |           |          |         |           |           |  |  |  |
|       | 15:14     |       | TXO[1  | :0] | R/\      | V  | 1     | Tran   | smit Am  | plitude S           | Selectio | n         |          |         |           |           |  |  |  |
|       |           |       |        |     |          |    |       |  |          | 0] field<br>sformer |          |           | t output | amplitu | de to aco | count for |  |  |  |
|       |           |       |        |     |          |    |       | Valu   | le Desc  | ription             |          |           |          |         |           |           |  |  |  |
|       |           |       |        |     |          |    |       | 0x0 Gain set for 0.0dB of insertion loss   |          |                     |          |           |          |         |           |           |  |  |  |
|       |           |       |        |     |          |    |       | 0x1  | Gain     | set for C           | ).4dB of | insertion | loss     |         |           |           |  |  |  |
|       |           |       |        |     |          |    |       | 0x2 Gain set for 0.8dB of insertion loss   |          |                     |          |           |          |         |           |           |  |  |  |
|       |           |       |        |     |          |    |       | 0x3  | Gain     | set for 1           | .2dB of  | insertion | loss     |         |           |           |  |  |  |
|       | 13:0      |       | reserv | ved | R        | )  | 0x0   | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation. |          |                     |          |           |          |         |           |           |  |  |  |

# Register 27: Ethernet PHY Management Register 23 – LED Configuration (MR23), address 0x17

This register enables software to select the source that causes the LEDs to toggle.

Ethernet PHY Management Register 23 – LED Configuration (MR23)

| ddre | 0x4004.8<br>ss 0x17<br>R/W, rese |         | )       |         |         |         |         |         |            |           |            |            |            |                              |                |          |
|------|----------------------------------|---------|---------|---------|---------|---------|---------|---------|------------|-----------|------------|------------|------------|------------------------------|----------------|----------|
| _    | 15                               | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7          | 6         | 5          | 4          | 3          | 2                            | 1              | 0        |
|      | •                                |         |         | rese    | rved    | -       |         |         |            | LED       | 1[3:0]     | •          |            | LED                          | 0[3:0]         | •        |
| et   | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | R/W<br>0   | R/W<br>0  | R/W<br>0   | R/W<br>1   | R/W<br>0   | R/W<br>0                     | R/W<br>0       | R/W<br>0 |
| Bi   | it/Field                         |         | Nam     | ne      | Ту      | ре      | Reset   | Des     | cription   |           |            |            |            |                              |                |          |
|      | 15:8                             |         | reserv  | ved     | R       | 0       | 0x0     | com     | patibility | with fut  | ure prod   |            | value of   | erved bit<br>a reserv<br>on. |                |          |
|      | 7:4                              |         | LED1[   | [3:0]   | R/      | W       | 1       | LED     | 1 Sourc    | е         |            |            |            |                              |                |          |
|      |                                  |         |         |         |         |         |         | The     | LED1 fie   | eld selec | ts the so  | ource that | it toggles | s the LEI                    | 1 signa        | Ι.       |
|      |                                  |         |         |         |         |         |         | Valu    | ue Desc    | ription   |            |            |            |                              |                |          |
|      |                                  |         |         |         |         |         |         | 0x0     | Link       | OK        |            |            |            |                              |                |          |
|      |                                  |         |         |         |         |         |         | 0x1     | RX c       | or TX Act | tivity (De | fault LE   | D1)        |                              |                |          |
|      |                                  |         |         |         |         |         |         | 0x2     | Rese       | erved     |            |            |            |                              |                |          |
|      |                                  |         |         |         |         |         |         | 0x3     | Rese       | erved     |            |            |            |                              |                |          |
|      |                                  |         |         |         |         |         |         | 0x4     | Rese       | erved     |            |            |            |                              |                |          |
|      |                                  |         |         |         |         |         |         | 0x5     | 100E       | BASE-TX   | ( mode     |            |            |                              |                |          |
|      |                                  |         |         |         |         |         |         | 0x6     | 10B/       | ASE-T m   | ode        |            |            |                              |                |          |
|      |                                  |         |         |         |         |         |         | 0x7     | Full-      | Duplex    |            |            |            |                              |                |          |
|      |                                  |         |         |         |         |         |         | 0x8     | Link       | OK & BI   | ink=RX (   | or TX Ac   | tivity     |                              |                |          |
|      | 3:0                              |         | LED0[   | [3:0]   | R       | W       | 0       | LED     | 0 Sourc    | e         |            |            |            |                              |                |          |
|      |                                  |         |         |         |         |         |         | The     | LEDO fie   | eld selec | ts the so  | ource tha  | it toggles | the LEI                      | 0 <b>signa</b> | I.       |
|      |                                  |         |         |         |         |         |         | Valu    | ue Desc    | cription  |            |            |            |                              |                |          |
|      |                                  |         |         |         |         |         |         | 0x0     | Link       | OK (Def   | ault LED   | 00)        |            |                              |                |          |
|      |                                  |         |         |         |         |         |         | 0x1     | RX c       | or TX Act | tivity     |            |            |                              |                |          |
|      |                                  |         |         |         |         |         |         | 0x2     | Rese       | erved     |            |            |            |                              |                |          |
|      |                                  |         |         |         |         |         |         | 0x3     | Rese       | erved     |            |            |            |                              |                |          |
|      |                                  |         |         |         |         |         |         | 0x4     | Rese       | erved     |            |            |            |                              |                |          |
|      |                                  |         |         |         |         |         |         | 0x5     | 100E       | BASE-TX   | ( mode     |            |            |                              |                |          |
|      |                                  |         |         |         |         |         |         | 0x6     | 10B/       | ASE-T m   | ode        |            |            |                              |                |          |
|      |                                  |         |         |         |         |         |         | 0x7     | Full-      | Duplex    |            |            |            |                              |                |          |
|      |                                  |         |         |         |         |         |         | 0x8     | Link       | OK & BI   | ink=RX (   | or TX Ac   | tivitv     |                              |                |          |

# Register 28: Ethernet PHY Management Register 24 – MDI/MDIX Control (MR24), address 0x18

This register enables software to control the behavior of the MDI/MDIX mux and its switching capabilities.

Ethernet PHY Management Register 24 - MDI/MDIX Control (MR24)

Base 0x4004.8000 Address 0x18 Type R/W, reset 0x00C0

| _             | 15        | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7   | 6               | 5        | 4                                    | 3        | 2        | 1         | 0        |  |  |  |
|---------------|-----------|---------|---------|---------|---------|---------|---------|---------|---|-----------------|----------|--------------------------------------|----------|----------|-----------|----------|--|--|--|
|               |           |         | 1       | rese    | rved    |         | 1 1     |         | PD_MODE   | AUTO_SW         | MDIX     | MDIX_CM                              |          | MDI      | I<br><_SD |          |  |  |  |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | R/W<br>0  | R/W<br>0        | R/W<br>0 | RO<br>0                              | R/W<br>0 | R/W<br>0 | R/W<br>0  | R/W<br>0 |  |  |  |
| В             | Bit/Field |         | Nam     | ie      | Тур     | be      | Reset   | Des     | Description   |                 |          |                                      |          |          |           |          |  |  |  |
|               | 15:8      |         | reserv  | ved     | R       | C       | 0x0     | con     | npatibility   | with futu       | ire prod | the value<br>ucts, the<br>dify-write | value of | a reserv | •         |          |  |  |  |
|               | 7         |         | PD_M0   | DDE     | R/\     | N       | 0       | Par     | Parallel Detection Mode                             |                 |          |                                      |          |          |           |          |  |  |  |
|               |           |         |         |         |         |         |         |         | -   |                 |          | el Detectio<br>on is not e           |          |          | vs auto-s | witching |  |  |  |
|               | 6         |         | AUTO_   | _SW     | R/\     | N       | 0       | Aut     | o-Switch  | vitching Enable |          |                                      |          |          |           |          |  |  |  |
|               |           |         |         |         |         |         |         | Wh      | en set, enables Auto-Switching of the MDI/MDIX mux. |                 |          |                                      |          |          |           |          |  |  |  |
|               | 5         |         | MDI     | Х       | R/\     | N       | 0       | Aut     | o-Switch  |                 |          |                                      |          |          |           |          |  |  |  |
|               |           |         |         |         |         |         |         |         | en set, in<br>figuratior                            |                 | hat the  | MDI/MDI)                             | K mux is | in the c | rossove   | r (MDIX) |  |  |  |
|               |           |         |         |         |         |         |         |         | en 0, it ir<br>figuratior                           |                 | hat the  | mux is in                            | the pas  | s-throug | h (MDI)   |          |  |  |  |
|               |           |         |         |         |         |         |         | AUI     |   |                 |          | the MDIX<br>bit is read/             |          |          |           |          |  |  |  |
|               | 4         |         | MDIX_   | СМ      | R       | С       | 0       | Aut     | o-Switch  | ing Comp        | olete    |                                      |          |          |           |          |  |  |  |
|               |           |         |         |         |         |         |         | lf 0,   | it indica   |                 | ne sequ  | auto-swite<br>lence has              | •        | •        |           | npleted. |  |  |  |
|               | 3:0       |         | MDIX_   | SD      | R/      | N       | 0       | Aut     | o-Switch  | ing Seed        |          |                                      |          |          |           |          |  |  |  |
|               |           |         |         |         |         |         |         |         | ctly affect   |                 |          | seed for th<br>f attempts            |          | 0 0      |           |          |  |  |  |
|               |           |         |         |         |         |         |         | A 0     | sets the  | seed to (       | 0x5.     |                                      |          |          |           |          |  |  |  |

# **15** Analog Comparators

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S6422 controller provides two independent integrated analog comparators that can be configured to drive an output or generate an interrupt or ADC event.

**Note:** Not all comparators have the option to drive an output pin. See the Comparator Operating Mode tables in "Functional Description" on page 398 for more information.


A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts or triggers to the ADC to cause it to start capturing a sample sequence. The interrupt generation and ADC triggering logic is separate. This means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

## 15.1 Block Diagram





## 15.2 Functional Description


Important: It is recommended that the Digital-Input enable (the GPIODEN bit in the GPIO module) for the analog input pin be disabled to prevent excessive current draw from the I/O pads.

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

VIN- < VIN+, VOUT = 1 VIN- > VIN+, VOUT = 0

As shown in Figure 15-2 on page 398, the input source for VIN- is an external input. In addition to an external input, input sources for VIN+ can be the +ve input of comparator 0 or an internal reference.





A comparator is configured through two status/control registers (ACCTL and ACSTAT). The internal reference is configured through one control register (ACREFCTL). Interrupt status and control is configured through three registers (ACMIS, ACRIS, and ACINTEN). The operating modes of the comparators are shown in the Comparator Operating Mode tables.

Typically, the comparator output is used internally to generate controller interrupts. It may also be used to drive an external pin or generate an analog-to-digital converter (ADC) trigger.

Important: Certain register bit values must be set before using the analog comparators. The proper pad configuration for the comparator input and output pins are described in the Comparator Operating Mode tables.

 Table 15-1. Comparator 0 Operating Modes

| ACCNTL0 | Com  | Comparator 0                         |     |     |     |  |  |  |  |  |  |  |  |
|---------|------|--------------------------------------|-----|-----|-----|--|--|--|--|--|--|--|--|
| ASRCP   | VIN- | IN- VIN+ Output Interrupt ADCTrigger |     |     |     |  |  |  |  |  |  |  |  |
| 00      | C0-  | C0+                                  | C0o | yes | yes |  |  |  |  |  |  |  |  |
| 01      | C0-  | C0+                                  | C0o | yes | yes |  |  |  |  |  |  |  |  |

| ACCNTL0 | Com  | Comparator 0                          |     |     |     |  |  |  |  |  |  |  |  |
|---------|------|---------------------------------------|-----|-----|-----|--|--|--|--|--|--|--|--|
| ASRCP   | VIN- | /IN- VIN+ Output Interrupt ADCTrigger |     |     |     |  |  |  |  |  |  |  |  |
| 10      | C0-  | Vref                                  | C0o | yes | yes |  |  |  |  |  |  |  |  |
| 11      | C0-  | reserved                              | C0o | yes | yes |  |  |  |  |  |  |  |  |

#### Table 15-2. Comparator 1 Operating Modes


| ACCNTL1 | Com  | Comparator 1         |         |           |            |  |  |  |  |  |  |  |  |  |
|---------|------|----------------------|---------|-----------|------------|--|--|--|--|--|--|--|--|--|
| ASRCP   | VIN- | VIN+                 | Output  | Interrupt | ADCTrigger |  |  |  |  |  |  |  |  |  |
| 00      | C1-  | C1o/C1+ <sup>a</sup> | C1o/C1+ | yes       | yes        |  |  |  |  |  |  |  |  |  |
| 01      | C1-  | C0+                  | C1o/C1+ | yes       | yes        |  |  |  |  |  |  |  |  |  |
| 10      | C1-  | Vref                 | C1o/C1+ | yes       | yes        |  |  |  |  |  |  |  |  |  |
| 11      | C1-  | reserved             | C1o/C1+ | yes       | yes        |  |  |  |  |  |  |  |  |  |

a. C1o and C1+ signals share a single pin and may only be used as one or the other.

### 15.2.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 15-3 on page 399. This is controlled by a single configuration register (**ACREFCTL**). Table 15-3 on page 399 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally.

#### Figure 15-3. Comparator Internal Reference Structure



#### Table 15-3. Internal Reference Voltage and ACREFCTL Field Values

| ACREFCTL F   | Register      | Output Reference Voltage Based on VREF Field Value  |
|--------------|---------------|---|
| EN Bit Value | RNG Bit Value |   |
| EN=0         |               | 0 V (GND) for any value of VREF; however, it is recommended that RNG=1 and VREF=0 for the least noisy ground reference. |

|              | legister      | Output Reference Voltage Based on VREF Field Value            |  |  |  |  |  |  |  |  |
|--------------|---------------|---|--|--|--|--|--|--|--|--|
| EN Bit Value | RNG Bit Value |   |  |  |  |  |  |  |  |  |
| EN=1         | RNG=0         | Total resistance in ladder is 31 R.                           |  |  |  |  |  |  |  |  |
|              |               | $V_{RBF} = AV_{DD} \times \frac{Rv_{RBF}}{Rr}$                |  |  |  |  |  |  |  |  |
|              |               | $V_{REF} = AV_{DD} \times \frac{(VREF + 8)}{31}$              |  |  |  |  |  |  |  |  |
|              |               | $V_{RBF} = 0.85 + 0.106 \times VREF$                          |  |  |  |  |  |  |  |  |
|              |               | The range of internal reference in this mode is 0.85-2.448 V. |  |  |  |  |  |  |  |  |
|              | RNG=1         | Total resistance in ladder is 23 R.                           |  |  |  |  |  |  |  |  |
|              |               | $V_{RBF} = AV_{DD} \times \frac{R_{VRBF}}{R_{T}}$             |  |  |  |  |  |  |  |  |
|              |               | $V_{REF} = AV_{DD} \times \frac{VREF}{23}$                    |  |  |  |  |  |  |  |  |
|              |               | $V_{RBF} = 0.143 \times VREF$                                 |  |  |  |  |  |  |  |  |
|              |               | The range of internal reference for this mode is 0-2.152 V.   |  |  |  |  |  |  |  |  |

## **15.3** Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

- 1. Enable the analog comparator 0 clock by writing a value of 0x0010.0000 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the GPIO port/pin associated with CO- as a GPIO input.
- **3.** Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000.030C.
- 4. Configure comparator 0 to use the internal voltage reference and to *not* invert the output on the C0o pin by writing the **ACCTL0** register with the value of 0x0000.040C.
- 5. Delay for some time.
- 6. Read the comparator output value by reading the **ACSTAT0** register's OVAL value.

Change the level of the signal input on CO- to see the OVAL value change.

## 15.4 Register Map

Table 15-4 on page 401 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000.

| Offset | Name     | Туре  | Reset       | Description                                 | See<br>page |
|--------|----------|-------|-------------|---|-------------|
| 0x00   | ACMIS    | R/W1C | 0x0000.0000 | Analog Comparator Masked Interrupt Status   | 402         |
| 0x04   | ACRIS    | RO    | 0x0000.0000 | Analog Comparator Raw Interrupt Status      | 403         |
| 0x08   | ACINTEN  | R/W   | 0x0000.0000 | Analog Comparator Interrupt Enable          | 404         |
| 0x10   | ACREFCTL | R/W   | 0x0000.0000 | Analog Comparator Reference Voltage Control | 405         |
| 0x20   | ACSTAT0  | RO    | 0x0000.0000 | Analog Comparator Status 0                  | 406         |
| 0x24   | ACCTL0   | R/W   | 0x0000.0000 | Analog Comparator Control 0                 | 407         |
| 0x40   | ACSTAT1  | RO    | 0x0000.0000 | Analog Comparator Status 1                  | 406         |
| 0x44   | ACCTL1   | R/W   | 0x0000.0000 | Analog Comparator Control 1                 | 407         |

#### Table 15-4. Analog Comparators Register Map

# 15.5 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.

## Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00

This register provides a summary of the interrupt status (masked) of the comparators.

Analog Comparator Masked Interrupt Status (ACMIS)

Base 0x4003.C000

Offset 0x00 Type R/W1C, reset 0x0000.0000

| 1,900 |   |    |     |    |     |     |               |                     |                                       |                        |                      |                         |                       |           |            |          |
|-------|---|----|-----|----|-----|-----|---------------|---------------------|---------------------------------------|------------------------|----------------------|-------------------------|-----------------------|-----------|------------|----------|
| _     | 31                                      | 30 | 29  | 28 | 27  | 26  | 25            | 24                  | 23                                    | 22                     | 21                   | 20                      | 19                    | 18        | 17         | 16       |
| ſ     |   |    | 1 1 |    |     |     | 1 1           | rese                | erved                                 |                        |                      | i                       |                       |           | 1          | 1        |
| Туре  | RO                                      | RO | RO  | RO | RO  | RO  | RO            | RO                  | RO                                    | RO                     | RO                   | RO                      | RO                    | RO        | RO         | RO       |
| Reset | 0                                       | 0  | 0   | 0  | 0   | 0   | 0             | 0                   | 0                                     | 0                      | 0                    | 0                       | 0                     | 0         | 0          | 0        |
|       | 15                                      | 14 | 13  | 12 | 11  | 10  | 9             | 8                   | 7                                     | 6                      | 5                    | 4                       | 3                     | 2         | 1          | 0        |
| ſ     |   |    | 1 1 |    |     |     | reser         | ved                 | , , , , , , , , , , , , , , , , , , , |                        |                      | 1                       | 1                     | 1         | IN1        | IN0      |
| Туре  | RO                                      | RO | RO  | RO | RO  | RO  | RO            | RO                  | RO                                    | RO                     | RO                   | RO                      | RO                    | RO        | R/W1C      | R/W1C    |
| Reset | 0                                       | 0  | 0   | 0  | 0   | 0   | 0             | 0                   | 0                                     | 0                      | 0                    | 0                       | 0                     | 0         | 0          | 0        |
| В     | Bit/Field Name Type<br>31:2 reserved RO |    |     |    |     |     | Reset<br>0x00 | Soft<br>com<br>pres | ware sho<br>patibility<br>served ac   | with futu<br>cross a r | ure produ<br>ead-mod | ucts, the<br>dify-write | value of<br>operation | a reserv  | •          |          |
|       | 1                                       |    | IN1 |    | R/W | /1C | 0             | Con                 | nparator                              | 1 Maske                | d Interru            | upt Statu               | S                     |           |            |          |
|       | 0 IN0 R/W1C                             |    |     |    |     |     | 0             | clea                | es the ma<br>ar the per               | nding inte             | errupt.              |                         |                       | upt. Writ | e 1 to thi | s bit to |
|       | 0                                       |    | INU | )  | R/W | /10 | 0             | Con                 | nparator                              | U Maske                | aInterru             | upt Statu               | S                     |           |            |          |
|       |   |    |     |    |     |     |               |                     | es the ma<br>ar the per               |                        | •                    | tate of th              | nis interru           | upt. Writ | e 1 to thi | s bit to |

## Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04

This register provides a summary of the interrupt status (raw) of the comparators.

Analog Comparator Raw Interrupt Status (ACRIS)

Base 0x4003.C000 Offset 0x04 Type RO, reset 0x0000.0000

|       | 31        | 30 | 29                       | 28  | 27 | 26    | 25    | 24        | 23         | 22        | 21        | 20                                    | 19       | 18         | 17        | 16       |
|-------|-----------|----|--------------------------|-----|----|-------|-------|-----------|------------|-----------|-----------|---------------------------------------|----------|------------|-----------|----------|
|       |           | Î  | 1                        | Í   |    |       | т т   | rese      | rved       | 1         | 1         | 1                                     | Í        | r          | 1         | •        |
| Туре  | RO        | RO | RO                       | RO  | RO | RO    | RO    | RO        | RO         | RO        | RO        | RO                                    | RO       | RO         | RO        | RO       |
| Reset | 0         | 0  | 0                        | 0   | 0  | 0     | 0     | 0         | 0          | 0         | 0         | 0                                     | 0        | 0          | 0         | 0        |
|       | 15        | 14 | 13                       | 12  | 11 | 10    | 9     | 8         | 7          | 6         | 5         | 4                                     | 3        | 2          | 1         | 0        |
|       |           | 1  | 1                        | 1   |    |       | reser | ved       | 1          | I         | T         | 1                                     | 1        | 1          | IN1       | IN0      |
| Туре  | RO        | RO | RO                       | RO  | RO | RO    | RO    | RO        | RO         | RO        | RO        | RO                                    | RO       | RO         | RO        | RO       |
| Reset | 0         | 0  | 0                        | 0   | 0  | 0     | 0     | 0         | 0          | 0         | 0         | 0                                     | 0        | 0          | 0         | 0        |
| E     | Bit/Field |    | Name Type<br>reserved RO |     |    | Reset |       | cription  |            |           |           | r                                     |          | -          | .,        |          |
|       | 31:2      |    | reser                    | ved | R  | 0     | 0x00  | com       | patibility | with fut  | ure prod  | the value<br>lucts, the<br>dify-write | value of | f a reserv | •         |          |
|       | 1         |    | IN                       | 1   | R  | 0     | 0     | Con       | nparator   | 1 Interru | upt Statu | IS                                    |          |            |           |          |
|       |           |    |                          |     |    |       |       | Whe<br>1. | en set, in | dicates t | hat an ir | nterrupt h                            | as been  | generate   | ed by con | nparator |
|       | 0         |    | IN                       | )   | R  | 0     | 0     | Con       | nparator   | 0 Interru | upt Statu | IS                                    |          |            |           |          |
|       |           |    |                          |     |    |       |       | Whe<br>0. | en set, in | dicates t | hat an ir | nterrupt h                            | as been  | generate   | ed by con | nparator |

## Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x08

This register provides the interrupt enable for the comparators.

| Analog Comparator | Interrupt Enable | (ACINTEN) |
|-------------------|------------------|-----------|
|-------------------|------------------|-----------|

Base 0x4003.C000

Offset 0x08 Type R/W, reset 0x0000.0000

|       | 31        | 30                     | 29    | 28  | 27        | 26 | 25    | 24         | 23         | 22        | 21          | 20          | 19        | 18        | 17                      | 16        |
|-------|-----------|------------------------|-------|-----|-----------|----|-------|------------|------------|-----------|-------------|-------------|-----------|-----------|-------------------------|-----------|
|       | r         |                        | 1     | 1   | · · · · · |    | , ,   | rese       | erved      |           | 1           | 1           | 1         | 1         | 1                       | '         |
| Туре  | RO        | RO                     | RO    | RO  | RO        | RO | RO    | RO         | RO         | RO        | RO          | RO          | RO        | RO        | RO                      | RO        |
| Reset | 0         | 0                      | 0     | 0   | 0         | 0  | 0     | 0          | 0          | 0         | 0           | 0           | 0         | 0         | 0                       | 0         |
| _     | 15        | 14                     | 13    | 12  | 11        | 10 | 9     | 8          | 7          | 6         | 5           | 4           | 3         | 2         | 1                       | 0         |
|       | ſ         |                        | 1     | 1   | 1         |    | reser | rved       | 1 I        |           | 1           | 1           | 1         | 1         | IN1                     | IN0       |
| Туре  | RO        | RO                     | RO    | RO  | RO        | RO | RO    | RO         | RO         | RO        | RO          | RO          | RO        | RO        | R/W                     | R/W       |
| Reset | 0         | 0                      | 0     | 0   | 0         | 0  | 0     | 0          | 0          | 0         | 0           | 0           | 0         | 0         | 0                       | 0         |
| B     | Bit/Field | /Field Name Type Reset |       |     |           |    |       | Des        | cription   |           |             |             |           |           |                         |           |
|       | 31:2      |                        | reser | ved | R         | C  | 0x00  | com        |            | with fut  | ure prod    | ucts, the   | e value c | f a rese  | it. To pro<br>ved bit s |           |
|       | 1         |                        | IN    | 1   | R/        | W  | 0     | Con        | nparator   | 1 Interru | ipt Enat    | le          |           |           |                         |           |
|       |           |                        |       |     |           |    | Whe   | en set, er | hables th  | e contro  | oller inter | rupt fron   | n the cor | nparator  | 1 output.               |           |
|       | 0         |                        | INC   | )   | R/        | W  | 0     | Con        | nparator   | 0 Interru | ipt Enab    | le          |           |           |                         |           |
|       |           |                        |       |     |           |    |       | Whe        | en set, er | hables th | e contro    | oller inter | rupt fron | n the cor | nparator                | 0 output. |

## Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10

This register specifies whether the resistor ladder is powered on as well as the range and tap.

#### Analog Comparator Reference Voltage Control (ACREFCTL)

Base 0x4003.C000 Offset 0x10 Type R/W, reset 0x0000.0000

| Type                              | 10/00, 1030 |    | 0.0000 |       |            |    |       |      |                       |            |            |                          |             |             |           |           |
|-----------------------------------|-------------|----|--------|-------|------------|----|-------|------|-----------------------|------------|------------|--------------------------|-------------|-------------|-----------|-----------|
|                                   | 31          | 30 | 29     | 28    | 27         | 26 | 25    | 24   | 23                    | 22         | 21         | 20                       | 19          | 18          | 17        | 16        |
| [                                 | 1           |    | 1      |       |            |    |       | rese | rved                  | 1          | 1          |                          |             |             | 1         |           |
| Туре                              | RO          | RO | RO     | RO    | RO         | RO | RO    | RO   | RO                    | RO         | RO         | RO                       | RO          | RO          | RO        | RO        |
| Reset                             | 0           | 0  | 0      | 0     | 0          | 0  | 0     | 0    | 0                     | 0          | 0          | 0                        | 0           | 0           | 0         | 0         |
| _                                 | 15          | 14 | 13     | 12    | 11         | 10 | 9     | 8    | 7                     | 6          | 5          | 4                        | 3           | 2           | 1         | 0         |
|                                   |             |    | rese   | erved |            |    | EN    | RNG  |                       | rese       | rved       | '                        |             | VR          | L<br>EF   | 1         |
| Туре                              | RO          | RO | RO     | RO    | RO         | RO | R/W   | R/W  | RO                    | RO         | RO         | RO                       | R/W         | R/W         | R/W       | R/W       |
| Reset                             | 0           | 0  | 0      | 0     | 0          | 0  | 0     | 0    | 0                     | 0          | 0          | 0                        | 0           | 0           | 0         | 0         |
| В                                 | it/Field    |    | Nam    | he    | Ту         | ne | Reset | Des  | cription              |            |            |                          |             |             |           |           |
| U                                 |             |    | Nan    |       | ' y        | pe | Reset | DCS  | cription              |            |            |                          |             |             |           |           |
|                                   | 31:10       |    | reserv | ved   | R          | 0  | 0x00  |      |                       |            |            | he value<br>ucts, the    |             |             | •         |           |
|                                   |             |    |        |       |            |    |       |      | •                     |            | •          | dify-write               |             |             |           |           |
| 9 EN R/W 0 Resistor Ladder Enable |             |    |        |       |            |    |       |      |                       |            |            |                          |             |             |           |           |
|                                   | 9           |    | EN     | 4     | <b>K</b> / | vv | 0     |      |                       |            |            |                          |             |             |           |           |
|                                   |             |    |        |       |            |    |       |      |                       |            |            | the resis<br>. If 1, the |             | •           |           |           |
|                                   |             |    |        |       |            |    |       |      | analog \              |            | owered     |                          | 10313101    |             | sconnec   |           |
|                                   |             |    |        |       |            |    |       | This | bit is re             | set to 0 s | so that t  | he intern                | al refere   | nce cons    | sumes th  | ne least  |
|                                   |             |    |        |       |            |    |       | amo  | ount of p             | ower if n  | ot used    | and prog                 | rammed      | Ι.          |           |           |
|                                   | 8           |    | RN     | G     | R/         | W  | 0     | Res  | istor Lac             | lder Ran   | ge         |                          |             |             |           |           |
|                                   |             |    |        |       |            |    |       | The  | RNG bit               | specifies  | s the ran  | ige of the               | e resistor  | ladder.     | If 0, the | resistor  |
|                                   |             |    |        |       |            |    |       |      | ler has a<br>stance o |            | istance    | of 31 R.                 | If 1, the I | resistor la | adder ha  | is a tota |
|                                   |             |    |        |       |            |    |       |      |                       |            |            |                          |             |             |           |           |
|                                   | 7:4         |    | reserv | ved   | R          | 0  | 0x00  |      |                       |            |            | he value                 |             |             | •         |           |
|                                   |             |    |        |       |            |    |       |      |                       |            |            | ucts, the<br>dify-write  |             |             | ed bit si |           |
|                                   | 3:0         |    | VRE    | F     | R/         | W  | 0x00  | Res  | istor Lac             | lder Volt  | age Ref    |                          |             |             |           |           |
|                                   |             |    |        |       |            |    |       | The  | VREF bi               | field spe  | ecifies th | e resisto                | r ladder t  | ap that is  | passed    | throug    |
|                                   |             |    |        |       |            |    |       | an a | analog m              | ultiplexe  | r. The v   | oltage co                | rrespon     | ding to th  | ie tap po | osition   |
|                                   |             |    |        |       |            |    |       | the  | internal              | eference   | e voltage  | e availab                | le for co   | mparisor    | n. See Ta | able      |

15-3 on page 399 for some output reference voltage examples.

# Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x20 Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x40

These registers specify the current output value of the comparator.

#### Analog Comparator Status 0 (ACSTAT0)

Base 0x4003.C000 Offset 0x20 Type RO, reset 0x0000.0000

|       | 31                | 30 | 29    | 28        | 27      | 26 | 25            | 24                  | 23                     | 22                     | 21                  | 20                                  | 19        | 18       | 17      | 16       |
|-------|-------------------|----|-------|-----------|---------|----|---------------|---------------------|------------------------|------------------------|---------------------|-------------------------------------|-----------|----------|---------|----------|
|       |                   |    | 1     | 1         |         |    | , ,           | rese                | rved                   | l I                    |                     | I                                   | 1         | 1        | r       |          |
| Туре  | RO                | RO | RO    | RO        | RO      | RO | RO            | RO                  | RO                     | RO                     | RO                  | RO                                  | RO        | RO       | RO      | RO       |
| Reset | 0                 | 0  | 0     | 0         | 0       | 0  | 0             | 0                   | 0                      | 0                      | 0                   | 0                                   | 0         | 0        | 0       | 0        |
|       | 15                | 14 | 13    | 12        | 11      | 10 | 9             | 8                   | 7                      | 6                      | 5                   | 4                                   | 3         | 2        | 1       | 0        |
|       |                   |    | T     | 1         | 1       |    | reser         | ved                 | 1                      | 1                      |                     | 1                                   | 1         | 1        | OVAL    | reserved |
| Туре  | RO                | RO | RO    | RO        | RO      | RO | RO            | RO                  | RO                     | RO                     | RO                  | RO                                  | RO        | RO       | RO      | RO       |
| Reset | 0                 | 0  | 0     | 0         | 0       | 0  | 0             | 0                   | 0                      | 0                      | 0                   | 0                                   | 0         | 0        | 0       | 0        |
| E     | Bit/Field<br>31:2 |    |       | ne<br>ved | Ty<br>R | 0  | Reset<br>0x00 | Soft<br>com<br>pres | patibility<br>served a | with futu<br>cross a r | ure prod<br>ead-mod | he value<br>ucts, the<br>dify-write | value of  | a reserv | •       |          |
|       | 1                 |    | OV    | AL        | R       | 0  | 0             | Con                 | nparator               | Output \               | /alue               |                                     |           |          |         |          |
|       |                   |    |       |           |         |    |               | The                 | OVAL bi                | t specifie             | es the cu           | urrent out                          | tput valu | e of the | compara | ator.    |
|       | 0                 |    | reser | rved      | R       | 0  | 0             | com                 | patibility             | with futu              | ure prod            | he value<br>ucts, the<br>dify-write | value of  | a reserv | •       |          |

# Register 7: Analog Comparator Control 0 (ACCTL0), offset 0x24 Register 8: Analog Comparator Control 1 (ACCTL1), offset 0x44

These registers configure the comparator's input and output.

#### Analog Comparator Control 0 (ACCTL0)

Base 0x4003.C000 Offset 0x24 Type R/W, reset 0x0000.0000


|               | 31       | 30      | 29      | 28      | 27      | 26      | 25      | 24       | 23                 | 22        | 21         | 20   | 19         | 18         | 17         | 16       |
|---------------|----------|---------|---------|---------|---------|---------|---------|----------|--------------------|-----------|------------|--|------------|------------|------------|----------|
|               |          |         | 1       | I       |         |         | 1       | rese     | rved               |           | 1          |  |            | 1          | I          |          |
| Type<br>Reset | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0            | RO<br>0   | RO<br>0    | RO<br>0  | RO<br>0    | RO<br>0    | RO<br>0    | RO<br>0  |
| Reset         | 15       | 14      | 13      | 12      | 11      | 10      | 9       | 8        | 7                  | 6         | 5          | 4  | 3          | 2          | 1          | 0        |
| [             | 15       |         | rved    | 12      | TOEN    |         | RCP     | reserved | ,<br>TSLVAL        |           | EN 5       | 4<br>ISLVAL  |            | I<br>EN    | CINV       | reserved |
| Туре          | RO       | RO      | RO      | RO      | R/W     | R/W     | R/W     | RO       | R/W                | R/W       | R/W        | R/W  | R/W        | R/W        | R/W        | RO       |
| Reset         | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0        | 0                  | 0         | 0          | 0  | 0          | 0          | 0          | 0        |
|               |          |         |         |         |         |         |         |          |                    |           |            |  |            |            |            |          |
| B             | it/Field |         | Nan     | ne      | Ту      | ре      | Reset   | Des      | cription           |           |            |  |            |            |            |          |
|               | 31:12    |         | reser   | ved     | R       | 0       | 0x00    |          |                    |           |            | he value   |            |            | •          |          |
|               |          |         |         |         |         |         |         |          |                    |           | •          | ucts, the<br>dify-write  |            |            | /ed bit sł | nould be |
|               |          |         | TOP     |         |         |         | •       |          |                    |           |            | ,  | •          |            |            |          |
|               | 11       |         | TOE     | -N      | R/      | VV      | 0       | -        | ger Outp           |           |            |  |            |            |            |          |
|               |          |         |         |         |         |         |         |          |                    |           |            | C event to the sent to the sen |            |            |            | -        |
|               |          |         |         |         |         |         |         |          | smitted t          |           |            |  |            | ,          |            |          |
|               | 10:9     |         | ASR     | СР      | R/      | W       | 0x00    | Ana      | log Sour           | ce Posit  | ive        |  |            |            |            |          |
|               |          |         |         |         |         |         |         | The      | ASRCP f            | eld spec  | ifies the  | source of  | input vo   | ltage to t | he VIN+    | terminal |
|               |          |         |         |         |         |         |         | of th    | ne compa           | arator. T | he enco    | dings for  | this field | l are as f | follows:   |          |
|               |          |         |         |         |         |         |         | Valu     | ue Func            | tion      |            |  |            |            |            |          |
|               |          |         |         |         |         |         |         | 0x0      | Pin v              | alue      |            |  |            |            |            |          |
|               |          |         |         |         |         |         |         | 0x1      | Pin v              | alue of ( | C0+        |  |            |            |            |          |
|               |          |         |         |         |         |         |         | 0x2      |                    |           | ge refere  | ence   |            |            |            |          |
|               |          |         |         |         |         |         |         | 0x3      | Rese               | erved     |            |  |            |            |            |          |
|               | 0        |         |         |         | -       | ~       | 0       | 0.4      |                    |           |            |  |            |            | . <b>.</b> | 1.1.     |
|               | 8        |         | reser   | ved     | R       | 0       | 0       |          |                    |           |            | he value<br>ucts, the  |            |            | •          |          |
|               |          |         |         |         |         |         |         |          |                    |           |            | dify-write   |            |            |            |          |
|               | 7        |         | TSLV    | /AL     | R/      | W       | 0       | Trig     | ger Sens           | e Level   | Value      |  |            |            |            |          |
|               |          |         |         |         |         |         |         | The      | TSLVAL             | bit spec  | cifies the | sense v  | alue of t  | he input   | that gen   | erates   |
|               |          |         |         |         |         |         |         |          |                    |           |            | se mode<br>w. Other  |            |            |            |          |
|               |          |         |         |         |         |         |         |          | e compa<br>e compa |           |            |  | wise, di   |            | ent is ge  |          |
|               |          |         |         |         |         |         |         |          |                    |           |            |  |            |            |            |          |


| Bit/Field | Name     | Туре | Reset | Description  |
|-----------|----------|------|-------|--|
| 6:5       | TSEN     | R/W  | 0x0   | Trigger Sense  |
|           |          |      |       | The <b>TSEN</b> field specifies the sense of the comparator output that generates an ADC event. The sense conditioning is as follows:  |
|           |          |      |       | Value Function   |
|           |          |      |       | 0x0 Level sense, see TSLVAL  |
|           |          |      |       | 0x1 Falling edge   |
|           |          |      |       | 0x2 Rising edge<br>0x3 Either edge   |
|           |          |      |       |  |
| 4         | ISLVAL   | R/W  | 0     | Interrupt Sense Level Value  |
|           |          |      |       | The ISLVAL bit specifies the sense value of the input that generates<br>an interrupt if in Level Sense mode. If 0, an interrupt is generated if the<br>comparator output is Low. Otherwise, an interrupt is generated if the<br>comparator output is High. |
| 3:2       | ISEN     | R/W  | 0x0   | Interrupt Sense  |
|           |          |      |       | The ISEN field specifies the sense of the comparator output that generates an interrupt. The sense conditioning is as follows:   |
|           |          |      |       | Value Function   |
|           |          |      |       | 0x0 Level sense, see ISLVAL  |
|           |          |      |       | 0x1 Falling edge   |
|           |          |      |       | 0x2 Rising edge  |
|           |          |      |       | 0x3 Either edge  |
| 1         | CINV     | R/W  | 0     | Comparator Output Invert   |
|           |          |      |       | The CINV bit conditionally inverts the output of the comparator. If 0, the output of the comparator is unchanged. If 1, the output of the comparator is inverted prior to being processed by hardware.   |
| 0         | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |

# 16 Pin Diagram

The LM3S6422 microcontroller pin diagrams are shown below.

Figure 16-1. 100-Pin LQFP Package Pin Diagram







LM3S6422

# 17 Signal Tables

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register.

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

Table 17-1 on page 411 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Table 17-2 on page 415 lists the signals in alphabetical order by signal name.

Table 17-3 on page 419 groups the signals by functionality, except for GPIOs. Table 17-4 on page 421 lists the GPIO pins and their alternate functionality.

## 17.1 100-Pin LQFP Package Pin Tables

| Pin Number | Pin Name | Pin Type | Buffer Type | Description  |
|------------|----------|----------|-------------|--|
| 1          | ADC0     | I        | Analog      | Analog-to-digital converter input 0.   |
| 2          | ADC1     | I        | Analog      | Analog-to-digital converter input 1.   |
| 3          | VDDA     | -        | Power       | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.).<br>These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.  |
| 4          | GNDA     | -        | Power       | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.  |
| 5          | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| 6          | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| 7          | LDO      | -        | Power       | Low drop-out regulator output voltage. This<br>pin requires an external capacitor between<br>the pin and GND of 1 $\mu$ F or greater. The LDO<br>pin must also be connected to the VDD25 pins<br>at the board level in addition to the decoupling<br>capacitor(s). |
| 8          | VDD      | -        | Power       | Positive supply for I/O and some logic.  |
| 9          | GND      | -        | Power       | Ground reference for logic and I/O pins.   |
| 10         | PD0      | I/O      | TTL         | GPIO port D bit 0  |
| 11         | PD1      | I/O      | TTL         | GPIO port D bit 1  |
| 12         | PD2      | I/O      | TTL         | GPIO port D bit 2  |
| 13         | PD3      | I/O      | TTL         | GPIO port D bit 3  |
| 14         | VDD25    | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.   |
| 15         | GND      | -        | Power       | Ground reference for logic and I/O pins.   |
| 16         | XTALPPHY | I        | TTL         | XTALP of the Ethernet PHY  |

#### Table 17-1. Signals by Pin Number

| Pin Number | Pin Name | Pin Type | Buffer Type | Description  |
|------------|----------|----------|-------------|--|
| 17         | XTALNPHY | 0        | TTL         | XTALN of the Ethernet PHY  |
| 18         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| 19         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| 20         | VDD      | -        | Power       | Positive supply for I/O and some logic.  |
| 21         | GND      | -        | Power       | Ground reference for logic and I/O pins.   |
| 22         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| 23         | PC6      | I/O      | TTL         | GPIO port C bit 6  |
| -          | CCP3     | I/O      | TTL         | Capture/Compare/PWM 3  |
| 24         | PC5      | I/O      | TTL         | GPIO port C bit 5  |
|            | C1+      | I        | Analog      | Analog comparator positive input   |
| -          | Clo      | 0        | TTL         | Analog comparator 1 output   |
| 25         | PC4      | I/O      | TTL         | GPIO port C bit 4  |
| 26         | PAO      | I/O      | TTL         | GPIO port A bit 0  |
|            | UORx     | I        | TTL         | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.                               |
| 27         | PA1      | I/O      | TTL         | GPIO port A bit 1  |
| _          | UOTx     | 0        | TTL         | UART module 0 transmit. When in IrDA mode this signal has IrDA modulation.                               |
| 28         | PA2      | I/O      | TTL         | GPIO port A bit 2  |
| -          | SSIOClk  | I/O      | TTL         | SSI module 0 clock   |
| 29         | PA3      | I/O      | TTL         | GPIO port A bit 3  |
| -          | SSIOFss  | I/O      | TTL         | SSI module 0 frame   |
| 30         | PA4      | I/O      | TTL         | GPIO port A bit 4  |
| -          | SSIORx   | I        | TTL         | SSI module 0 receive   |
| 31         | PA5      | I/O      | TTL         | GPIO port A bit 5  |
| -          | SSIOTx   | 0        | TTL         | SSI module 0 transmit  |
| 32         | VDD      | -        | Power       | Positive supply for I/O and some logic.  |
| 33         | GND      | -        | Power       | Ground reference for logic and I/O pins.   |
| 34         | PA6      | I/O      | TTL         | GPIO port A bit 6  |
| _          | CCP1     | I/O      | TTL         | Capture/Compare/PWM 1  |
| 35         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| 36         | VCCPHY   | I        | TTL         | VCC of the Ethernet PHY  |
| 37         | RXIN     | 1        | Analog      | RXIN of the Ethernet PHY   |
| 38         | VDD25    | -        | Power       | Positive supply for most of the logic function,<br>including the processor core and most<br>peripherals. |
| 39         | GND      | -        | Power       | Ground reference for logic and I/O pins.   |
| 40         | RXIP     | I        | Analog      | RXIP of the Ethernet PHY   |
| 41         | ERBIAS   | I        | Analog      | 12.4 KOhm resistor (1% precision) used internally for Ethernet PHY.                                      |
| 42         | GNDPHY   | I        | TTL         | GND of the Ethernet PHY  |

| Pin Number | Pin Name | Pin Type | Buffer Type | Description   |
|------------|----------|----------|-------------|---|
| 43         | TXOP     | 0        | Analog      | TXOP of the Ethernet PHY  |
| 44         | VDD      | -        | Power       | Positive supply for I/O and some logic.   |
| 45         | GND      | -        | Power       | Ground reference for logic and I/O pins.  |
| 46         | TXON     | 0        | Analog      | TXON of the Ethernet PHY  |
| 47         | PFO      | I/O      | TTL         | GPIO port F bit 0   |
| 48         | OSC0     | I        | Analog      | Main oscillator crystal input or an external clock reference input.                               |
| 49         | OSC1     | 0        | Analog      | Main oscillator crystal output.   |
| 50         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.                                      |
| 51         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.                                      |
| 52         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.                                      |
| 53         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.                                      |
| 54         | GND      | -        | Power       | Ground reference for logic and I/O pins.  |
| 55         | VDD      | -        | Power       | Positive supply for I/O and some logic.   |
| 56         | VDD      | -        | Power       | Positive supply for I/O and some logic.   |
| 57         | GND      | -        | Power       | Ground reference for logic and I/O pins.  |
| 58         | MDIO     | I/O      | TTL         | MDIO of the Ethernet PHY  |
| 59         | PF3      | I/O      | TTL         | GPIO port F bit 3   |
|            | LED0     | 0        | TTL         | MII LED 0   |
| 60         | PF2      | I/O      | TTL         | GPIO port F bit 2   |
|            | LED1     | 0        | TTL         | MII LED 1   |
| 61         | PF1      | I/O      | TTL         | GPIO port F bit 1   |
| 62         | VDD25    | -        | Power       | Positive supply for most of the logic function including the processor core and most peripherals. |
| 63         | GND      | -        | Power       | Ground reference for logic and I/O pins.  |
| 64         | RST      | I        | TTL         | System reset input.   |
| 65         | CMOD0    | I/O      | TTL         | CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.                |
| 66         | PBO      | I/O      | TTL         | GPIO port B bit 0   |
|            | CCP0     | I/O      | TTL         | Capture/Compare/PWM 0   |
| 67         | PB1      | I/O      | TTL         | GPIO port B bit 1   |
|            | CCP2     | I/O      | TTL         | Capture/Compare/PWM 2   |
| 68         | VDD      | -        | Power       | Positive supply for I/O and some logic.   |
| 69         | GND      | -        | Power       | Ground reference for logic and I/O pins.  |
| 70         | PB2      | I/O      | TTL         | GPIO port B bit 2   |
| 71         | PB3      | I/O      | TTL         | GPIO port B bit 3   |
| 72         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.                                      |
| 73         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.                                      |

| Pin Number | Pin Name | Pin Type | Buffer Type | Description  |
|------------|----------|----------|-------------|--|
| 74         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| 75         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| 76         | CMOD1    | I/O      | TTL         | CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.   |
| 77         | PC3      | I/O      | TTL         | GPIO port C bit 3  |
|            | TDO      | 0        | TTL         | JTAG TDO and SWO   |
|            | SWO      | 0        | TTL         | JTAG TDO and SWO   |
| 78         | PC2      | I/O      | TTL         | GPIO port C bit 2  |
|            | TDI      | I        | TTL         | JTAG TDI   |
| 79         | PC1      | I/O      | TTL         | GPIO port C bit 1  |
|            | TMS      | I/O      | TTL         | JTAG TMS and SWDIO   |
|            | SWDIO    | I/O      | TTL         | JTAG TMS and SWDIO   |
| 80         | PC0      | I/O      | TTL         | GPIO port C bit 0  |
|            | TCK      | I        | TTL         | JTAG/SWD CLK   |
|            | SWCLK    | I        | TTL         | JTAG/SWD CLK   |
| 81         | VDD      | -        | Power       | Positive supply for I/O and some logic.  |
| 82         | GND      | -        | Power       | Ground reference for logic and I/O pins.   |
| 83         | VCCPHY   | I        | TTL         | VCC of the Ethernet PHY  |
| 84         | VCCPHY   |          | TTL         | VCC of the Ethernet PHY  |
| 85         | GNDPHY   | I        | TTL         | GND of the Ethernet PHY  |
| 86         | GNDPHY   | I        | TTL         | GND of the Ethernet PHY  |
| 87         | GND      | -        | Power       | Ground reference for logic and I/O pins.   |
| 88         | VDD25    | -        | Power       | Positive supply for most of the logic function,<br>including the processor core and most<br>peripherals.   |
| 89         | PB7      | I/O      | TTL         | GPIO port B bit 7  |
|            | TRST     | I        | TTL         | JTAG TRSTn   |
| 90         | PB6      | I/O      | TTL         | GPIO port B bit 6  |
|            | C0+      | I        | Analog      | Analog comparator 0 positive input   |
| 91         | PB5      | I/O      | TTL         | GPIO port B bit 5  |
|            | C1-      | I        | Analog      | Analog comparator 1 negative input   |
| 92         | PB4      | I/O      | TTL         | GPIO port B bit 4  |
| -          | C0-      | I        | Analog      | Analog comparator 0 negative input   |
| 93         | VDD      | -        | Power       | Positive supply for I/O and some logic.  |
| 94         | GND      | -        | Power       | Ground reference for logic and I/O pins.   |
| 95         | PD4      | I/O      | TTL         | GPIO port D bit 4  |
| 96         | PD5      | I/O      | TTL         | GPIO port D bit 5  |
| 97         | GNDA     | -        | Power       | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrica noise contained on VDD from affecting the analog functions. |

| Pin Number | Pin Name | Pin Type | Buffer Type | Description  |
|------------|----------|----------|-------------|--|
| 98         | VDDA     | -        | Power       | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. |
| 99         | PD6      | I/O      | TTL         | GPIO port D bit 6  |
| 100        | PD7      | I/O      | TTL         | GPIO port D bit 7  |
|            | C00      | 0        | TTL         | Analog comparator 0 output   |

## Table 17-2. Signals by Signal Name

| Pin Name | Pin Number | Pin Type | Buffer Type | Description  |
|----------|------------|----------|-------------|--|
| ADC0     | 1          | I        | Analog      | Analog-to-digital converter input 0.   |
| ADC1     | 2          | I        | Analog      | Analog-to-digital converter input 1.   |
| C0+      | 90         | I        | Analog      | Analog comparator 0 positive input   |
| C0-      | 92         | I        | Analog      | Analog comparator 0 negative input   |
| COo      | 100        | 0        | TTL         | Analog comparator 0 output   |
| C1+      | 24         | I        | Analog      | Analog comparator positive input   |
| C1-      | 91         | I        | Analog      | Analog comparator 1 negative input   |
| Clo      | 24         | 0        | TTL         | Analog comparator 1 output   |
| CCP0     | 66         | I/O      | TTL         | Capture/Compare/PWM 0  |
| CCP1     | 34         | I/O      | TTL         | Capture/Compare/PWM 1  |
| CCP2     | 67         | I/O      | TTL         | Capture/Compare/PWM 2  |
| CCP3     | 23         | I/O      | TTL         | Capture/Compare/PWM 3  |
| CMOD0    | 65         | I/O      | TTL         | CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved. |
| CMOD1    | 76         | I/O      | TTL         | CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved. |
| ERBIAS   | 41         | I        | Analog      | 12.4 KOhm resistor (1% precision) used internally for Ethernet PHY.                |
| GND      | 9          | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | 15         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | 21         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | 33         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | 39         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | 45         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | 54         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | 57         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | 63         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | 69         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | 82         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | 87         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | 94         | -        | Power       | Ground reference for logic and I/O pins.   |

| Pin Name | Pin Number | Pin Type | Buffer Type | Description  |
|----------|------------|----------|-------------|--|
| GNDA     | 4          | -        | Power       | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.  |
| GNDA     | 97         | -        | Power       | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.  |
| GNDPHY   | 42         | Ι        | TTL         | GND of the Ethernet PHY  |
| GNDPHY   | 85         | Ι        | TTL         | GND of the Ethernet PHY  |
| GNDPHY   | 86         | Ι        | TTL         | GND of the Ethernet PHY  |
| LDO      | 7          | -        | Power       | Low drop-out regulator output voltage. This<br>pin requires an external capacitor between<br>the pin and GND of 1 $\mu$ F or greater. The LDO<br>pin must also be connected to the VDD25 pins<br>at the board level in addition to the decoupling<br>capacitor(s). |
| LEDO     | 59         | 0        | TTL         | MII LED 0  |
| LED1     | 60         | 0        | TTL         | MII LED 1  |
| MDIO     | 58         | I/O      | TTL         | MDIO of the Ethernet PHY   |
| NC       | 5          | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | 6          | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | 18         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | 19         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | 22         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | 35         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | 50         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | 51         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | 52         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | 53         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | 72         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | 73         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | 74         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | 75         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |

| Pin Name | Pin Number | Pin Type | Buffer Type | Description   |
|----------|------------|----------|-------------|---|
| OSC0     | 48         | I        | Analog      | Main oscillator crystal input or an external clock reference input. |
| OSC1     | 49         | 0        | Analog      | Main oscillator crystal output.                                     |
| PAO      | 26         | I/O      | TTL         | GPIO port A bit 0   |
| PA1      | 27         | I/O      | TTL         | GPIO port A bit 1   |
| PA2      | 28         | I/O      | TTL         | GPIO port A bit 2   |
| PA3      | 29         | I/O      | TTL         | GPIO port A bit 3   |
| PA4      | 30         | I/O      | TTL         | GPIO port A bit 4   |
| PA5      | 31         | I/O      | TTL         | GPIO port A bit 5   |
| PA6      | 34         | I/O      | TTL         | GPIO port A bit 6   |
| PBO      | 66         | I/O      | TTL         | GPIO port B bit 0   |
| PB1      | 67         | I/O      | TTL         | GPIO port B bit 1   |
| PB2      | 70         | I/O      | TTL         | GPIO port B bit 2   |
| PB3      | 71         | I/O      | TTL         | GPIO port B bit 3   |
| PB4      | 92         | I/O      | TTL         | GPIO port B bit 4   |
| PB5      | 91         | I/O      | TTL         | GPIO port B bit 5   |
| PB6      | 90         | I/O      | TTL         | GPIO port B bit 6   |
| PB7      | 89         | I/O      | TTL         | GPIO port B bit 7   |
| PCO      | 80         | I/O      | TTL         | GPIO port C bit 0   |
| PC1      | 79         | I/O      | TTL         | GPIO port C bit 1   |
| PC2      | 78         | I/O      | TTL         | GPIO port C bit 2   |
| PC3      | 77         | I/O      | TTL         | GPIO port C bit 3   |
| PC4      | 25         | I/O      | TTL         | GPIO port C bit 4   |
| PC5      | 24         | I/O      | TTL         | GPIO port C bit 5   |
| PC6      | 23         | I/O      | TTL         | GPIO port C bit 6   |
| PDO      | 10         | I/O      | TTL         | GPIO port D bit 0   |
| PD1      | 11         | I/O      | TTL         | GPIO port D bit 1   |
| PD2      | 12         | I/O      | TTL         | GPIO port D bit 2   |
| PD3      | 13         | I/O      | TTL         | GPIO port D bit 3   |
| PD4      | 95         | I/O      | TTL         | GPIO port D bit 4   |
| PD5      | 96         | I/O      | TTL         | GPIO port D bit 5   |
| PD6      | 99         | I/O      | TTL         | GPIO port D bit 6   |
| PD7      | 100        | I/O      | TTL         | GPIO port D bit 7   |
| PFO      | 47         | I/O      | TTL         | GPIO port F bit 0   |
| PF1      | 61         | I/O      | TTL         | GPIO port F bit 1   |
| PF2      | 60         | I/O      | TTL         | GPIO port F bit 2   |
| PF3      | 59         | I/O      | TTL         | GPIO port F bit 3   |
| RST      | 64         | I        | TTL         | System reset input.   |
| RXIN     | 37         | I        | Analog      | RXIN of the Ethernet PHY  |
| RXIP     | 40         | I        | Analog      | RXIP of the Ethernet PHY  |
| SSIOClk  | 28         | I/O      | TTL         | SSI module 0 clock  |
| SSIOFss  | 29         | I/O      | TTL         | SSI module 0 frame  |
| SSIORx   | 30         | I        | TTL         | SSI module 0 receive  |

July 25, 2008

| Pin Name | Pin Number | Pin Type | Buffer Type | Description   |
|----------|------------|----------|-------------|---|
| SSIOTx   | 31         | 0        | TTL         | SSI module 0 transmit   |
| SWCLK    | 80         | Ι        | TTL         | JTAG/SWD CLK  |
| SWDIO    | 79         | I/O      | TTL         | JTAG TMS and SWDIO  |
| SWO      | 77         | 0        | TTL         | JTAG TDO and SWO  |
| TCK      | 80         | I        | TTL         | JTAG/SWD CLK  |
| TDI      | 78         | I        | TTL         | JTAG TDI  |
| TDO      | 77         | 0        | TTL         | JTAG TDO and SWO  |
| TMS      | 79         | I/O      | TTL         | JTAG TMS and SWDIO  |
| TRST     | 89         | Ι        | TTL         | JTAG TRSTn  |
| TXON     | 46         | 0        | Analog      | TXON of the Ethernet PHY  |
| TXOP     | 43         | 0        | Analog      | TXOP of the Ethernet PHY  |
| UORx     | 26         | Ι        | TTL         | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.  |
| UOTx     | 27         | 0        | TTL         | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.   |
| VCCPHY   | 36         | Ι        | TTL         | VCC of the Ethernet PHY   |
| VCCPHY   | 83         | Ι        | TTL         | VCC of the Ethernet PHY   |
| VCCPHY   | 84         | Ι        | TTL         | VCC of the Ethernet PHY   |
| VDD      | 8          | -        | Power       | Positive supply for I/O and some logic.   |
| VDD      | 20         | -        | Power       | Positive supply for I/O and some logic.   |
| VDD      | 32         | -        | Power       | Positive supply for I/O and some logic.   |
| VDD      | 44         | -        | Power       | Positive supply for I/O and some logic.   |
| VDD      | 55         | -        | Power       | Positive supply for I/O and some logic.   |
| VDD      | 56         | -        | Power       | Positive supply for I/O and some logic.   |
| VDD      | 68         | -        | Power       | Positive supply for I/O and some logic.   |
| VDD      | 81         | -        | Power       | Positive supply for I/O and some logic.   |
| VDD      | 93         | -        | Power       | Positive supply for I/O and some logic.   |
| VDD25    | 14         | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.  |
| VDD25    | 38         | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.  |
| VDD25    | 62         | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.  |
| VDD25    | 88         | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.  |
| VDDA     | 3          | -        | Power       | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.).<br>These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. |

| Pin Name | Pin Number | Pin Type | Buffer Type | Description  |
|----------|------------|----------|-------------|--|
| VDDA     | 98         | -        | Power       | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. |
| XTALNPHY | 17         | 0        | TTL         | XTALN of the Ethernet PHY  |
| XTALPPHY | 16         | I        | TTL         | XTALP of the Ethernet PHY  |

### Table 17-3. Signals by Function, Except for GPIO

| Function        | Pin Name | Pin<br>Number | Pin Type | Buffer<br>Type | Description   |
|-----------------|----------|---------------|----------|----------------|---|
| ADC             | ADC0     | 1             | I        | Analog         | Analog-to-digital converter input 0.                                |
|                 | ADC1     | 2             | I        | Analog         | Analog-to-digital converter input 1.                                |
| Analog          | C0+      | 90            | I        | Analog         | Analog comparator 0 positive input                                  |
| Comparators     | C0-      | 92            | I        | Analog         | Analog comparator 0 negative input                                  |
|                 | C0o      | 100           | 0        | TTL            | Analog comparator 0 output  |
|                 | C1+      | 24            | I        | Analog         | Analog comparator positive input                                    |
|                 | C1-      | 91            | I        | Analog         | Analog comparator 1 negative input                                  |
|                 | Clo      | 24            | 0        | TTL            | Analog comparator 1 output  |
| Ethernet PHY    | ERBIAS   | 41            | I        | Analog         | 12.4 KOhm resistor (1% precision) used internally for Ethernet PHY. |
|                 | GNDPHY   | 42            | I        | TTL            | GND of the Ethernet PHY   |
|                 | GNDPHY   | 85            | I        | TTL            | GND of the Ethernet PHY   |
|                 | GNDPHY   | 86            | I        | TTL            | GND of the Ethernet PHY   |
|                 | LED0     | 59            | 0        | TTL            | MII LED 0   |
|                 | LED1     | 60            | 0        | TTL            | MII LED 1   |
|                 | MDIO     | 58            | I/O      | TTL            | MDIO of the Ethernet PHY  |
|                 | RXIN     | 37            | I        | Analog         | RXIN of the Ethernet PHY  |
|                 | RXIP     | 40            | I        | Analog         | RXIP of the Ethernet PHY  |
|                 | TXON     | 46            | 0        | Analog         | TXON of the Ethernet PHY  |
|                 | TXOP     | 43            | 0        | Analog         | TXOP of the Ethernet PHY  |
|                 | VCCPHY   | 36            | I        | TTL            | VCC of the Ethernet PHY   |
|                 | VCCPHY   | 83            | I        | TTL            | VCC of the Ethernet PHY   |
|                 | VCCPHY   | 84            | I        | TTL            | VCC of the Ethernet PHY   |
|                 | XTALNPHY | 17            | 0        | TTL            | XTALN of the Ethernet PHY   |
|                 | XTALPPHY | 16            | I        | TTL            | XTALP of the Ethernet PHY   |
| General-Purpose | CCP0     | 66            | I/O      | TTL            | Capture/Compare/PWM 0   |
| Timers          | CCP1     | 34            | I/O      | TTL            | Capture/Compare/PWM 1   |
|                 | CCP2     | 67            | I/O      | TTL            | Capture/Compare/PWM 2   |
|                 | CCP3     | 23            | I/O      | TTL            | Capture/Compare/PWM 3   |
| JTAG/SWD/SWO    | SWCLK    | 80            | I        | TTL            | JTAG/SWD CLK  |
|                 | SWDIO    | 79            | I/O      | TTL            | JTAG TMS and SWDIO  |
|                 | SWO      | 77            | 0        | TTL            | JTAG TDO and SWO  |
|                 | TCK      | 80            | I        | TTL            | JTAG/SWD CLK  |

| Function | Pin Name | Pin<br>Number | Pin Type | Buffer<br>Type | Description  |
|----------|----------|---------------|----------|----------------|--|
|          | TDI      | 78            | I        | TTL            | JTAG TDI   |
|          | TDO      | 77            | 0        | TTL            | JTAG TDO and SWO   |
|          | TMS      | 79            | I/O      | TTL            | JTAG TMS and SWDIO   |
| Power    | GND      | 9             | -        | Power          | Ground reference for logic and I/O pins.   |
|          | GND      | 15            | -        | Power          | Ground reference for logic and I/O pins.   |
|          | GND      | 21            | -        | Power          | Ground reference for logic and I/O pins.   |
|          | GND      | 33            | -        | Power          | Ground reference for logic and I/O pins.   |
|          | GND      | 39            | -        | Power          | Ground reference for logic and I/O pins.   |
|          | GND      | 45            | -        | Power          | Ground reference for logic and I/O pins.   |
|          | GND      | 54            | -        | Power          | Ground reference for logic and I/O pins.   |
|          | GND      | 57            | -        | Power          | Ground reference for logic and I/O pins.   |
|          | GND      | 63            | -        | Power          | Ground reference for logic and I/O pins.   |
|          | GND      | 69            | -        | Power          | Ground reference for logic and I/O pins.   |
|          | GND      | 82            | -        | Power          | Ground reference for logic and I/O pins.   |
|          | GND      | 87            | -        | Power          | Ground reference for logic and I/O pins.   |
|          | GND      | 94            | -        | Power          | Ground reference for logic and I/O pins.   |
|          | GNDA     | 4             | -        | Power          | The ground reference for the analog circuits (ADC<br>Analog Comparators, etc.). These are separated<br>from GND to minimize the electrical noise contained<br>on VDD from affecting the analog functions.  |
|          | GNDA     | 97            | -        | Power          | The ground reference for the analog circuits (ADC<br>Analog Comparators, etc.). These are separated<br>from GND to minimize the electrical noise contained<br>on VDD from affecting the analog functions.  |
|          | LDO      | 7             | -        | Power          | Low drop-out regulator output voltage. This pin<br>requires an external capacitor between the pin an<br>GND of 1 $\mu$ F or greater. The LDO pin must also b<br>connected to the VDD25 pins at the board level i<br>addition to the decoupling capacitor(s). |
|          | VDD      | 8             | -        | Power          | Positive supply for I/O and some logic.  |
|          | VDD      | 20            | -        | Power          | Positive supply for I/O and some logic.  |
|          | VDD      | 32            | -        | Power          | Positive supply for I/O and some logic.  |
|          | VDD      | 44            | -        | Power          | Positive supply for I/O and some logic.  |
|          | VDD      | 55            | -        | Power          | Positive supply for I/O and some logic.  |
|          | VDD      | 56            | -        | Power          | Positive supply for I/O and some logic.  |
|          | VDD      | 68            | -        | Power          | Positive supply for I/O and some logic.  |
|          | VDD      | 81            | -        | Power          | Positive supply for I/O and some logic.  |
|          | VDD      | 93            | -        | Power          | Positive supply for I/O and some logic.  |
|          | VDD25    | 14            | -        | Power          | Positive supply for most of the logic function, including the processor core and most peripherals  |
|          | VDD25    | 38            | -        | Power          | Positive supply for most of the logic function, including the processor core and most peripherals  |
|          | VDD25    | 62            | -        | Power          | Positive supply for most of the logic function, including the processor core and most peripherals  |
|          | VDD25    | 88            | -        | Power          | Positive supply for most of the logic function, including the processor core and most peripherals  |

| Function                   | Pin Name | Pin<br>Number | Pin Type | Buffer<br>Type | Description  |
|----------------------------|----------|---------------|----------|----------------|--|
|                            | VDDA     | 3             | -        | Power          | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. |
|                            | VDDA     | 98            | -        | Power          | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. |
| SSI                        | SSIOClk  | 28            | I/O      | TTL            | SSI module 0 clock   |
|                            | SSIOFss  | 29            | I/O      | TTL            | SSI module 0 frame   |
|                            | SSIORx   | 30            | I        | TTL            | SSI module 0 receive   |
|                            | SSIOTx   | 31            | 0        | TTL            | SSI module 0 transmit  |
| System Control &<br>Clocks | CMOD0    | 65            | I/O      | TTL            | CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.   |
|                            | CMOD1    | 76            | I/O      | TTL            | CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.   |
|                            | OSC0     | 48            | I        | Analog         | Main oscillator crystal input or an external clock reference input.  |
|                            | OSC1     | 49            | 0        | Analog         | Main oscillator crystal output.  |
|                            | RST      | 64            | I        | TTL            | System reset input.  |
|                            | TRST     | 89            | I        | TTL            | JTAG TRSTn   |
| UART                       | UORx     | 26            | I        | TTL            | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.   |
|                            | UOTx     | 27            | 0        | TTL            | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.  |

#### Table 17-4. GPIO Pins and Alternate Functions

| GPIO Pin | Pin Number | Multiplexed Function | Multiplexed Function |
|----------|------------|----------------------|----------------------|
| PAO      | 26         | UORx                 |                      |
| PA1      | 27         | UOTx                 |                      |
| PA2      | 28         | SSIOClk              |                      |
| PA3      | 29         | SSIOFss              |                      |
| PA4      | 30         | SSIORx               |                      |
| PA5      | 31         | SSIOTx               |                      |
| PA6      | 34         | CCP1                 |                      |
| PB0      | 66         | CCP0                 |                      |
| PB1      | 67         | CCP2                 |                      |
| PB2      | 70         |                      |                      |
| PB3      | 71         |                      |                      |
| PB4      | 92         | C0-                  |                      |
| PB5      | 91         | C1-                  |                      |
| PB6      | 90         | C0+                  |                      |
| PB7      | 89         | TRST                 |                      |
| PC0      | 80         | TCK                  | SWCLK                |

| GPIO Pin | Pin Number | Multiplexed Function | Multiplexed Function |
|----------|------------|----------------------|----------------------|
| PC1      | 79         | TMS                  | SWDIO                |
| PC2      | 78         | TDI                  |                      |
| PC3      | 77         | TDO                  | SWO                  |
| PC4      | 25         |                      |                      |
| PC5      | 24         | C1+                  | Clo                  |
| PC6      | 23         | CCP3                 |                      |
| PD0      | 10         |                      |                      |
| PD1      | 11         |                      |                      |
| PD2      | 12         |                      |                      |
| PD3      | 13         |                      |                      |
| PD4      | 95         |                      |                      |
| PD5      | 96         |                      |                      |
| PD6      | 99         |                      |                      |
| PD7      | 100        | COo                  |                      |
| PF0      | 47         |                      |                      |
| PF1      | 61         |                      |                      |
| PF2      | 60         | LED1                 |                      |
| PF3      | 59         | LED0                 |                      |

# 17.2 108-Pin BGA Package Pin Tables

## Table 17-5. Signals by Pin Number

| Pin Number | Pin Name | Pin Type | Buffer Type | Description   |
|------------|----------|----------|-------------|---|
| A1         | ADC1     | I        | Analog      | Analog-to-digital converter input 1.  |
| A2         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| A3         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| A4         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| A5         | GNDA     | -        | Power       | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. |
| A6         | PB4      | I/O      | TTL         | GPIO port B bit 4   |
|            | C0-      | I        | Analog      | Analog comparator 0 negative input  |
| A7         | PB6      | I/O      | TTL         | GPIO port B bit 6   |
|            | C0+      | I        | Analog      | Analog comparator 0 positive input  |
| A8         | PB7      | I/O      | TTL         | GPIO port B bit 7   |
|            | TRST     | I        | TTL         | JTAG TRSTn  |
| A9         | PC0      | I/O      | TTL         | GPIO port C bit 0   |
|            | TCK      | I        | TTL         | JTAG/SWD CLK  |
|            | SWCLK    | I        | TTL         | JTAG/SWD CLK  |

Preliminary

| Pin Number | Pin Name | Pin Type | Buffer Type | Description  |
|------------|----------|----------|-------------|--|
| A10        | PC3      | I/O      | TTL         | GPIO port C bit 3  |
|            | TDO      | 0        | TTL         | JTAG TDO and SWO   |
|            | SWO      | 0        | TTL         | JTAG TDO and SWO   |
| A11        | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| A12        | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| B1         | ADC0     | I        | Analog      | Analog-to-digital converter input 0.   |
| B2         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| B3         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| B4         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| B5         | GNDA     | -        | Power       | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.        |
| B6         | GND      | -        | Power       | Ground reference for logic and I/O pins.   |
| B7         | PB5      | I/O      | TTL         | GPIO port B bit 5  |
|            | C1-      | I        | Analog      | Analog comparator 1 negative input   |
| B8         | PC2      | I/O      | TTL         | GPIO port C bit 2  |
|            | TDI      | I        | TTL         | JTAG TDI   |
| B9         | PC1      | I/O      | TTL         | GPIO port C bit 1  |
|            | TMS      | I/O      | TTL         | JTAG TMS and SWDIO   |
|            | SWDIO    | I/O      | TTL         | JTAG TMS and SWDIO   |
| B10        | CMOD1    | I/O      | TTL         | CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.   |
| B11        | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| B12        | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| C1         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| C2         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| C3         | VDD25    | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.   |
| C4         | GND      | -        | Power       | Ground reference for logic and I/O pins.   |
| C5         | GND      | -        | Power       | Ground reference for logic and I/O pins.   |
| C6         | VDDA     | -        | Power       | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. |

| Pin Number | Pin Name | Pin Type | Buffer Type | Description   |
|------------|----------|----------|-------------|---|
| C7         | VDDA     | -        | Power       | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.  |
| C8         | GNDPHY   | I        | TTL         | GND of the Ethernet PHY   |
| C9         | GNDPHY   | I        | TTL         | GND of the Ethernet PHY   |
| C10        | VCCPHY   | l        | TTL         | VCC of the Ethernet PHY   |
| C11        | PB2      | I/O      | TTL         | GPIO port B bit 2   |
| C12        | PB3      | I/O      | TTL         | GPIO port B bit 3   |
| D1         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| D2         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| D3         | VDD25    | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.  |
| D10        | VCCPHY   | I        | TTL         | VCC of the Ethernet PHY   |
| D11        | VCCPHY   | I        | TTL         | VCC of the Ethernet PHY   |
| D12        | PB1      | I/O      | TTL         | GPIO port B bit 1   |
|            | CCP2     | I/O      | TTL         | Capture/Compare/PWM 2   |
| E1         | PD4      | I/O      | TTL         | GPIO port D bit 4   |
| E2         | PD5      | I/O      | TTL         | GPIO port D bit 5   |
| E3         | LDO      | -        | Power       | Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater. The LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s). |
| E10        | VDD33    | -        | Power       | Positive supply for I/O and some logic.   |
| E11        | CMOD0    | I/O      | TTL         | CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.  |
| E12        | PB0      | I/O      | TTL         | GPIO port B bit 0   |
|            | CCP0     | I/O      | TTL         | Capture/Compare/PWM 0   |
| F1         | PD7      | I/O      | TTL         | GPIO port D bit 7   |
|            | COo      | 0        | TTL         | Analog comparator 0 output  |
| F2         | PD6      | I/O      | TTL         | GPIO port D bit 6   |
| F3         | VDD25    | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.  |
| F10        | GND      | -        | Power       | Ground reference for logic and I/O pins.  |
| F11        | GND      | -        | Power       | Ground reference for logic and I/O pins.  |
| F12        | GND      | -        | Power       | Ground reference for logic and I/O pins.  |
| G1         | PD0      | I/O      | TTL         | GPIO port D bit 0   |
| G2         | PD1      | I/O      | TTL         | GPIO port D bit 1   |
| G3         | VDD25    | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.  |

| Pin Number | Pin Name | Pin Type | Buffer Type | Description   |
|------------|----------|----------|-------------|---|
| G10        | VDD33    | -        | Power       | Positive supply for I/O and some logic.                                   |
| G11        | VDD33    | -        | Power       | Positive supply for I/O and some logic.                                   |
| G12        | VDD33    | -        | Power       | Positive supply for I/O and some logic.                                   |
| H1         | PD3      | I/O      | TTL         | GPIO port D bit 3   |
| H2         | PD2      | I/O      | TTL         | GPIO port D bit 2   |
| H3         | GND      | -        | Power       | Ground reference for logic and I/O pins.                                  |
| H10        | VDD33    | -        | Power       | Positive supply for I/O and some logic.                                   |
| H11        | RST      | I        | TTL         | System reset input.   |
| H12        | PF1      | I/O      | TTL         | GPIO port F bit 1   |
| J1         | XTALNPHY | 0        | TTL         | XTALN of the Ethernet PHY   |
| J2         | XTALPPHY | I        | TTL         | XTALP of the Ethernet PHY   |
| J3         | GND      | -        | Power       | Ground reference for logic and I/O pins.                                  |
| J10        | GND      | -        | Power       | Ground reference for logic and I/O pins.                                  |
| J11        | PF2      | I/O      | TTL         | GPIO port F bit 2   |
|            | LED1     | 0        | TTL         | MII LED 1   |
| J12        | PF3      | I/O      | TTL         | GPIO port F bit 3   |
|            | LED0     | 0        | TTL         | MII LED 0   |
| K1         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.              |
| K2         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.              |
| К3         | ERBIAS   | I        | Analog      | 12.4 KOhm resistor (1% precision) used internally for Ethernet PHY.       |
| K4         | GNDPHY   | I        | TTL         | GND of the Ethernet PHY   |
| K5         | GND      | -        | Power       | Ground reference for logic and I/O pins.                                  |
| K6         | GND      | -        | Power       | Ground reference for logic and I/O pins.                                  |
| K7         | VDD33    | -        | Power       | Positive supply for I/O and some logic.                                   |
| K8         | VDD33    | -        | Power       | Positive supply for I/O and some logic.                                   |
| K9         | VDD33    | -        | Power       | Positive supply for I/O and some logic.                                   |
| K10        | GND      | -        | Power       | Ground reference for logic and I/O pins.                                  |
| K11        | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.              |
| K12        | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.              |
| L1         | PC4      | I/O      | TTL         | GPIO port C bit 4   |
| L2         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.              |
| L3         | PAO      | I/O      | TTL         | GPIO port A bit 0   |
|            | UORx     | 1        | TTL         | UART module 0 receive. When in IrDA mode this signal has IrDA modulation. |
| L4         | PA3      | I/O      | TTL         | GPIO port A bit 3   |
|            | SSIOFss  | I/O      | TTL         | SSI module 0 frame  |
| L5         | PA4      | I/O      | TTL         | GPIO port A bit 4   |
|            | SSIORx   |          | TTL         | SSI module 0 receive  |

| Pin Number | Pin Name | Pin Type | Buffer Type | Description   |
|------------|----------|----------|-------------|---|
| L6         | PA6      | I/O      | TTL         | GPIO port A bit 6   |
|            | CCP1     | I/O      | TTL         | Capture/Compare/PWM 1   |
| L7         | RXIN     | I        | Analog      | RXIN of the Ethernet PHY  |
| L8         | TXON     | 0        | Analog      | TXON of the Ethernet PHY  |
| L9         | MDIO     | I/O      | TTL         | MDIO of the Ethernet PHY  |
| L10        | GND      | -        | Power       | Ground reference for logic and I/O pins.                                    |
| L11        | OSC0     | I        | Analog      | Main oscillator crystal input or an external clock reference input.         |
| L12        | VDD      | -        | Power       | Positive supply for I/O and some logic.                                     |
| M1         | PC5      | I/O      | TTL         | GPIO port C bit 5   |
|            | C1+      | I        | Analog      | Analog comparator positive input  |
|            | Clo      | 0        | TTL         | Analog comparator 1 output  |
| M2         | PC6      | I/O      | TTL         | GPIO port C bit 6   |
|            | CCP3     | I/O      | TTL         | Capture/Compare/PWM 3   |
| M3         | PA1      | I/O      | TTL         | GPIO port A bit 1   |
|            | UOTx     | 0        | TTL         | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation. |
| M4         | PA2      | I/O      | TTL         | GPIO port A bit 2   |
|            | SSIOClk  | I/O      | TTL         | SSI module 0 clock  |
| M5         | PA5      | I/O      | TTL         | GPIO port A bit 5   |
|            | SSIOTx   | 0        | TTL         | SSI module 0 transmit   |
| M6         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.                |
| M7         | RXIP     | I        | Analog      | RXIP of the Ethernet PHY  |
| M8         | TXOP     | 0        | Analog      | TXOP of the Ethernet PHY  |
| M9         | PFO      | I/O      | TTL         | GPIO port F bit 0   |
| M10        | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.                |
| M11        | OSC1     | 0        | Analog      | Main oscillator crystal output.   |
| M12        | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.                |

## Table 17-6. Signals by Signal Name

| Pin Name | Pin Number | Pin Type | Buffer Type | Description                          |
|----------|------------|----------|-------------|--------------------------------------|
| ADC0     | B1         | I        | Analog      | Analog-to-digital converter input 0. |
| ADC1     | A1         | I        | Analog      | Analog-to-digital converter input 1. |
| C0+      | A7         | I        | Analog      | Analog comparator 0 positive input   |
| C0-      | A6         | I        | Analog      | Analog comparator 0 negative input   |
| COo      | F1         | 0        | TTL         | Analog comparator 0 output           |
| C1+      | M1         | I        | Analog      | Analog comparator positive input     |
| C1-      | B7         | I        | Analog      | Analog comparator 1 negative input   |
| Clo      | M1         | 0        | TTL         | Analog comparator 1 output           |
| CCP0     | E12        | I/O      | TTL         | Capture/Compare/PWM 0                |
| CCP1     | L6         | I/O      | TTL         | Capture/Compare/PWM 1                |

Preliminary

| Pin Name | Pin Number | Pin Type | Buffer Type | Description  |
|----------|------------|----------|-------------|--|
| CCP2     | D12        | I/O      | TTL         | Capture/Compare/PWM 2  |
| CCP3     | M2         | I/O      | TTL         | Capture/Compare/PWM 3  |
| CMOD0    | E11        | I/O      | TTL         | CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.   |
| CMOD1    | B10        | I/O      | TTL         | CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.   |
| ERBIAS   | КЗ         | I        | Analog      | 12.4 KOhm resistor (1% precision) used internally for Ethernet PHY.  |
| GND      | C4         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | C5         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | H3         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | J3         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | K5         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | K6         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | L10        | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | K10        | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | J10        | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | F10        | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | F11        | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | B6         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | F12        | -        | Power       | Ground reference for logic and I/O pins.   |
| GNDA     | B5         | -        | Power       | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.  |
| GNDA     | A5         | -        | Power       | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.  |
| GNDPHY   | K4         | I        | TTL         | GND of the Ethernet PHY  |
| GNDPHY   | C8         | I        | TTL         | GND of the Ethernet PHY  |
| GNDPHY   | C9         | I        | TTL         | GND of the Ethernet PHY  |
| LDO      | E3         | -        | Power       | Low drop-out regulator output voltage. This<br>pin requires an external capacitor between<br>the pin and GND of 1 $\mu$ F or greater. The LDO<br>pin must also be connected to the VDD25 pins<br>at the board level in addition to the decoupling<br>capacitor(s). |
| LED0     | J12        | 0        | TTL         | MII LED 0  |
| LED1     | J11        | 0        | TTL         | MII LED 1  |
| MDIO     | L9         | I/O      | TTL         | MDIO of the Ethernet PHY   |
| NC       | B3         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | B2         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |

| Pin Name | Pin Number | Pin Type | Buffer Type | Description   |
|----------|------------|----------|-------------|---|
| NC       | A2         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| NC       | A3         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| NC       | B4         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| NC       | A4         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| NC       | M12        | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| NC       | M6         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| NC       | L2         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| NC       | A11        | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| NC       | B12        | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| NC       | B11        | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| NC       | A12        | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| NC       | D1         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| NC       | D2         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| NC       | C2         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| NC       | C1         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| NC       | K1         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| NC       | K2         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| NC       | M10        | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| NC       | K11        | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| NC       | K12        | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| OSC0     | L11        | I        | Analog      | Main oscillator crystal input or an external clock reference input. |
| OSC1     | M11        | 0        | Analog      | Main oscillator crystal output.                                     |
| PAO      | L3         | I/O      | TTL         | GPIO port A bit 0   |
| PA1      | M3         | I/O      | TTL         | GPIO port A bit 1   |
| PA2      | M4         | I/O      | TTL         | GPIO port A bit 2   |
| PA3      | L4         | I/O      | TTL         | GPIO port A bit 3   |
| PA4      | L5         | I/O      | TTL         | GPIO port A bit 4   |
| PA5      | M5         | I/O      | TTL         | GPIO port A bit 5   |

| Pin Name | Pin Number | Pin Type | Buffer Type | Description              |
|----------|------------|----------|-------------|--------------------------|
| РАб      | L6         | I/O      | TTL         | GPIO port A bit 6        |
| PBO      | E12        | I/O      | TTL         | GPIO port B bit 0        |
| PB1      | D12        | I/O      | TTL         | GPIO port B bit 1        |
| PB2      | C11        | I/O      | TTL         | GPIO port B bit 2        |
| PB3      | C12        | I/O      | TTL         | GPIO port B bit 3        |
| PB4      | A6         | I/O      | TTL         | GPIO port B bit 4        |
| PB5      | B7         | I/O      | TTL         | GPIO port B bit 5        |
| PB6      | A7         | I/O      | TTL         | GPIO port B bit 6        |
| PB7      | A8         | I/O      | TTL         | GPIO port B bit 7        |
| PCO      | A9         | I/O      | TTL         | GPIO port C bit 0        |
| PC1      | B9         | I/O      | TTL         | GPIO port C bit 1        |
| PC2      | B8         | I/O      | TTL         | GPIO port C bit 2        |
| PC3      | A10        | I/O      | TTL         | GPIO port C bit 3        |
| PC4      | L1         | I/O      | TTL         | GPIO port C bit 4        |
| PC5      | M1         | I/O      | TTL         | GPIO port C bit 5        |
| PC6      | M2         | I/O      | TTL         | GPIO port C bit 6        |
| PDO      | G1         | I/O      | TTL         | GPIO port D bit 0        |
| PD1      | G2         | I/O      | TTL         | GPIO port D bit 1        |
| PD2      | H2         | I/O      | TTL         | GPIO port D bit 2        |
| PD3      | H1         | I/O      | TTL         | GPIO port D bit 3        |
| PD4      | E1         | I/O      | TTL         | GPIO port D bit 4        |
| PD5      | E2         | I/O      | TTL         | GPIO port D bit 5        |
| PD6      | F2         | I/O      | TTL         | GPIO port D bit 6        |
| PD7      | F1         | I/O      | TTL         | GPIO port D bit 7        |
| PFO      | M9         | I/O      | TTL         | GPIO port F bit 0        |
| PF1      | H12        | I/O      | TTL         | GPIO port F bit 1        |
| PF2      | J11        | I/O      | TTL         | GPIO port F bit 2        |
| PF3      | J12        | I/O      | TTL         | GPIO port F bit 3        |
| RST      | H11        | I        | TTL         | System reset input.      |
| RXIN     | L7         | I        | Analog      | RXIN of the Ethernet PHY |
| RXIP     | M7         | I        | Analog      | RXIP of the Ethernet PHY |
| SSIOClk  | M4         | I/O      | TTL         | SSI module 0 clock       |
| SSIOFss  | L4         | I/O      | TTL         | SSI module 0 frame       |
| SSIORx   | L5         | I        | TTL         | SSI module 0 receive     |
| SSI0Tx   | M5         | 0        | TTL         | SSI module 0 transmit    |
| SWCLK    | A9         | I        | TTL         | JTAG/SWD CLK             |
| SWDIO    | B9         | I/O      | TTL         | JTAG TMS and SWDIO       |
| SWO      | A10        | 0        | TTL         | JTAG TDO and SWO         |
| TCK      | A9         | I        | TTL         | JTAG/SWD CLK             |
| TDI      | B8         | I        | TTL         | JTAG TDI                 |
| TDO      | A10        | 0        | TTL         | JTAG TDO and SWO         |
| TMS      | B9         | I/O      | TTL         | JTAG TMS and SWDIO       |

| Pin Name | Pin Number | Pin Type | Buffer Type | Description   |
|----------|------------|----------|-------------|---|
| TRST     | A8         | I        | TTL         | JTAG TRSTn  |
| TXON     | L8         | 0        | Analog      | TXON of the Ethernet PHY  |
| TXOP     | M8         | 0        | Analog      | TXOP of the Ethernet PHY  |
| UORx     | L3         | Ι        | TTL         | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.  |
| UOTx     | M3         | 0        | TTL         | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.   |
| VCCPHY   | C10        | Ι        | TTL         | VCC of the Ethernet PHY   |
| VCCPHY   | D10        | I        | TTL         | VCC of the Ethernet PHY   |
| VCCPHY   | D11        | I        | TTL         | VCC of the Ethernet PHY   |
| VDD      | L12        | -        | Power       | Positive supply for I/O and some logic.   |
| VDD25    | C3         | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.  |
| VDD25    | D3         | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.  |
| VDD25    | F3         | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.  |
| VDD25    | G3         | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.  |
| VDD33    | K7         | -        | Power       | Positive supply for I/O and some logic.   |
| VDD33    | G12        | -        | Power       | Positive supply for I/O and some logic.   |
| VDD33    | K8         | -        | Power       | Positive supply for I/O and some logic.   |
| VDD33    | K9         | -        | Power       | Positive supply for I/O and some logic.   |
| VDD33    | H10        | -        | Power       | Positive supply for I/O and some logic.   |
| VDD33    | G10        | -        | Power       | Positive supply for I/O and some logic.   |
| VDD33    | E10        | -        | Power       | Positive supply for I/O and some logic.   |
| VDD33    | G11        | -        | Power       | Positive supply for I/O and some logic.   |
| VDDA     | C6         | -        | Power       | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.).<br>These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. |
| VDDA     | C7         | -        | Power       | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.).<br>These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. |
| XTALNPHY | J1         | 0        | TTL         | XTALN of the Ethernet PHY   |
| XTALPPHY | J2         | Ι        | TTL         | XTALP of the Ethernet PHY   |

## Table 17-7. Signals by Function, Except for GPIO

| Function | Pin Name | Pin<br>Number | Pin Type | Buffer<br>Type | Description                          |
|----------|----------|---------------|----------|----------------|--------------------------------------|
| ADC      | ADC0     | B1            | l        | Analog         | Analog-to-digital converter input 0. |

| Function              | Pin Name | Pin<br>Number | Pin Type | Buffer<br>Type | Description   |
|-----------------------|----------|---------------|----------|----------------|---|
|                       | ADC1     | A1            | I        | Analog         | Analog-to-digital converter input 1.                                |
| Analog<br>Comparators | C0+      | A7            | I        | Analog         | Analog comparator 0 positive input                                  |
|                       | C0-      | A6            | I        | Analog         | Analog comparator 0 negative input                                  |
|                       | C0o      | F1            | 0        | TTL            | Analog comparator 0 output  |
|                       | C1+      | M1            | I        | Analog         | Analog comparator positive input                                    |
|                       | C1-      | B7            | I        | Analog         | Analog comparator 1 negative input                                  |
|                       | C10      | M1            | 0        | TTL            | Analog comparator 1 output  |
| Ethernet PHY          | ERBIAS   | К3            | I        | Analog         | 12.4 KOhm resistor (1% precision) used internally for Ethernet PHY. |
|                       | GNDPHY   | K4            | I        | TTL            | GND of the Ethernet PHY   |
|                       | GNDPHY   | C8            | I        | TTL            | GND of the Ethernet PHY   |
|                       | GNDPHY   | C9            | 1        | TTL            | GND of the Ethernet PHY   |
|                       | LED0     | J12           | 0        | TTL            | MII LED 0   |
|                       | LED1     | J11           | 0        | TTL            | MII LED 1   |
|                       | MDIO     | L9            | I/O      | TTL            | MDIO of the Ethernet PHY  |
|                       | RXIN     | L7            | I        | Analog         | RXIN of the Ethernet PHY  |
|                       | RXIP     | M7            | I        | Analog         | RXIP of the Ethernet PHY  |
|                       | TXON     | L8            | 0        | Analog         | TXON of the Ethernet PHY  |
|                       | TXOP     | M8            | 0        | Analog         | TXOP of the Ethernet PHY  |
|                       | VCCPHY   | C10           | I        | TTL            | VCC of the Ethernet PHY   |
|                       | VCCPHY   | D10           | I        | TTL            | VCC of the Ethernet PHY   |
|                       | VCCPHY   | D11           | I        | TTL            | VCC of the Ethernet PHY   |
|                       | XTALNPHY | J1            | 0        | TTL            | XTALN of the Ethernet PHY   |
|                       | XTALPPHY | J2            | I        | TTL            | XTALP of the Ethernet PHY   |
| General-Purpose       | CCP0     | E12           | I/O      | TTL            | Capture/Compare/PWM 0   |
| Timers                | CCP1     | L6            | I/O      | TTL            | Capture/Compare/PWM 1   |
|                       | CCP2     | D12           | I/O      | TTL            | Capture/Compare/PWM 2   |
|                       | CCP3     | M2            | I/O      | TTL            | Capture/Compare/PWM 3   |
| JTAG/SWD/SWO          | SWCLK    | A9            | I        | TTL            | JTAG/SWD CLK  |
|                       | SWDIO    | B9            | I/O      | TTL            | JTAG TMS and SWDIO  |
|                       | SWO      | A10           | 0        | TTL            | JTAG TDO and SWO  |
|                       | TCK      | A9            | I        | TTL            | JTAG/SWD CLK  |
|                       | TDI      | B8            | I        | TTL            | JTAG TDI  |
|                       | TDO      | A10           | 0        | TTL            | JTAG TDO and SWO  |
|                       | TMS      | В9            | I/O      | TTL            | JTAG TMS and SWDIO  |
| Power                 | GND      | C4            | -        | Power          | Ground reference for logic and I/O pins.                            |
|                       | GND      | C5            | -        | Power          | Ground reference for logic and I/O pins.                            |
|                       | GND      | H3            | -        | Power          | Ground reference for logic and I/O pins.                            |
|                       | GND      | J3            | -        | Power          | Ground reference for logic and I/O pins.                            |
|                       | GND      | K5            | -        | Power          | Ground reference for logic and I/O pins.                            |
|                       | GND      | K6            | -        | Power          | Ground reference for logic and I/O pins.                            |
|                       | GND      | L10           | -        | Power          | Ground reference for logic and I/O pins.                            |

July 25, 2008

| Function | Pin Name | Pin<br>Number | Pin Type | Buffer<br>Type | Description   |
|----------|----------|---------------|----------|----------------|---|
|          | GND      | K10           | -        | Power          | Ground reference for logic and I/O pins.  |
|          | GND      | J10           | -        | Power          | Ground reference for logic and I/O pins.  |
|          | GND      | F10           | -        | Power          | Ground reference for logic and I/O pins.  |
|          | GND      | F11           | -        | Power          | Ground reference for logic and I/O pins.  |
|          | GND      | B6            | -        | Power          | Ground reference for logic and I/O pins.  |
|          | GND      | F12           | -        | Power          | Ground reference for logic and I/O pins.  |
|          | GNDA     | B5            | -        | Power          | The ground reference for the analog circuits (ADC<br>Analog Comparators, etc.). These are separated<br>from GND to minimize the electrical noise contained<br>on VDD from affecting the analog functions.   |
|          | GNDA     | A5            | -        | Power          | The ground reference for the analog circuits (ADC<br>Analog Comparators, etc.). These are separated<br>from GND to minimize the electrical noise contained<br>on VDD from affecting the analog functions.   |
|          | LDO      | E3            | -        | Power          | Low drop-out regulator output voltage. This pin<br>requires an external capacitor between the pin and<br>GND of 1 $\mu$ F or greater. The LDO pin must also be<br>connected to the VDD25 pins at the board level in<br>addition to the decoupling capacitor(s). |
|          | VDD      | L12           | -        | Power          | Positive supply for I/O and some logic.   |
|          | VDD25    | C3            | -        | Power          | Positive supply for most of the logic function, including the processor core and most peripherals   |
|          | VDD25    | D3            | -        | Power          | Positive supply for most of the logic function, including the processor core and most peripherals   |
|          | VDD25    | F3            | -        | Power          | Positive supply for most of the logic function, including the processor core and most peripherals   |
|          | VDD25    | G3            | -        | Power          | Positive supply for most of the logic function, including the processor core and most peripherals   |
|          | VDD33    | K7            | -        | Power          | Positive supply for I/O and some logic.   |
|          | VDD33    | G12           | -        | Power          | Positive supply for I/O and some logic.   |
|          | VDD33    | K8            | -        | Power          | Positive supply for I/O and some logic.   |
|          | VDD33    | K9            | -        | Power          | Positive supply for I/O and some logic.   |
|          | VDD33    | H10           | -        | Power          | Positive supply for I/O and some logic.   |
|          | VDD33    | G10           | -        | Power          | Positive supply for I/O and some logic.   |
|          | VDD33    | E10           | -        | Power          | Positive supply for I/O and some logic.   |
|          | VDD33    | G11           | -        | Power          | Positive supply for I/O and some logic.   |
|          | VDDA     | C6            | -        | Power          | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical nois contained on VDD from affecting the analog functions.   |
|          | VDDA     | C7            | -        | Power          | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical nois contained on VDD from affecting the analog functions.   |
| SI       | SSIOClk  | M4            | I/O      | TTL            | SSI module 0 clock  |
|          | SSI0Fss  | L4            | I/O      | TTL            | SSI module 0 frame  |
|          | SSIORx   | L5            | 1        | TTL            | SSI module 0 receive  |

| Function                   | Pin Name | Pin<br>Number | Pin Type | Buffer<br>Type | Description  |
|----------------------------|----------|---------------|----------|----------------|--|
|                            | SSIOTx   | M5            | 0        | TTL            | SSI module 0 transmit  |
| System Control &<br>Clocks | CMOD0    | E11           | I/O      | TTL            | CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved. |
|                            | CMOD1    | B10           | I/O      | TTL            | CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved. |
|                            | OSC0     | L11           | I        | Analog         | Main oscillator crystal input or an external clock reference input.                |
|                            | OSC1     | M11           | 0        | Analog         | Main oscillator crystal output.  |
|                            | RST      | H11           | I        | TTL            | System reset input.  |
|                            | TRST     | A8            | I        | TTL            | JTAG TRSTn   |
| UART                       | UORx     | L3            | I        | TTL            | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.         |
|                            | UOTx     | M3            | 0        | TTL            | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.        |

### Table 17-8. GPIO Pins and Alternate Functions

| GPIO Pin | Pin Number | Multiplexed Function | Multiplexed Function |
|----------|------------|----------------------|----------------------|
| PAO      | L3         | UORx                 |                      |
| PA1      | M3         | UOTx                 |                      |
| PA2      | M4         | SSIOClk              |                      |
| PA3      | L4         | SSIOFss              |                      |
| PA4      | L5         | SSIORx               |                      |
| PA5      | M5         | SSIOTx               |                      |
| РАб      | L6         | CCP1                 |                      |
| PBO      | E12        | CCP0                 |                      |
| PB1      | D12        | CCP2                 |                      |
| PB2      | C11        |                      |                      |
| PB3      | C12        |                      |                      |
| PB4      | A6         | C0-                  |                      |
| PB5      | B7         | C1-                  |                      |
| PB6      | A7         | C0+                  |                      |
| PB7      | A8         | TRST                 |                      |
| PC0      | A9         | TCK                  | SWCLK                |
| PC1      | B9         | TMS                  | SWDIO                |
| PC2      | B8         | TDI                  |                      |
| PC3      | A10        | TDO                  | SWO                  |
| PC4      | L1         |                      |                      |
| PC5      | M1         | C1+                  | Clo                  |
| PC6      | M2         | CCP3                 |                      |
| PD0      | G1         |                      |                      |
| PD1      | G2         |                      |                      |
| PD2      | H2         |                      |                      |
| PD3      | H1         |                      |                      |

| GPIO Pin | Pin Number | Multiplexed Function | Multiplexed Function |
|----------|------------|----------------------|----------------------|
| PD4      | E1         |                      |                      |
| PD5      | E2         |                      |                      |
| PD6      | F2         |                      |                      |
| PD7      | F1         | C00                  |                      |
| PF0      | M9         |                      |                      |
| PF1      | H12        |                      |                      |
| PF2      | J11        | LED1                 |                      |
| PF3      | J12        | LED0                 |                      |

# **18 Operating Characteristics**

#### **Table 18-1. Temperature Characteristics**

| Characteristic <sup>a</sup>            | Symbol         | Value       | Unit |
|--|----------------|-------------|------|
| Industrial operating temperature range | T <sub>A</sub> | -40 to +85  | °C   |
| Extended operating temperature range   | T <sub>A</sub> | -40 to +105 | °C   |

a. Maximum storage temperature is 150°C.

#### **Table 18-2. Thermal Characteristics**

| Characteristic  | Symbol        | Value                               | Unit |
|---|---------------|-------------------------------------|------|
| Thermal resistance (junction to ambient) <sup>a</sup> | $\Theta_{JA}$ | 34                                  | °C/W |
| Average junction temperature <sup>b</sup>             | TJ            | $T_A + (P_{AVG} \cdot \Theta_{JA})$ | °C   |

a. Junction to ambient thermal resistance  $\theta_{\text{JA}}$  numbers are determined by a package simulator.

b. Power dissipation is a function of temperature.

# **19 Electrical Characteristics**

# **19.1 DC Characteristics**

## 19.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

Note: The device is not guaranteed to operate properly at the maximum ratings.

| Characteristic                                    | Symbol             | Value |     | Unit |
|---|--------------------|-------|-----|------|
| a   |                    | Min   | Max |      |
| I/O supply voltage (V <sub>DD</sub> )             | V <sub>DD</sub>    | 0     | 4   | V    |
| Core supply voltage (V <sub>DD25</sub> )          | V <sub>DD25</sub>  | 0     | 3   | V    |
| Analog supply voltage (V <sub>DDA</sub> )         | V <sub>DDA</sub>   | 0     | 4   | V    |
| Ethernet PHY supply voltage (V <sub>CCPHY</sub> ) | V <sub>CCPHY</sub> | 0     | 4   | V    |
| Input voltage                                     | V <sub>IN</sub>    | -0.3  | 5.5 | V    |
| Maximum current per output pins                   | I                  | -     | 25  | mA   |

a. Voltages are measured with respect to GND.

**Important:** This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or V<sub>DD</sub>).

# 19.1.2 Recommended DC Operating Conditions

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the  $V_{OL}$  value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package.

| Parameter          | Parameter Name                                      | Min                   | Nom | Max                   | Unit |
|--------------------|---|-----------------------|-----|-----------------------|------|
| V <sub>DD</sub>    | I/O supply voltage                                  | 3.0                   | 3.3 | 3.6                   | V    |
| V <sub>DD25</sub>  | Core supply voltage                                 | 2.25                  | 2.5 | 2.75                  | V    |
| V <sub>DDA</sub>   | Analog supply voltage                               | 3.0                   | 3.3 | 3.6                   | V    |
| V <sub>CCPHY</sub> | Ethernet PHY supply voltage                         | 3.0                   | 3.3 | 3.6                   | V    |
| V <sub>IH</sub>    | High-level input voltage                            | 2.0                   | -   | 5.0                   | V    |
| V <sub>IL</sub>    | Low-level input voltage                             | -0.3                  | -   | 1.3                   | V    |
| V <sub>SIH</sub>   | High-level input voltage for Schmitt trigger inputs | 0.8 * V <sub>DD</sub> | -   | V <sub>DD</sub>       | V    |
| V <sub>SIL</sub>   | Low-level input voltage for Schmitt trigger inputs  | 0                     | -   | 0.2 * V <sub>DD</sub> | V    |

### Table 19-2. Recommended DC Operating Conditions

| Parameter                    | Parameter Name                                    | Min | Nom | Max | Unit |
|------------------------------|---|-----|-----|-----|------|
| V <sub>OH</sub> <sup>a</sup> | High-level output voltage                         | 2.4 | -   | -   | V    |
| V <sub>OL</sub> <sup>a</sup> | Low-level output voltage                          | -   | -   | 0.4 | V    |
| I <sub>ОН</sub>              | High-level source current, V <sub>OH</sub> =2.4 V |     |     |     |      |
|                              | 2-mA Drive  | 2.0 | -   | -   | mA   |
|                              | 4-mA Drive  | 4.0 | -   | -   | mA   |
|                              | 8-mA Drive  | 8.0 | -   | -   | mA   |
| I <sub>OL</sub>              | Low-level sink current, V <sub>OL</sub> =0.4 V    |     |     |     |      |
|                              | 2-mA Drive  | 2.0 | -   | -   | mA   |
|                              | 4-mA Drive  | 4.0 | -   | -   | mA   |
|                              | 8-mA Drive  | 8.0 | -   | -   | mA   |

a.  $V_{OL}$  and  $V_{OH}$  shift to 1.2 V when using high-current GPIOs.

# 19.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

| Parameter           | Parameter Name   | Min  | Nom | Мах  | Unit |
|---------------------|--|------|-----|------|------|
| V <sub>LDOOUT</sub> | Programmable internal (logic) power supply output value  | 2.25 | 2.5 | 2.75 | V    |
|                     | Output voltage accuracy                                  | -    | 2%  | -    | %    |
| t <sub>PON</sub>    | Power-on time  | -    | -   | 100  | μs   |
| t <sub>ON</sub>     | Time on  | -    | -   | 200  | μs   |
| t <sub>OFF</sub>    | Time off   | -    | -   | 100  | μs   |
| V <sub>STEP</sub>   | Step programming incremental voltage                     | -    | 50  | -    | mV   |
| C <sub>LDO</sub>    | External filter capacitor size for internal power supply | 1.0  | -   | 3.0  | μF   |

| Table 19-3. LDO Regulator | r Characteristics |
|---------------------------|-------------------|
|---------------------------|-------------------|

### 19.1.4 Power Specifications

The power measurements specified in the tables that follow are run on the core processor using SRAM with the following specifications (except as noted):

- V<sub>DD</sub> = 3.3 V
- V<sub>DD25</sub> = 2.50 V
- V<sub>DDA</sub> = 3.3 V
- V<sub>DDPHY</sub> = 3.3 V
- Temperature = 25°C
- Clock Source (MOSC) =3.579545 MHz Crystal Oscillator
- Main oscillator (MOSC) = enabled
- Internal oscillator (IOSC) = disabled

| Parameter                 | Parameter Name            | Conditions                         |     | / <sub>dd</sub> , V <sub>dda</sub> ,<br>ddphy | 2.5  | V V <sub>DD25</sub>  | Unit |
|---------------------------|---------------------------|------------------------------------|-----|---|------|----------------------|------|
|                           |                           |                                    | Nom | Max   | Nom  | Max                  |      |
| I <sub>DD_RUN</sub>       | Run mode 1 (Flash         | V <sub>DD25</sub> = 2.50 V         | 48  | pending <sup>a</sup>                          | 64   | pending <sup>a</sup> | mA   |
|                           | loop)                     | Code= while(1){} executed in Flash |     |   |      |                      |      |
|                           |                           | Peripherals = All ON               |     |   |      |                      |      |
|                           |                           | System Clock = 25 MHz (with PLL)   |     |   |      |                      |      |
|                           | Run mode 2 (Flash         | V <sub>DD25</sub> = 2.50 V         | 5   | pending <sup>a</sup>                          | 33   | pending <sup>a</sup> | mA   |
|                           | loop)                     | Code= while(1){} executed in Flash |     |   |      |                      |      |
|                           |                           | Peripherals = All OFF              |     |   |      |                      |      |
|                           |                           | System Clock = 25 MHz (with PLL)   |     |   |      |                      |      |
|                           | Run mode 1 (SRAM<br>loop) | V <sub>DD25</sub> = 2.50 V         | 48  | pending <sup>a</sup>                          | 56   | pending <sup>a</sup> | mA   |
|                           |                           | Code= while(1){} executed in SRAM  |     |   |      |                      |      |
|                           |                           | Peripherals = All ON               |     |   |      |                      |      |
|                           |                           | System Clock = 25 MHz (with PLL)   |     |   |      |                      |      |
|                           | Run mode 2 (SRAM          | V <sub>DD25</sub> = 2.50 V         | 5   | pending <sup>a</sup>                          | 26   | pending <sup>a</sup> | mA   |
|                           | loop)                     | Code= while(1){} executed in SRAM  |     |   |      |                      |      |
|                           |                           | Peripherals = All OFF              |     |   |      |                      |      |
|                           |                           | System Clock = 25 MHz (with PLL)   |     |   |      |                      |      |
| I <sub>DD_SLEEP</sub>     | Sleep mode                | V <sub>DD25</sub> = 2.50 V         | 5   | pending <sup>a</sup>                          | 12   | pending <sup>a</sup> | mA   |
|                           |                           | Peripherals = All OFF              |     |   |      |                      |      |
|                           |                           | System Clock = 25 MHz (with PLL)   |     |   |      |                      |      |
| I <sub>DD_DEEPSLEEP</sub> | Deep-Sleep mode           | LDO = 2.25 V                       | 4.6 | pending <sup>a</sup>                          | 0.21 | pending <sup>a</sup> | mA   |
|                           |                           | Peripherals = All OFF              |     |   |      |                      |      |
|                           |                           | System Clock = IOSC30KHZ/64        |     |   |      |                      |      |

#### Table 19-4. Detailed Power Specifications

a. Pending characterization completion.

## **19.1.5** Flash Memory Characteristics

#### Table 19-5. Flash Memory Characteristics

| Parameter          | Parameter Name   | Min    | Nom     | Max | Unit   |
|--------------------|--|--------|---------|-----|--------|
| PE <sub>CYC</sub>  | Number of guaranteed program/erase cycles before failure <sup>a</sup>                    | 10,000 | 100,000 | -   | cycles |
| T <sub>RET</sub>   | Data retention at average operating temperature of 85°C (industrial) or 105°C (extended) | 10     | -       | -   | years  |
| T <sub>PROG</sub>  | Word program time  | 20     | -       | -   | μs     |
| T <sub>ERASE</sub> | Page erase time  | 20     | -       | -   | ms     |
| T <sub>ME</sub>    | Mass erase time  | 200    | -       | -   | ms     |


a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

# **19.2** AC Characteristics

### **19.2.1** Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

#### Figure 19-1. Load Conditions



### 19.2.2 Clocks

| Table 19-6. Phase Locked Loop (PLL) Characteristics |
|---|
|---|

| Parameter                | Parameter Name                        | Min      | Nom | Max   | Unit |
|--------------------------|---------------------------------------|----------|-----|-------|------|
| f <sub>ref_crystal</sub> | Crystal reference <sup>a</sup>        | 3.579545 | -   | 8.192 | MHz  |
| f <sub>ref_ext</sub>     | External clock reference <sup>a</sup> | 3.579545 | -   | 8.192 | MHz  |
| f <sub>pll</sub>         | PLL frequency <sup>b</sup>            | -        | 400 | -     | MHz  |
| T <sub>READY</sub>       | PLL lock time                         | -        | -   | 0.5   | ms   |

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

b. PLL frequency is automatically calculated by the hardware based on the XTAL field of the RCC register.

#### Table 19-7. Clock Characteristics

| Parameter                       | Parameter Name   | Min | Nom | Max  | Unit |
|---------------------------------|--|-----|-----|------|------|
| f <sub>IOSC</sub>               | Internal 12 MHz oscillator frequency                             | 8.4 | 12  | 15.6 | MHz  |
| f <sub>IOSC30KHZ</sub>          | Internal 30 KHz oscillator frequency                             | 21  | 30  | 39   | KHz  |
| f <sub>MOSC</sub>               | Main oscillator frequency  | 1   | -   | 8    | MHz  |
| t <sub>MOSC_per</sub>           | Main oscillator period   | 125 | -   | 1000 | ns   |
| f <sub>ref_crystal_bypass</sub> | Crystal reference using the main oscillator (PLL in BYPASS mode) | 1   | -   | 8    | MHz  |
| f <sub>ref_ext_bypass</sub>     | External clock reference (PLL in BYPASS mode) <sup>a</sup>       | 0   | -   | 25   | MHz  |
| f <sub>system_clock</sub>       | System clock   | 0   | -   | 25   | MHz  |

a. The ADC must be clocked from the PLL or directly from a 14-MHz to 18-MHz clock source to operate properly.

#### Table 19-8. Crystal Characteristics

| Parameter Name      |          | Units    |          |          |        |
|---------------------|----------|----------|----------|----------|--------|
| Frequency           | 8        | 6        | 4        | 3.5      | MHz    |
| Frequency tolerance | ±50      | ±50      | ±50      | ±50      | ppm    |
| Aging               | ±5       | ±5       | ±5       | ±5       | ppm/yr |
| Oscillation mode    | Parallel | Parallel | Parallel | Parallel | -      |

| Parameter Name                         |      | Units |      |      |     |
|--|------|-------|------|------|-----|
| Temperature stability (-40°C to 85°C)  | ±25  | ±25   | ±25  | ±25  | ppm |
| Temperature stability (-40°C to 105°C) | ±25  | ±25   | ±25  | ±25  | ppm |
| Motional capacitance (typ)             | 27.8 | 37.0  | 55.6 | 63.5 | pF  |
| Motional inductance (typ)              | 14.3 | 19.1  | 28.6 | 32.7 | mH  |
| Equivalent series resistance (max)     | 120  | 160   | 200  | 220  | Ω   |
| Shunt capacitance (max)                | 10   | 10    | 10   | 10   | pF  |
| Load capacitance (typ)                 | 16   | 16    | 16   | 16   | pF  |
| Drive level (typ)                      | 100  | 100   | 100  | 100  | μW  |

# 19.2.3 Analog-to-Digital Converter

#### Table 19-9. ADC Characteristics<sup>a</sup>

| Parameter            | Parameter Name  | Min | Nom | Max  | Unit                                 |
|----------------------|---|-----|-----|------|--------------------------------------|
| V <sub>ADCIN</sub>   | Maximum single-ended, full-scale analog input voltage | -   | -   | 3.0  | V                                    |
|                      | Minimum single-ended, full-scale analog input voltage | -   | -   | 0    | V                                    |
|                      | Maximum differential, full-scale analog input voltage | -   | -   | 1.5  | V                                    |
|                      | Minimum differential, full-scale analog input voltage | -   | -   | -1.5 | V                                    |
| C <sub>ADCIN</sub>   | Equivalent input capacitance                          | -   | 1   | -    | pF                                   |
| Ν                    | Resolution  | -   | 10  | -    | bits                                 |
| f <sub>ADC</sub>     | ADC internal clock frequency                          | 3.5 | 4   | 4.5  | MHz                                  |
| t <sub>ADCCONV</sub> | Conversion time                                       | -   | -   | 16   | t <sub>ADC</sub> cycles <sup>b</sup> |
| f <sub>ADCCONV</sub> | Conversion rate                                       | 219 | 250 | 281  | k samples/s                          |
| INL                  | Integral nonlinearity                                 | -   | -   | ±1   | LSB                                  |
| DNL                  | Differential nonlinearity                             | -   | -   | ±1   | LSB                                  |
| OFF                  | Offset  | -   | -   | ±1   | LSB                                  |
| GAIN                 | Gain  | -   | -   | ±1   | LSB                                  |

a. The ADC reference voltage is 3.0 V. This reference voltage is internally generated from the 3.3 VDDA supply by a band gap circuit.

b.  $t_{ADC} = 1/f_{ADC \ clock}$ 

# 19.2.4 Analog Comparator

#### Table 19-10. Analog Comparator Characteristics

| Parameter        | Parameter Name                         | Min | Nom | Мах                  | Unit |
|------------------|--|-----|-----|----------------------|------|
| V <sub>OS</sub>  | Input offset voltage                   | -   | ±10 | ±25                  | mV   |
| V <sub>CM</sub>  | Input common mode voltage range        | 0   | -   | V <sub>DD</sub> -1.5 | V    |
| C <sub>MRR</sub> | Common mode rejection ratio            | 50  | -   | -                    | dB   |
| T <sub>RT</sub>  | Response time                          | -   | -   | 1                    | μs   |
| T <sub>MC</sub>  | Comparator mode change to Output Valid | -   | -   | 10                   | μs   |

#### Table 19-11. Analog Comparator Voltage Reference Characteristics

| Parameter       | Parameter Name        | Min | Nom                 | Мах | Unit |
|-----------------|-----------------------|-----|---------------------|-----|------|
| R <sub>HR</sub> | Resolution high range | -   | V <sub>DD</sub> /32 | -   | LSB  |
| R <sub>LR</sub> | Resolution low range  | -   | V <sub>DD</sub> /24 | -   | LSB  |

| Parameter       | Parameter Name               | Min | Nom | Max  | Unit |
|-----------------|------------------------------|-----|-----|------|------|
| A <sub>HR</sub> | Absolute accuracy high range | -   | -   | ±1/2 | LSB  |
| A <sub>LR</sub> | Absolute accuracy low range  | -   | -   | ±1/4 | LSB  |

### 19.2.5 Ethernet Controller

#### Table 19-12. 100BASE-TX Transmitter Characteristics<sup>a</sup>

| Parameter Name            | Min  | Nom | Max  | Unit |
|---------------------------|------|-----|------|------|
| Peak output amplitude     | 950  | -   | 1050 | mVpk |
| Output amplitude symmetry | 0.98 | -   | 1.02 | mVpk |
| Output overshoot          | -    | -   | 5    | %    |
| Rise/Fall time            | 3    | -   | 5    | ns   |
| Rise/Fall time imbalance  | -    | -   | 500  | ps   |
| Duty cycle distortion     | -    | -   | -    | ps   |
| Jitter                    | -    | -   | 1.4  | ns   |

a. Measured at the line side of the transformer.

#### Table 19-13. 100BASE-TX Transmitter Characteristics (informative)<sup>a</sup>

| Parameter Name          | Min | Nom | Max | Unit |
|-------------------------|-----|-----|-----|------|
| Return loss             | 16  | -   | -   | dB   |
| Open-circuit inductance | 350 | -   | -   | μs   |

a. The specifications in this table are included for information only. They are mainly a function of the external transformer and termination resistors used for measurements.

#### Table 19-14. 100BASE-TX Receiver Characteristics

| Parameter Name                       | Min | Nom | Мах  | Unit  |
|--------------------------------------|-----|-----|------|-------|
| Signal detect assertion threshold    | 600 | 700 |      | mVppd |
| Signal detect de-assertion threshold | 350 | 425 | -    | mVppd |
| Differential input resistance        | 20  | -   | -    | kΩ    |
| Jitter tolerance (pk-pk)             | 4   | -   | -    | ns    |
| Baseline wander tracking             | -75 | -   | +75  | %     |
| Signal detect assertion time         | -   | -   | 1000 | μs    |
| Signal detect de-assertion time      | -   | -   | 4    | μs    |

#### Table 19-15. 10BASE-T Transmitter Characteristics<sup>a</sup>

| Parameter Name                  | Min | Nom | Max | Unit |
|---------------------------------|-----|-----|-----|------|
| Peak differential output signal | 2.2 | -   | 2.8 | V    |
| Harmonic content                | 27  | -   | -   | dB   |
| Link pulse width                | -   | 100 | -   | ns   |
| Start-of-idle pulse width       | -   | 300 | -   | ns   |
|                                 |     | 350 |     |      |

a. The Manchester-encoded data pulses, the link pulse and the start-of-idle pulse are tested against the templates and using the procedures found in Clause 14 of *IEEE 802.3*.

| Parameter Name                  | Min            | Nom | Max | Unit |
|---------------------------------|----------------|-----|-----|------|
| Output return loss              | 15             | -   | -   | dB   |
| Output impedance balance        | 29-17log(f/10) | -   | -   | dB   |
| Peak common-mode output voltage | -              | -   | 50  | mV   |
| Common-mode rejection           | -              | -   | 100 | mV   |
| Common-mode rejection jitter    | -              | -   | 1   | ns   |

#### Table 19-16. 10BASE-T Transmitter Characteristics (informative)<sup>a</sup>

#### Table 19-17. 10BASE-T Receiver Characteristics

| Parameter Name                | Min | Nom               | Max | Unit  |
|-------------------------------|-----|-------------------|-----|-------|
| DLL phase acquisition time    | -   | 10                | -   | BT    |
| Jitter tolerance (pk-pk)      | 30  | -                 | -   | ns    |
| Input squelched threshold     | 500 | 600               | 700 | mVppd |
| Input unsquelched threshold   | 275 | 350               | 425 | mVppd |
| Differential input resistance | -   | 20                | -   | kΩ    |
| Bit error ratio               | -   | 10 <sup>-10</sup> | -   | -     |
| Common-mode rejection         | 25  | -                 | -   | V     |

#### Table 19-18. Isolation Transformers<sup>a</sup>

| Name                      | Value         | Condition       |
|---------------------------|---------------|-----------------|
| Turns ratio               | 1 CT : 1 CT   | +/- 5%          |
| Open-circuit inductance   | 350 uH (min)  | @ 10 mV, 10 kHz |
| Leakage inductance        | 0.40 uH (max) | @ 1 MHz (min)   |
| Inter-winding capacitance | 25 pF (max)   |                 |
| DC resistance             | 0.9 Ohm (max) |                 |
| Insertion loss            | 0.4 dB (typ)  | 0-65 MHz        |
| HIPOT                     | 1500          | Vrms            |

a. Two simple 1:1 isolation transformers are required at the line interface. Transformers with integrated common-mode chokes are recommended for exceeding FCC requirements. This table gives the recommended line transformer characteristics.

**Note:** The 100Base-TX amplitude specifications assume a transformer loss of 0.4 dB. For the transmit line transformer with higher insertion losses, up to 1.2 dB of insertion loss can be compensated by selecting the appropriate setting in the Transmit Amplitude Selection (TXO) bits in the **MR19** register.

#### Table 19-19. Ethernet Reference Crystal<sup>a</sup>

| Name                                 | Value                                | Condition |
|--------------------------------------|--------------------------------------|-----------|
| Frequency                            | 25.00000                             | MHz       |
| Frequency tolerance                  | ±50                                  | PPM       |
| Aging                                | ±2                                   | PPM/yr    |
| Temperature stability (-40° to 85°)  | ±5                                   | PPM       |
| Temperature stability (-40° to 105°) | ±5                                   | PPM       |
| Oscillation mode                     | Parallel resonance, fundamental mode |           |

a. The specifications in this table are included for information only. They are mainly a function of the external transformer and termination resistors used for measurements.

| Name  | Value                            | Condition |
|---|----------------------------------|-----------|
| Parameters at 25° C ±2° C; Drive level = 0.5 mW |                                  |           |
| Drive level (typ)                               | 50-100                           | μW        |
| Shunt capacitance (max)                         | 10                               | pF        |
| Motional capacitance (min)                      | 10                               | fF        |
| Serious resistance (max)                        | 60                               | Ω         |
| Spurious response (max)                         | > 5 dB below main within 500 kHz |           |

a. If the internal crystal oscillator is used, select a crystal with the following characteristics.

#### Figure 19-2. External XTLP Oscillator Characteristics




Table 19-20. External XTLP Oscillator Characteristics

| Parameter Name              | Symbol                          | Min | Nom  | Мах | Unit |
|-----------------------------|---------------------------------|-----|------|-----|------|
| XTLN Input Low Voltage      | XTLN <sub>ILV</sub>             | -   | -    | 0.8 | -    |
| XTLP Frequency <sup>a</sup> | XTLP <sub>f</sub>               | -   | 25.0 | -   | -    |
| XTLP Period <sup>b</sup>    | T <sub>clkper</sub>             | -   | 40   | -   | -    |
| XTLP Duty Cycle             | XTLP <sub>DC</sub>              | 40  | -    | 60  | %    |
|                             |                                 | 40  |      | 60  |      |
| Rise/Fall Time              | T <sub>r</sub> , T <sub>f</sub> | -   | -    | 4.0 | ns   |
| Absolute Jitter             |                                 | -   | -    | 0.1 | ns   |

a. IEEE 802.3 frequency tolerance ±50 ppm.
b. IEEE 802.3 frequency tolerance ±50 ppm.

# **19.2.6** Synchronous Serial Interface (SSI)

#### Table 19-21. SSI Characteristics

| Parameter No. | Parameter             | Parameter Name        | Min | Nom | Max   | Unit          |
|---------------|-----------------------|-----------------------|-----|-----|-------|---------------|
| S1            | t <sub>clk_per</sub>  | SSIClk cycle time     | 2   | -   | 65024 | system clocks |
| S2            | t <sub>clk_high</sub> | SSIClk high time      | -   | 1/2 | -     | t clk_per     |
| S3            | t <sub>clk_low</sub>  | SSIClk low time       | -   | 1/2 | -     | t clk_per     |
| S4            | t <sub>clkrf</sub>    | SSIClk rise/fall time | -   | 7.4 | 26    | ns            |

| Parameter No. | Parameter        | Parameter Name                    | Min | Nom | Max | Unit |
|---------------|------------------|-----------------------------------|-----|-----|-----|------|
| S5            | t <sub>DMd</sub> | Data from master valid delay time | 0   | -   | 20  | ns   |
| S6            | t <sub>DMs</sub> | Data from master setup time       | 20  | -   | -   | ns   |
| S7            | t <sub>DMh</sub> | Data from master hold time        | 40  | -   | -   | ns   |
| S8            | t <sub>DSs</sub> | Data from slave setup time        | 20  | -   | -   | ns   |
| S9            | t <sub>DSh</sub> | Data from slave hold time         | 40  | -   | -   | ns   |

Figure 19-3. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement





Figure 19-4. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer






Figure 19-5. SSI Timing for SPI Frame Format (FRF=00), with SPH=1


# 19.2.7 JTAG and Boundary Scan

#### Table 19-22. JTAG Characteristics


| Parameter No.        | Parameter                              | Parameter Name                    | Min | Nom              | Max | Unit |
|----------------------|--|-----------------------------------|-----|------------------|-----|------|
| J1                   | f <sub>TCK</sub>                       | TCK operational clock frequency   | 0   | -                | 10  | MHz  |
| J2                   | t <sub>TCK</sub>                       | TCK operational clock period      | 100 | -                | -   | ns   |
| J3                   | t <sub>TCK_LOW</sub>                   | TCK clock Low time                | -   | t <sub>TCK</sub> | -   | ns   |
| J4                   | t <sub>тск_нідн</sub>                  | TCK clock High time               | -   | t <sub>TCK</sub> | -   | ns   |
| J5                   | t <sub>TCK_R</sub>                     | TCK rise time                     | 0   | -                | 10  | ns   |
| J6                   | t <sub>TCK_F</sub>                     | TCK fall time                     | 0   | -                | 10  | ns   |
| J7                   | t <sub>TMS_SU</sub>                    | TMS setup time to TCK rise        | 20  | -                | -   | ns   |
| J8                   | t <sub>TMS_HLD</sub>                   | TMS hold time from TCK rise       | 20  | -                | -   | ns   |
| J9                   | t <sub>TDI_SU</sub>                    | TDI setup time to TCK rise        | 25  | -                | -   | ns   |
| J10                  | t <sub>TDI_HLD</sub>                   | TDI hold time from TCK rise       | 25  | -                | -   | ns   |
| J11                  | TCK fall to Data Valid from High-Z     | 2-mA drive                        | -   | 23               | 35  | ns   |
| t <sub>TDO_ZDV</sub> |  | 4-mA drive                        |     | 15               | 26  | ns   |
|                      |  | 8-mA drive                        |     | 14               | 25  | ns   |
|                      |  | 8-mA drive with slew rate control |     | 18               | 29  | ns   |
| J12                  | TCK fall to Data Valid from Data Valid | 2-mA drive                        | -   | 21               | 35  | ns   |
| t <sub>TDO_DV</sub>  |  | 4-mA drive                        |     | 14               | 25  | ns   |
|                      |  | 8-mA drive                        |     | 13               | 24  | ns   |
|                      |  | 8-mA drive with slew rate control |     | 18               | 28  | ns   |

| Parameter No.        | Parameter                          | Parameter Name                    | Min | Nom | Max | Unit |
|----------------------|------------------------------------|-----------------------------------|-----|-----|-----|------|
| J13                  | TCK fall to High-Z from Data Valid | 2-mA drive                        | -   | 9   | 11  | ns   |
| t <sub>TDO DVZ</sub> |                                    | 4-mA drive                        |     | 7   | 9   | ns   |
| _                    |                                    | 8-mA drive                        |     | 6   | 8   | ns   |
|                      |                                    | 8-mA drive with slew rate control |     | 7   | 9   | ns   |
| J14                  | t <sub>TRST</sub>                  | TRST assertion time               | 100 | -   | -   | ns   |
| J15                  | t <sub>TRST_SU</sub>               | TRST setup time to TCK rise       | 10  | -   | -   | ns   |


#### Figure 19-6. JTAG Test Clock Input Timing



#### Figure 19-7. JTAG Test Access Port (TAP) Timing



#### Figure 19-8. JTAG TRST Timing



# 19.2.8 General-Purpose I/O

**Note:** All GPIOs are 5 V-tolerant.

| Parameter          | Parameter Name                                | Condition                         | Min | Nom | Мах | Unit |
|--------------------|---|-----------------------------------|-----|-----|-----|------|
| t <sub>GPIOR</sub> | GPIO Rise Time (from 20% to 80% of $V_{DD}$ ) | 2-mA drive                        | -   | 17  | 26  | ns   |
|                    |   | 4-mA drive                        |     | 9   | 13  | ns   |
|                    |   | 8-mA drive                        |     | 6   | 9   | ns   |
|                    |   | 8-mA drive with slew rate control |     | 10  | 12  | ns   |
| t <sub>GPIOF</sub> | GPIO Fall Time (from 80% to 20% of $V_{DD}$ ) | 2-mA drive                        | -   | 17  | 25  | ns   |
|                    |   | 4-mA drive                        |     | 8   | 12  | ns   |
|                    |   | 8-mA drive                        |     | 6   | 10  | ns   |
|                    |   | 8-mA drive with slew rate control |     | 11  | 13  | ns   |

#### Table 19-23. GPIO Characteristics


### 19.2.9 Reset

#### Table 19-24. Reset Characteristics


| Parameter No. | Parameter            | Parameter Name   | Min  | Nom | Max  | Unit |
|---------------|----------------------|--|------|-----|------|------|
| R1            | V <sub>TH</sub>      | Reset threshold  | -    | 2.0 | -    | V    |
| R2            | V <sub>BTH</sub>     | Brown-Out threshold  | 2.85 | 2.9 | 2.95 | V    |
| R3            | T <sub>POR</sub>     | Power-On Reset timeout   | -    | 10  | -    | ms   |
| R4            | T <sub>BOR</sub>     | Brown-Out timeout  | -    | 500 | -    | μs   |
| R5            | T <sub>IRPOR</sub>   | Internal reset timeout after POR   | 6    | -   | 11   | ms   |
| R6            | T <sub>IRBOR</sub>   | Internal reset timeout after BOR <sup>a</sup>                                | 0    | -   | 1    | μs   |
| R7            | T <sub>IRHWR</sub>   | Internal reset timeout after hardware reset ( $\overline{\mathtt{RST}}$ pin) | 0    | -   | 1    | ms   |
| R8            | T <sub>IRSWR</sub>   | Internal reset timeout after software-initiated system reset a               | 2.5  | -   | 20   | μs   |
| R9            | T <sub>IRWDR</sub>   | Internal reset timeout after watchdog reset <sup>a</sup>                     | 2.5  | -   | 20   | μs   |
| R10           | T <sub>VDDRISE</sub> | Supply voltage (V <sub>DD</sub> ) rise time (0V-3.3V)                        | -    | -   | 100  | ms   |
| R11           | T <sub>MIN</sub>     | Minimum RST pulse width  | 2    | -   | -    | μs   |

a. 20 \* t <sub>MOSC\_per</sub>


## Figure 19-9. External Reset Timing (RST)









#### Figure 19-11. Brown-Out Reset Timing



#### Figure 19-12. Software Reset Timing




#### Figure 19-13. Watchdog Reset Timing



# 20 Package Information

### Figure 20-1. 100-Pin LQFP Package




**Note:** The following notes apply to the package drawing.

- 1. All dimensions shown in mm.
- 2. Dimensions shown are nominal with tolerances indicated.
- 3. Foot length 'L' is measured at gage plane 0.25 mm above seating plane.

| Body +2.00 mm  | Footprint, 1.4 mm | package thickness   |
|----------------|-------------------|---------------------|
| Symbols        | Leads             | 100L                |
| A              | Max.              | 1.60                |
| A <sub>1</sub> | -                 | 0.05 Min./0.15 Max. |
| A <sub>2</sub> | ±0.05             | 1.40                |
| D              | ±0.20             | 16.00               |
| D <sub>1</sub> | ±0.05             | 14.00               |
| E              | ±0.20             | 16.00               |
| E <sub>1</sub> | ±0.05             | 14.00               |
| L              | +0.15/-0.10       | 0.60                |
| е              | Basic             | 0.50                |
| b              | +0.05             | 0.22                |
| θ              | -                 | 0°-7°               |
| ddd            | Max.              | 0.08                |
| ссс            | Max.              | 0.08                |
| JEDEC Refer    | ence Drawing      | MS-026              |
| Variation I    | Designator        | BED                 |

Figure 20-2. 108-Ball BGA Package



- Note: The following notes apply to the package drawing.
  - 1. ALL DIMENSIONS ARE IN MILLIMETERS.
  - 2. 'e' REPRESENTS THE BASIC SOLDER BALL GRID PITCH.
  - 3. 'M' REPRESENTS THE BASIC SOLDER BALL MATRIX SIZE. AND SYMBOL 'N' IS THE NUMBER OF BALLS AFTER DEPOPULATING.
  - (b' IS MEASURABLE AT THE MAXIMUM SOLDER BALL DIAMETER AFTER REFLOW PARALLEL TO PRIMARY DAIUM C.
  - ⚠ DIMENSION 'ccc' IS MEASURED PARALLEL TO PRIMARY DATUM C.
  - RIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
  - 7. PACKAGE SURFACE SHALL BE MATTE FINISH CHARMILLES 24 TO 27.
  - 8. SUBSTRATE MATERIAL BASE IS BT RESIN.
  - 9. THE OVERALL PACKAGE THICKNESS "A" ALREADY CONSIDERS COLLAPSE BALLS
  - 10. DIMENSIONING AND TOLERANCING PER ASME Y14.5M 1994.
  - $\bigwedge$  except dimension b.

| Symbols | MIN  | NOM    | MAX   |  |  |  |  |  |  |
|---------|------|--------|-------|--|--|--|--|--|--|
| A       | 1.22 | 1.36   | 1.50  |  |  |  |  |  |  |
| A1      | 0.29 | 0.34   | 0.39  |  |  |  |  |  |  |
| A3      | 0.65 | 0.70   | 0.75  |  |  |  |  |  |  |
| с       | 0.28 | 0.32   | 0.36  |  |  |  |  |  |  |
| D       | 9.85 | 10.00  | 10.15 |  |  |  |  |  |  |
| D1      | 8    | .80 BS | С     |  |  |  |  |  |  |
| E       | 9.85 | 10.00  | 10.15 |  |  |  |  |  |  |
| E1      | 8    | .80 BS | С     |  |  |  |  |  |  |
| b       | 0.43 | 0.48   | 0.53  |  |  |  |  |  |  |
| bbb     |      | .20    |       |  |  |  |  |  |  |
| ddd     |      | .12    |       |  |  |  |  |  |  |
| е       | 0    | .80 BS | С     |  |  |  |  |  |  |
| f       | -    | 0.60   | -     |  |  |  |  |  |  |
| М       |      | 12     | ·     |  |  |  |  |  |  |
| n       | 108  |        |       |  |  |  |  |  |  |
| REF: J  | EDEC | CMO-2  | 19F   |  |  |  |  |  |  |

# A Serial Flash Loader

# A.1 Serial Flash Loader

The Stellaris<sup>®</sup> serial flash loader is a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI0 interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

# A.2 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

# A.2.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris<sup>®</sup> device which is calculated as follows:

Max Baud Rate = System Clock Frequency / 16

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2\*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2\*(20/115200) or 0.35 ms.

## A.2.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See "Frame Formats" on page 318 in the SSI chapter for more information on formats for this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running

the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

# A.3 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

### A.3.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
 unsigned char ucSize;
 unsigned char ucCheckSum;
 unsigned char Data[];
};
ucSize
                               The first byte received holds the total size of the transfer including
                               the size and checksum bytes.
ucChecksum
                               This holds a simple checksum of the bytes in the data buffer only.
                               The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].
Data
                               This is the raw data intended for the device, which is formatted in
                               some form of command interface. There should be ucSize-2
                               bytes of data provided in this buffer to or from the device.
```

## A.3.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the section that describes the serial flash loader command, COMMAND\_SEND\_DATA (see "COMMAND\_SEND\_DATA (0x24)" on page 456).

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet was received correctly.

## A.3.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the

flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

## A.4 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

# A.4.1 COMMAND\_PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

Byte[0] = 0x03; Byte[1] = checksum(Byte[2]); Byte[2] = COMMAND\_PING;

The ping command has 3 bytes and the value for COMMAND\_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

# A.4.2 COMMAND\_GET\_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND\_GET\_STATUS

## A.4.3 COMMAND\_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND\_SEND\_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND\_GET\_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
```

```
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

# A.4.4 COMMAND\_SEND\_DATA (0x24)

This command should only follow a COMMAND\_DOWNLOAD command or another COMMAND\_SEND\_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND\_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND\_GET\_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

## A.4.5 COMMAND\_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

# A.4.6 COMMAND\_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND\_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND\_RESET

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

# **B** Register Quick Reference

| 31                   | 30           | 29           | 28            | 27            | 26   | 25      | 24    | 23        | 22        | 21       | 20   | 19   | 18     | 17      | 16     |
|----------------------|--------------|--------------|---------------|---------------|------|---------|-------|-----------|-----------|----------|------|------|--------|---------|--------|
| 15                   | 14           | 13           | 12            | 11            | 10   | 9       | 8     | 7         | 6         | 5        | 4    | 3    | 2      | 1       | 0      |
|                      | Control      |              |               |               |      |         |       |           |           |          |      |      |        |         |        |
|                      | 400F.E000    |              |               |               |      |         |       |           |           |          |      |      |        |         |        |
| DID0, type           | e RO, offset |              | set -         |               |      |         |       |           |           |          |      |      |        |         |        |
|                      |              | VER          |               |               |      |         |       |           |           |          |      | ASS  |        |         |        |
|                      |              |              |               | JOR           | _    |         |       |           |           |          | MI   | NOR  |        |         |        |
| PBORCTL              | ., type R/W  | , offset 0x0 | )30, reset 0: | x0000.7FF     | D    |         |       |           |           |          |      |      |        |         |        |
|                      |              |              |               |               |      |         |       |           |           |          |      |      |        |         |        |
|                      |              |              |               |               |      |         |       |           |           |          |      |      |        | BORIOR  |        |
| LDOPCTL              | ., type R/W, | offset 0x0   | 34, reset 0   | x0000.0000    |      |         |       |           |           |          |      |      |        |         |        |
|                      |              |              |               |               |      |         |       |           |           |          |      |      |        |         |        |
| <b>D</b> 10 <i>i</i> |              |              |               |               |      |         |       |           |           |          |      | V    | ADJ    |         |        |
| RIS, type            | RO, offset   | 0x050, res   | et 0x0000.0   | 000           |      |         |       |           |           |          |      |      |        |         |        |
|                      |              |              |               |               |      |         |       |           | DI LI DIO |          |      |      |        | DODDIO  |        |
|                      |              |              |               |               |      |         |       |           | PLLLRIS   |          |      |      |        | BORRIS  |        |
| IMC, type            | R/W, offset  | uxu54, re    | set 0x0000.   | 0000          |      |         |       |           |           |          |      |      |        |         |        |
|                      |              |              |               |               |      |         |       |           | DUUM      |          |      |      |        | DODINA  |        |
| MICC +               | - DM/10      | Heat and     |               | 000.0000      |      |         |       |           | PLLLIM    |          |      |      |        | BORIM   |        |
| wise, typ            | e R/W1C, o   | iiset 0x058  | o, reset ux0  | 000.0000      |      |         |       |           |           |          |      |      |        |         |        |
|                      |              |              |               |               |      |         |       |           | PLLLMIS   |          |      |      |        | BORMIS  |        |
| DESC for             |              | at 0×050     |               |               |      |         |       |           | PLLLIVII5 |          |      |      |        | BURINIS |        |
| RESC, typ            | oe R/W, offs | et uxu5C,    | reset -       |               |      |         |       | 1         |           |          |      |      |        |         |        |
|                      |              |              |               |               |      |         |       |           |           | LDO      | SW   | WDT  | BOR    | POR     | EXT    |
| DCC from             | R/W, offse   | 4.0×000 **   | a at 0x0700   | 2404          |      |         |       |           |           | LDO      | 511  | WDI  | BUR    | PUR     | EXI    |
| RCC, type            | R/W, Olise   | . 0.000, 16  | Sel 0x0780    |               |      | eve     |       |           |           |          |      |      |        |         |        |
|                      |              | PWRDN        |               | ACG<br>BYPASS |      | SYS     |       | TAL       | USESYSDIV | OSCS     | SPC  |      |        | IOSCDIS | MOSCOR |
| PLL CEC.             | type RO, of  |              | recet         | BIFASS        |      |         | ~     | AL        |           | 0300     | SKC  |      |        | 1030013 | WOSCDI |
| FLLOI G,             | type KO, of  | 1561 07004   | , 16361 -     |               |      |         |       |           |           |          |      |      |        |         |        |
|                      |              |              |               |               |      | F       |       |           |           |          |      |      | R      |         |        |
| BCC2 tur             | oe R/W, offs | ot 0x070     | rosot 0x078   | 0 2810        |      | 1       |       |           |           |          |      |      | K      |         |        |
| USERCC2              |              | et 0x070, 1  | eset 0x070    | 0.2010        | eve  | DIV2    |       |           |           |          |      |      |        |         |        |
| USERCCZ              |              | PWRDN2       |               | BYPASS2       |      |         |       | 1         |           | OSCSRC2  |      |      |        |         |        |
|                      | CFG, type    |              |               |               |      |         |       |           |           | 00001(02 |      |      |        |         |        |
|                      |              | , 01136      |               |               |      | ORIDE   |       |           |           |          |      |      |        |         |        |
|                      |              |              |               |               | 0301 |         |       |           | г         | DSOSCSRC |      |      |        |         |        |
| DID1 type            | e RO, offset | 0x004 re     | set -         |               |      |         |       |           |           | 200000   |      |      |        |         |        |
| , cjpe               | VE           |              |               |               | E    | ٩M      |       |           |           |          | PAR  | RTNO |        |         |        |
|                      | PINCOUNT     |              |               |               |      |         |       |           | TEMP      |          |      | KG   | ROHS   | QL      | IAL    |
|                      | RO, offset   |              | et 0x007F     | 002F          |      |         |       | I         |           |          |      | -    |        | 30      |        |
| , •, •, •, •         | ,            |              |               |               |      |         | SRA   | MSZ       |           |          |      |      |        |         |        |
|                      |              |              |               |               |      |         |       | SHSZ      |           |          |      |      |        |         |        |
| DC1, type            | RO, offset   | 0x010. res   | et 0x0001.7   | 71BF          |      |         |       | -         |           |          |      |      |        |         |        |
| , ., ро              | ,            |              |               |               |      |         |       |           |           |          |      |      |        |         | ADC    |
|                      | MINS         | YSDIV        |               |               |      | MAXA    | DCSPD | MPU       |           | TEMPSNS  | PLL  | WDT  | SWO    | SWD     | JTAG   |
| DC2, type            | RO, offset   |              | et 0x0307.0   | 0011          |      |         |       |           |           |          |      |      |        |         |        |
| -, ., .,             | .,           | ,            |               |               |      | COMP1   | COMP0 |           |           |          |      |      | TIMER2 | TIMER1  | TIMER0 |
|                      |              |              |               |               |      |         |       |           |           |          | SSI0 |      |        |         | UART0  |
| DC3, type            | RO, offset   | 0x018. res   | et 0x8F03.0   | 0FC0          |      |         |       |           |           |          |      |      |        |         |        |
| 32KHZ                | .,           | ,            |               | CCP3          | CCP2 | CCP1    | CCP0  |           |           |          |      |      |        | ADC1    | ADC0   |
|                      |              |              |               | C10           |      | C1MINUS | C00   | COPLUS    | COMINUS   |          |      |      |        |         |        |
|                      |              |              |               |               | 0    | 3       | 000   | 1 000 200 | 50        |          |      |      |        |         |        |

| 31                                   | 30                            | 29          | 28           | 27       | 26 | 25      | 24      | 23  | 22    | 21    | 20    | 19    | 18     | 17     | 16     |
|--------------------------------------|-------------------------------|-------------|--------------|----------|----|---------|---------|-----|-------|-------|-------|-------|--------|--------|--------|
| 15                                   | 14                            | 13          | 12           | 11       | 10 | 9       | 8       | 7   | 6     | 5     | 4     | 3     | 2      | 1      | 0      |
| DC4. type                            | RO, offset                    | 0x01C. res  | set 0x5000.  | 007F     |    |         |         | 1   |       |       |       | 1     |        |        |        |
| ,-,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | EPHY0                         |             | EMAC0        |          |    |         |         |     |       |       |       |       |        |        |        |
|                                      | 2                             |             | 2.113 1000   |          |    |         |         |     | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC  | GPIOB  | GPIOA  |
| RCGC0. f                             | ype R/W, off                  | iset 0x100  | reset 0x00   | 000040   |    |         |         |     |       |       |       |       |        |        |        |
|                                      | ., po 1.11, oli               |             | ,            |          |    |         |         |     |       |       |       |       |        |        | ADC    |
|                                      |                               |             |              |          |    | MAXAI   | DCSPD   |     |       |       |       | WDT   |        |        | 1.00   |
| SCGC0 t                              | ype R/W, off                  | set 0x110   | reset 0x00   | 000040   |    |         | 500.5   |     |       |       |       |       |        |        |        |
| 00000,1                              | <b>y</b> pe ( <b>a</b> 11, o) | Set ex i re | , 10001 0200 |          |    |         |         |     |       |       |       |       |        |        | ADC    |
|                                      |                               |             |              |          |    | ΜΑΧΑΙ   | DCSPD   |     |       |       |       | WDT   |        |        | ADO    |
|                                      | ype R/W, off                  | ent Ny120   | reset 0x00   | 000040   |    | 10000   |         |     |       |       |       |       |        |        |        |
| 00000,1                              | ype raw, on                   | 361 07 120  | , 16361 0.00 |          |    |         |         |     |       |       |       |       |        |        | ADC    |
|                                      |                               |             |              |          |    | ΜΔΧΔΙ   | DCSPD   |     |       |       |       | WDT   |        |        | ADC    |
|                                      | ype R/W, off                  | eot 0x104   | rosot 0x00   | 000000   |    | IN/2024 |         |     |       |       |       |       |        |        |        |
|                                      | .ype n/w, on                  | 381 UX 104  | , reset uxut | 00000    |    | COMP1   | COMP0   |     |       |       |       |       | TIMER2 | TIMER1 | TIMERO |
|                                      |                               |             |              |          |    |         | COIVIFU |     |       |       | SSI0  |       | TIMERZ | TIWERT | UART0  |
| SCGC4 +                              | ype R/W, off                  | ent 0-114   | rocot 0v00   | 000000   |    |         |         |     |       |       | 0010  |       |        |        | UAINTO |
| 30301, t                             | ype rov, on                   | Set UX114   | , reset uxuu |          |    | COMP1   | COMP0   |     |       |       |       |       | TIMER2 | TIMER1 | TIMERO |
|                                      |                               |             |              |          |    | COIVIPT | COIVIPU |     |       |       | SSI0  |       | TIWER2 | TIVIER | UART0  |
| DCCC4 +                              |                               | ent 0-124   | rosof 0v00   | 000000   |    |         |         |     |       |       | 0010  |       |        |        | 071(10 |
| DCGC1, t                             | ype R/W, off                  | Set UX124   | , reset uxut |          |    | 001404  | COMP0   |     |       |       |       |       | TIMEDO |        | TIMEDO |
|                                      |                               |             |              |          |    | COMP1   | COMPU   |     |       |       | SSI0  |       | TIMER2 | TIMER1 | TIMER0 |
| <b>BCCC2</b> 4                       |                               |             |              | 000000   |    |         |         |     |       |       | 3310  |       |        |        | UARTO  |
| RUGUZ, t                             | ype R/W, off                  | Set UX108   |              | 000000   |    |         |         |     |       |       |       | 1     |        |        |        |
|                                      | EPHY0                         |             | EMAC0        |          |    |         |         |     | 00100 | ODIOE | 00105 | 00100 | 00100  | ODIOD  | 00104  |
|                                      |                               |             |              |          |    |         |         |     | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC  | GPIOB  | GPIOA  |
| SCGC2, t                             | ype R/W, off                  | Set 0x118   |              | 000000   |    |         |         |     |       |       |       |       |        |        |        |
|                                      | EPHY0                         |             | EMAC0        |          |    |         |         |     | CDIOC | CDIOF | CDIOE | CDIOD | CDIOC  | CDIOD  | CDIOA  |
|                                      |                               |             |              | <u> </u> |    |         |         |     | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC  | GPIOB  | GPIOA  |
| DCGC2, t                             | ype R/W, off                  | set 0x128   |              | 1000000  |    |         |         |     |       |       |       |       |        |        |        |
|                                      | EPHY0                         |             | EMAC0        |          |    |         |         |     | 00100 | 00105 | 00105 | 00100 | 00100  | 00100  | 00104  |
|                                      |                               |             |              | <u> </u> |    |         |         |     | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC  | GPIOB  | GPIOA  |
| SRCR0, ty                            | ype R/W, off                  | set 0x040   | , reset 0x00 | 000000   |    |         |         |     |       |       |       |       |        |        |        |
|                                      |                               |             |              |          |    |         |         |     |       |       |       |       |        |        | ADC    |
|                                      |                               |             |              | <u> </u> |    |         |         |     |       |       |       | WDT   |        |        |        |
| SRCR1, ty                            | ype R/W, off                  | set 0x044   | , reset 0x00 | 000000   |    |         |         |     |       |       |       |       |        |        | 1      |
|                                      |                               |             |              |          |    | COMP1   | COMP0   |     |       |       |       |       | TIMER2 | TIMER1 | TIMER0 |
|                                      |                               |             |              |          |    |         |         |     |       |       | SSI0  |       |        |        | UART0  |
| SRCR2, ty                            | ype R/W, off                  | set 0x048   |              | 000000   |    |         |         |     |       |       |       |       |        |        |        |
|                                      | EPHY0                         |             | EMAC0        |          |    |         |         |     |       |       |       |       |        |        | a=:    |
|                                      |                               |             |              |          |    |         |         |     | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC  | GPIOB  | GPIOA  |
|                                      | I Memory                      |             |              |          |    |         |         |     |       |       |       |       |        |        |        |
|                                      | Registers<br>400F.D000        | (Flash      | Control      | Offset)  |    |         |         |     |       |       |       |       |        |        |        |
| FMA, type                            | e R/W, offse                  | t 0x000, re | set 0x0000   | .0000    |    |         |         |     |       |       |       |       |        |        |        |
|                                      |                               |             |              |          |    |         |         |     |       |       |       |       |        |        | OFFSET |
|                                      |                               |             |              |          |    |         | OFI     | SET |       |       |       |       |        |        |        |
| FMD, type                            | e R/W, offse                  | t 0x004, re | eset 0x0000  | .0000    |    |         |         |     |       |       |       |       |        |        |        |
|                                      |                               |             |              |          |    |         | D       | ATA |       |       |       |       |        |        |        |
|                                      |                               |             |              |          |    |         | D       | ATA |       |       |       |       |        |        |        |
| FMC, type                            | e R/W, offse                  | t 0x008, re | eset 0x0000  | .0000    |    |         |         |     |       |       |       |       |        |        | ·      |
|                                      |                               |             |              |          |    |         | WF      | KEY |       |       |       |       |        |        |        |
|                                      |                               |             |              |          |    |         |         |     |       |       |       | СОМТ  | MERASE | ERASE  | WRITE  |
|                                      |                               |             |              |          |    |         |         |     |       |       |       | I     |        |        | J      |

| 31         | 30  | 29          | 28                        | 27          | 26        | 25      | 24      | 23     | 22 | 21 | 20 | 19  | 18 | 17    | 16    |
|------------|---|-------------|---------------------------|-------------|-----------|---------|---------|--------|----|----|----|-----|----|-------|-------|
| 15         | 30<br>14                                      | 29<br>13    | 12                        | 11          | 10        | 25<br>9 | 24<br>8 | 23     | 6  | 5  | 20 | 3   | 18 | 17    | 0     |
|            | pe RO, offs                                   |             |                           |             | 10        | 0       | Ŭ       | 1 '    | Ŭ  | Ŭ  | -  | Ů   | -  |       |       |
| , . ,      | <b>,</b> ,                                    |             |                           |             |           |         |         |        |    |    |    |     |    |       |       |
|            |   |             |                           |             |           |         |         |        |    |    |    |     |    | PRIS  | ARIS  |
| FCIM, typ  | e R/W, offs                                   | et 0x010, r | eset 0x000                | 0.0000      |           |         |         |        |    |    |    |     |    |       |       |
|            |   |             |                           |             |           |         |         |        |    |    |    |     |    |       |       |
|            |   |             |                           |             |           |         |         |        |    |    |    |     |    | PMASK | AMASK |
| FCMISC,    | type R/W1C                                    | , offset 0x | (014, reset (             | 0x0000.000  | 0         |         |         |        |    |    |    |     |    |       |       |
|            |   |             |                           |             |           |         |         |        |    |    |    |     |    |       |       |
|            |   |             |                           |             |           |         |         |        |    |    |    |     |    | PMISC | AMISC |
|            | I Memory                                      |             |                           |             |           |         |         |        |    |    |    |     |    |       |       |
|            | Registers                                     |             | m Contro                  | ol Offset   | :)        |         |         |        |    |    |    |     |    |       |       |
|            | 400F.E000                                     |             |                           |             |           |         |         |        |    |    |    |     |    |       |       |
| USECRL,    | type R/W, c                                   | offset 0x14 | 10, reset 0x <sup>.</sup> | 18          |           |         |         |        |    |    |    |     |    |       |       |
|            |   |             |                           |             |           |         |         |        |    |    |    |     |    |       |       |
|            | type R/W, c                                   | ffa at 0x42 | 0 and 0x20                | 0           |           |         |         |        |    |    | 0: | SEC |    |       |       |
| FINIFRED,  | type R/w, c                                   | Jiiset 0x13 |                           | o, reset ox | FFFF.FFFF |         | DEAD    | ENABLE |    |    |    |     |    |       |       |
|            |   |             |                           |             |           |         |         | ENABLE |    |    |    |     |    |       |       |
| EMPPE0     | type R/W, o                                   | offset 0x13 | 4 and 0x40                | 0. reset 0x | FFFFFFF   |         |         |        |    |    |    |     |    |       |       |
|            | <b>.</b> ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, |             |                           | o, 10001 o. |           |         | PROG    | ENABLE |    |    |    |     |    |       |       |
|            |   |             |                           |             |           |         |         | ENABLE |    |    |    |     |    |       |       |
| USER_D     | 3G, type R/V                                  | N, offset 0 | x1D0, reset               | 0xFFFF.FF   | FE        |         |         | -      |    |    |    |     |    |       |       |
| NW         |   |             |                           |             |           |         |         | DATA   |    |    |    |     |    |       |       |
|            |   |             |                           |             |           | D       | ATA     |        |    |    |    |     |    | DBG1  | DBG0  |
| USER_R     | EG0, type R                                   | /W, offset  | 0x1E0, rese               | et 0xFFFF.F | FFF       |         |         |        |    |    |    |     |    |       |       |
| NW         |   |             |                           |             |           |         |         | DATA   |    |    |    |     |    |       |       |
|            |   |             |                           |             |           |         | D       | ATA    |    |    |    |     |    |       |       |
| USER_R     | EG1, type R                                   | /W, offset  | 0x1E4, rese               | et 0xFFFF.F | FFF       |         |         |        |    |    |    |     |    |       |       |
| NW         |   |             |                           |             |           |         |         | DATA   |    |    |    |     |    |       |       |
|            |   |             |                           |             |           |         | D,      | ATA    |    |    |    |     |    |       |       |
| FMPRE1,    | type R/W, c                                   | offset 0x20 | 4, reset 0x0              | 0000.FFFF   |           |         |         |        |    |    |    |     |    |       |       |
|            |   |             |                           |             |           |         |         | ENABLE |    |    |    |     |    |       |       |
|            |   |             |                           |             |           |         | READ_   | ENABLE |    |    |    |     |    |       |       |
| FMPRE2,    | type R/W, c                                   | offset 0x20 | 18, reset 0x0             | 0000.0000   |           |         |         |        |    |    |    |     |    |       |       |
|            |   |             |                           |             |           |         |         |        |    |    |    |     |    |       |       |
| FMDDE?     |   | offect Avan | C report Ov               | 0000 0000   |           |         | NEAD_   | ENABLE |    |    |    |     |    |       |       |
| I WIF REJ, | type R/W, c                                   |             | o, reset UX               |             |           |         | READ    | ENABLE |    |    |    |     |    |       |       |
|            |   |             |                           |             |           |         |         | ENABLE |    |    |    |     |    |       |       |
| FMPPE1     | type R/W, o                                   | offset 0x40 | 4. reset 0×(              | 0000.FFFF   |           |         |         |        |    |    |    |     |    |       |       |
| ,          |   |             | ,                         |             |           |         | PROG    | ENABLE |    |    |    |     |    |       |       |
|            |   |             |                           |             |           |         |         |        |    |    |    |     |    |       |       |
| FMPPE2,    | type R/W, o                                   | offset 0x40 | 8, reset 0x(              | 0000.0000   |           |         |         | -      |    |    |    |     |    |       |       |
| ,          |   |             |                           |             |           |         | PROG    | ENABLE |    |    |    |     |    |       |       |
|            |   |             |                           |             |           |         |         | ENABLE |    |    |    |     |    |       |       |
| FMPPE3,    | type R/W, o                                   | offset 0x40 | C, reset 0x               | 0000.0000   |           |         |         |        |    |    |    |     |    |       |       |
|            |   |             |                           |             |           |         | PROG_   | ENABLE |    |    |    |     |    |       |       |
|            |   |             |                           |             |           |         |         |        |    |    |    |     |    |       |       |

| 31   | 30   | 29   | 28  | 27          | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19  | 18 | 17 | 16 |
|--|--|--|---|-------------|----|----|----|----|----|----|----|-----|----|----|----|
| 15   | 14   | 13   | 12  | 11          | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3   | 2  | 1  | 0  |
| GPIO Por<br>GPIO Por<br>GPIO Por<br>GPIO Por<br>GPIO Por<br>GPIO Por | -Purpos<br>t A base:<br>t B base:<br>t C base:<br>t D base:<br>t E base:<br>t F base:<br>t G base: | 0x4000.4<br>0x4000.5<br>0x4000.6<br>0x4000.7<br>0x4002.4<br>0x4002.5 | 000<br>000<br>000<br>000<br>000<br>000<br>000 | (GPIOs)     |    | '  |    |    |    |    |    |     |    |    |    |
|  |  |  |   | x0000.0000  | )  |    |    |    |    |    |    | 1   |    |    |    |
|  |  |  |   |             |    |    |    |    |    |    | D  | ATA |    |    |    |
| gpiodir, t   | ype R/W, c   | offset 0x40  | 0, reset 0x(                                  | 0000.0000   |    |    |    |    |    |    |    |     |    |    |    |
|  |  |  |   |             |    |    |    |    |    |    | C  | DIR |    |    |    |
| GPIOIS, ty   | perk/ww,on   | set ux4u4,   | , reset 0x00                                  | 00.0000     |    |    |    |    |    |    |    |     |    |    |    |
| GPIOIBE, t   | ype R/W, c   | offset 0x40  | 8, reset 0x(                                  | 0000.0000   |    |    |    |    |    |    |    | IS  |    |    |    |
|  |  |  |   |             |    |    |    |    |    |    |    | BE  |    |    |    |
| GPIOIEV, t   | ype R/W, o   | ffset 0x40   | C, reset 0x(                                  | 0000.0000   |    |    |    |    |    |    |    |     |    |    |    |
|  |  |  |   |             |    |    |    |    |    |    | I  | EV  |    |    |    |
| gpioim, ty   | pe R/W, of   | fset 0x410   | , reset 0x00                                  | 000.000     |    |    |    |    |    |    |    |     |    |    |    |
| GPIORIS, t   | ype RO, of   | fset 0x414   | , reset 0x0                                   | 000.0000    |    |    |    |    |    |    | II | ME  |    |    |    |
|  |  |  |   |             |    |    |    |    |    |    | F  | RIS |    |    |    |
| GPIOMIS, 1   | type RO, o   | ffset 0x418  | 3, reset 0x0                                  | 000.0000    |    |    | 1  |    |    |    |    |     |    |    |    |
|  |  |  |   |             |    |    |    |    |    |    | N  | /IS |    |    |    |
| GPIOICR, t   | ype W1C,   | offset 0x4 <sup>,</sup>  | 1C, reset 0                                   | k0000.0000  |    |    |    |    |    |    |    |     |    |    |    |
|  | 1. A   | N - 55 4 0   | 400   |             |    |    |    |    |    |    |    | IC  |    |    |    |
| SPIUAFSE   | .∟, τype R/\   | w, onset 0   | x420, reset                                   | -           |    |    |    |    |    |    |    |     |    |    |    |
| GPIODR2R   | R, type R/W  | , offset 0x  | 500, reset (                                  | 0x0000.00F  | F  |    |    |    |    |    | AF | SEL |    |    |    |
|  |  |  |   |             |    |    |    |    |    |    |    | RV2 |    |    |    |
| GPIODR4R   | R, type R/W  | , offset 0x  | 504, reset (                                  | )x0000.000  | )  |    |    |    |    |    |    |     |    |    |    |
|  |  |  |   |             |    |    |    |    |    |    | DI | RV4 |    |    |    |
| GPIODR8R   | R, type R/W  | , offset 0x  | 508, reset (                                  | )x0000.000( | )  |    |    |    |    |    |    |     |    |    |    |
| CRICORE  | tune Dati  | offe -4 0=   | 00  |             |    |    |    |    |    |    | DI | RV8 |    |    |    |
| GPIOODR,   | type R/W,  | onset 0x5  | uc, reset 0                                   | x0000.0000  |    |    |    |    |    |    |    |     |    |    |    |
| GPIOPUR,   | type R/W,  | offset 0x5   | 10, reset -                                   |             |    |    |    |    |    |    | 0  | DE  |    |    |    |
|  |  |  |   |             |    |    |    |    |    |    |    |     |    |    |    |
|  |  |  |   |             |    |    |    |    |    |    | Р  | UE  |    |    |    |

|           |   |                         |              | 07           |          | 05      |         |         |         |         |         | 10      | 10      |         | 10      |
|-----------|---|-------------------------|--------------|--------------|----------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| 31<br>15  | 30<br>14                                | 29<br>13                | 28<br>12     | 27<br>11     | 26<br>10 | 25<br>9 | 24<br>8 | 23<br>7 | 22<br>6 | 21<br>5 | 20<br>4 | 19<br>3 | 18<br>2 | 17<br>1 | 16<br>0 |
|           | , type R/W,                             |                         |              |              |          | Ū       | Ū       |         | Ū       | 0       |         |         | -       |         |         |
|           | , .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, |                         |              |              |          |         |         |         |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         | PI      | DE      |         |         |         |
| GPIOSLR   | , type R/W,                             | offset 0x5 <sup>,</sup> | 18, reset 0x | <0000.0000   |          |         |         | 1       |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         | S       | RL      |         |         |         |
| GPIODEN   | , type R/W,                             | offset 0x5              | 1C, reset -  |              |          |         |         |         |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         | DI      | EN      |         |         |         |
| GPIOLOC   | K, type R/V                             | l, offset 0x            | 520, reset   | 0x0000.000   | 1        |         |         |         |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         | OCK     |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         | LC      | OCK     |         |         |         |         |         |         |         |
| GPIOCR,   | type -, offse                           | et 0x524, re            | eset -       | 1            |          |         |         | 1       |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         | C       | R       |         |         |         |
| GPIOPeri  | phID4, type                             | RU, offset              | UXFD0, re    | set 0x0000.  | 0000     |         |         |         |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         |         | <br>D4  |         |         |         |
| CRIORaria | phID5, type                             | PO offoot               |              |              | 0000     |         |         |         |         |         | FI      | D4      |         |         |         |
| GFIOFell  | рпірэ, туре                             | RO, Olisei              | UXFD4, 18    |              | 0000     |         |         |         |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         | PI      | <br>D5  |         |         |         |
| GPIOPeri  | phID6, type                             | RO. offset              | 0xFD8, re    | set 0x0000.  | 0000     |         |         |         |         |         |         |         |         |         |         |
|           | p <b>_ c</b> , <b>c</b> , pe            |                         |              |              |          |         |         |         |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         | PI      | D6      |         |         |         |
| GPIOPeri  | phID7, type                             | RO, offset              | 0xFDC, re    | set 0x0000   | .0000    |         |         | 1       |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         | PI      | D7      |         |         |         |
| GPIOPeri  | phID0, type                             | RO, offset              | 0xFE0, res   | set 0x0000.  | 0061     |         |         |         |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         | PI      | D0      |         |         |         |
| GPIOPeri  | phID1, type                             | RO, offset              | 0xFE4, res   | set 0x0000.  | 0000     | -       |         | -       |         |         | -       |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         | PI      | D1      |         |         |         |
| GPIOPeri  | phID2, type                             | RO, offset              | 0xFE8, res   | set 0x0000.  | 0018     |         |         |         |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         | PI      | D2      |         |         |         |
| GPIOPeri  | phID3, type                             | RU, offset              | UXFEC, re    | set uxuuuu.  | 0001     |         |         |         |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         | PI      | <br>D3  |         |         |         |
| GPIOPCA   | IIID0, type F                           | RO, offset              | XFF0, rese   | et 0x0000 0  | 00D      |         |         | 1       |         |         |         | - •     |         |         |         |
| 51 151 06 |   |                         |              |              |          |         |         |         |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         | CI      | D0      |         |         |         |
| GPIOPCe   | IIID1, type F                           | RO, offset (            | 0xFF4, rese  | et 0x0000.00 | DF0      |         |         | 1       |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         | CI      | D1      |         |         |         |
| GPIOPCe   | IIID2, type F                           | RO, offset              | 0xFF8, rese  | et 0x0000.0  | 005      |         |         |         |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         | CI      | D2      |         |         |         |
| GPIOPCe   | IIID3, type F                           | RO, offset              | 0xFFC, res   | et 0x0000.0  | 0B1      |         |         |         |         |         |         |         |         |         | _       |
|           |   |                         |              |              |          |         |         |         |         |         |         |         |         |         |         |
|           |   |                         |              |              |          |         |         |         |         |         | CI      | D3      |         |         |         |

| 31       | 30                       | 29           | 28           | 27          | 26           | 25         | 24         | 23                | 22          | 21    | 20    | 19      | 18      | 17      | 16      |
|----------|--------------------------|--------------|--------------|-------------|--------------|------------|------------|-------------------|-------------|-------|-------|---------|---------|---------|---------|
| 15       | 14                       | 13           | 12           | 11          | 10           | 9          | 8          | 7                 | 6           | 5     | 4     | 3       | 2       | 1       | 0       |
| Genera   | I-Purpos                 | e Timers     | S            |             |              |            |            | 1                 |             |       |       | 1       |         |         |         |
| Timer0 b | ase: 0x400               | 03.0000      |              |             |              |            |            |                   |             |       |       |         |         |         |         |
|          | ase: 0x400<br>ase: 0x400 |              |              |             |              |            |            |                   |             |       |       |         |         |         |         |
|          | G, type R/W,             |              | 00. reset 0  | ×0000.0000  | )            |            |            |                   |             |       |       |         |         |         |         |
|          | e, ij pe i i i i         |              |              |             | -            |            |            |                   |             |       |       |         |         |         |         |
|          |                          |              |              |             |              |            |            |                   |             |       |       |         |         | GPTMCFG | i       |
| GPTMTA   | MR, type R/V             | V, offset 0x | 004, reset   | 0x0000.00   | 00           |            |            | 1                 |             |       |       | 1       |         |         |         |
|          |                          |              |              |             |              |            |            |                   |             |       |       |         |         |         |         |
|          |                          |              |              |             |              |            |            |                   |             |       |       | TAAMS   | TACMR   | TA      | MR      |
| GPTMTB   | MR, type R/\             | V, offset 0x | 008, reset   | 0x0000.00   | 00           |            |            |                   |             |       |       |         |         |         |         |
|          |                          |              |              |             |              |            |            |                   |             |       |       |         |         |         |         |
|          |                          |              |              |             |              |            |            |                   |             |       |       | TBAMS   | TBCMR   | ТВ      | MR      |
| GPTMCTI  | _, type R/W,             | offset 0x00  | UC, reset 0  | x0000.0000  | )            |            |            |                   |             |       |       |         |         |         |         |
|          | TBPWML                   | TBOTE        |              | TBE         | /ENIT        | TBSTALL    | TBEN       |                   | TAPWML      | TAOTE | RTCEN |         | /ENT    | TASTALL | TAEN    |
| GPTMIME  | R, type R/W,             | -            | 18 recet Av  |             |              | IDGIALL    | IDEN       |                   |             | IAUTE | NIGEN |         |         | INGIALL | IAEN    |
|          | ς, τγρα κ/ νν,           | onset 0XU    | io, reset 0x |             |              |            |            |                   |             |       |       |         |         |         |         |
|          |                          |              |              |             | CBEIM        | CBMIM      | TBTOIM     |                   |             |       |       | RTCIM   | CAEIM   | CAMIM   | TATOIM  |
| GPTMRIS  | , type RO, c             | ffset 0x010  | C, reset 0x( | 0000.0000   |              |            |            |                   |             |       |       | I       |         |         |         |
|          |                          |              |              |             |              |            |            |                   |             |       |       |         |         |         |         |
|          |                          |              |              |             | CBERIS       | CBMRIS     | TBTORIS    |                   |             |       |       | RTCRIS  | CAERIS  | CAMRIS  | TATORIS |
| GPTMMIS  | s, type RO, o            | offset 0x020 | 0, reset 0x( | 0000.0000   |              |            |            |                   |             |       |       |         |         |         |         |
|          |                          |              |              |             |              |            |            |                   |             |       |       |         |         |         |         |
|          |                          |              |              |             | CBEMIS       | CBMMIS     | TBTOMIS    |                   |             |       |       | RTCMIS  | CAEMIS  | CAMMIS  | TATOMIS |
| GPTMICR  | l, type W1C,             | offset 0x0   | 24, reset 0  | x0000.0000  | )            |            |            |                   |             |       |       |         |         |         |         |
|          |                          |              |              |             |              |            |            |                   |             |       |       |         |         |         |         |
|          |                          |              |              |             |              |            | TBTOCINT   | = (00.1.1)        |             |       |       | RTCCINT | CAECINT | CAMCINT | TATOCIN |
| GPIMIAI  | LR, type R/\             | V, offset Ux | (028, reset  | 0X0000.FF   | FF (16-bit i | mode) and  |            | FF (32-bit<br>LRH | mode)       |       |       |         |         |         |         |
|          |                          |              |              |             |              |            |            | LRL               |             |       |       |         |         |         |         |
| GPTMTBI  | LR, type R/              | N. offset 0x | 02C. reset   | 0x0000.FF   | FF           |            |            |                   |             |       |       |         |         |         |         |
|          |                          | .,           |              |             |              |            |            |                   |             |       |       |         |         |         |         |
|          |                          |              |              |             |              |            | TBI        | l<br>LRL          |             |       |       |         |         |         |         |
| GPTMTA   | MATCHR, ty               | pe R/W, off  | set 0x030,   | reset 0x00  | 00.FFFF (1   | 6-bit mode | ) and 0xFF | FF.FFFF (3        | 32-bit mode | )     |       |         |         |         |         |
|          |                          |              |              |             |              |            | TAN        | <b>/</b> RH       |             |       |       |         |         |         |         |
|          |                          |              |              |             |              |            | TAN        | MRL               |             |       |       |         |         |         |         |
| GPTMTB   | MATCHR, ty               | pe R/W, off  | fset 0x034,  | reset 0x00  | 00.FFFF      |            |            |                   |             |       |       |         |         |         |         |
|          |                          |              |              |             |              |            |            |                   |             |       |       |         |         |         |         |
|          |                          |              |              |             |              |            | TBN        | MRL               |             |       |       |         |         |         |         |
| GPTMTAF  | PR, type R/V             | V, offset 0x | 038, reset   | 0x0000.000  | 0            |            |            | 1                 |             |       |       |         |         |         |         |
|          |                          |              |              |             |              |            |            |                   |             |       | TAI   |         |         |         |         |
| GPTMTP   | PR, type R/V             | V offect 0v  | 030 meet     | 0x0000.00   | 00           |            |            |                   |             |       | IAI   | PSR     |         |         |         |
| GEINIB   | -к, црек/и               | , onset ux   | , reset      | 0.000.00    | 00           |            |            |                   |             |       |       |         |         |         |         |
|          |                          |              |              |             |              |            |            |                   |             |       | TBI   | <br>PSR |         |         |         |
| GPTMTAF  | PMR, type R              | /W, offset 0 | )x040, rese  | t 0x0000.0  | 000          |            |            | 1                 |             |       |       |         |         |         |         |
|          |                          |              | ,            |             |              |            |            |                   |             |       |       |         |         |         |         |
|          |                          |              |              |             |              |            |            |                   |             |       | TAP   | SMR     |         |         |         |
| GPTMTB   | PMR, type R              | /W, offset ( | 0x044, rese  | et 0x0000.0 | 000          |            |            |                   |             |       |       |         |         |         |         |
|          |                          |              |              |             |              |            |            |                   |             |       |       |         |         |         |         |
|          |                          |              |              |             |              |            |            |                   |             |       | TBP   | SMR     |         |         |         |

| 31         | 30                                      | 29           | 28           | 27             | 26         | 25         | 24       | 23             | 22  | 21 | 20 | 19       | 18 | 17    | 16     |
|------------|---|--------------|--------------|----------------|------------|------------|----------|----------------|-----|----|----|----------|----|-------|--------|
| 15         | 14                                      | 13           | 12           | 11             | 10         | 9          | 8        | 7              | 6   | 5  | 4  | 3        | 2  | 1     | 0      |
| GPTMTAR,   | type RO,                                | offset 0x0   | 48, reset 0x | 0000.FFFF      | (16-bit mo | de) and 0x | FFFF.FFF | (32-bit mo     | de) |    |    | 1        |    |       |        |
|            |   |              |              |                |            |            |          | RH             |     |    |    |          |    |       |        |
|            |   |              |              |                |            |            | T/       | RL             |     |    |    |          |    |       |        |
| SPTMTBR,   | , type RO,                              | offset 0x0   | 4C, reset 0  | x0000.FFFF     | -          |            |          | 1              |     |    |    | 1        |    |       |        |
|            |   |              |              |                |            |            | т        | <br>BRL        |     |    |    |          |    |       |        |
| Watchdo    | og Timo                                 | <b>r</b>     |              |                |            |            |          |                |     |    |    |          |    |       |        |
| Base 0x40  |   |              |              |                |            |            |          |                |     |    |    |          |    |       |        |
| WDTLOAD    | , type R/W                              | l, offset 0x | 000, reset 0 | xFFFF.FFF      | F          |            |          |                |     |    |    |          |    |       |        |
|            |   |              |              |                |            |            | WD.      | FLoad          |     |    |    |          |    |       |        |
|            |   |              |              |                |            |            | WD.      | FLoad          |     |    |    |          |    |       |        |
| WDTVALUI   | E, type RC                              | ), offset 0x | 004, reset ( | xFFFF.FFF      | F          |            |          |                |     |    |    |          |    |       |        |
|            |   |              |              |                |            |            |          | Value<br>Value |     |    |    |          |    |       |        |
| WDTCTL. t  | vpe R/W.                                | offset 0x00  | 8, reset 0x  | 0000.0000      |            |            | VVD      | value          |     |    |    |          |    |       |        |
|            | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, |              | .,           |                |            |            |          |                |     |    |    |          |    |       |        |
|            |   |              |              |                |            |            |          |                |     |    |    |          |    | RESEN | INTEN  |
| WDTICR, ty | ype WO, o                               | ffset 0x000  | C, reset -   |                |            |            |          |                |     |    |    |          |    |       |        |
|            |   |              |              |                |            |            |          | IntClr         |     |    |    |          |    |       |        |
|            |   | Fa at 0-040  |              | 000 0000       |            |            | WD       | IntClr         |     |    |    |          |    |       |        |
| WDTRIS, ty | ype RO, of                              | tset 0x010   | , reset 0x00 | 000.0000       |            |            |          |                |     |    |    |          |    |       |        |
|            |   |              |              |                |            |            |          |                |     |    |    |          |    |       | WDTRIS |
| WDTMIS, ty | ype RO, o                               | ffset 0x014  | , reset 0x0  | 000.0000       |            |            |          | 1              |     |    |    | 1        |    |       |        |
|            |   |              |              |                |            |            |          |                |     |    |    |          |    |       |        |
|            |   |              |              |                |            |            |          |                |     |    |    |          |    |       | WDTMI  |
| WDTTEST,   | type R/W,                               | offset 0x4   | 18, reset 0  | x0000.0000     |            |            |          | 1              |     |    |    | 1        |    |       |        |
|            |   |              |              |                |            |            | STALL    |                |     |    |    |          |    |       |        |
| WDTLOCK    | . type R/W                              | . offset 0x  | C00, reset ( | <br>0x0000.000 | 0          |            | OTALL    |                |     |    |    |          |    |       |        |
|            |   |              | ,            |                |            |            | WD       | FLock          |     |    |    |          |    |       |        |
|            |   |              |              |                |            |            | WD       | FLock          |     |    |    |          |    |       |        |
| WDTPeriph  | nID4, type                              | RO, offset   | 0xFD0, res   | et 0x0000.     | 0000       |            |          |                |     |    | ,  |          | ,  |       |        |
|            |   |              |              |                |            |            |          |                |     |    |    |          |    |       |        |
| WDTBorink  |   | PO offect    |              | ot 0×0000      | 0000       |            |          |                |     |    | Р  | D4       |    |       |        |
| vvDTPeripi | iiD5, type                              | KO, Olisel   | 0xFD4, res   |                | 0000       |            |          |                |     |    |    |          |    |       |        |
|            |   |              |              |                |            |            |          |                |     |    | P  | I<br>ID5 |    |       |        |
| WDTPeriph  | nID6, type                              | RO, offset   | 0xFD8, res   | et 0x0000.     | 0000       | 1          |          | 1              |     |    |    |          |    |       |        |
|            |   |              |              |                |            |            |          |                |     |    |    |          |    |       |        |
|            |   |              |              |                |            |            |          |                |     |    | Р  | D6       |    |       |        |
| WDTPeriph  | nID7, type                              | RO, offset   | 0xFDC, res   | set 0x0000.    | .0000      |            |          |                |     |    |    |          |    |       |        |
|            |   |              |              |                |            |            |          |                |     |    | P  | <br> D7  |    |       |        |
| WDTPerip   | nID0, type                              | RO, offset   | 0xFE0, res   | et 0x0000.     | 0005       |            |          | I              |     |    |    |          |    |       |        |
|            |   |              |              |                |            |            |          |                |     |    |    |          |    |       |        |
|            |   |              |              |                |            |            |          |                |     |    | P  | D0       |    |       |        |
| WDTPeriph  | nID1, type                              | RO, offset   | 0xFE4, res   | et 0x0000.     | 0018       |            |          |                |     |    |    |          |    |       |        |
|            |   |              |              |                |            |            |          |                |     |    | _  |          |    |       |        |
| WDTRovin   | 102 6/0-                                | PO offort    |              | ot 0x0000      | 0018       |            |          |                |     |    | Р  | D1       |    |       |        |
| no renpr   | noz, type                               | NO, onset    | 0xFE8, res   | et 020000.     | 0010       |            |          |                |     |    |    |          |    |       |        |
|            |   |              |              |                |            |            |          |                |     |    |    | I<br>ID2 |    |       |        |

| 31  | 30  | 29  | 28  | 27          | 26   | 25   | 24   | 23  | 22  | 21 | 20   | 19    | 18    | 17    | 16                |
|---|---|---|---|-------------|------|------|------|-----|-----|----|------|-------|-------|-------|-------------------|
| 15  | 14  | 13  | 12  | 11          | 10   | 9    | 8    | 7   | 6   | 5  | 4    | 3     | 2     | 1     | 0                 |
| WDTPerip                                    | hID3, type  | RO, offset  | 0xFEC, res  | et 0x0000.  | 0001 |      |      |     |     |    |      | 1     |       |       |                   |
| -   |   |   |   |             |      |      |      |     |     |    |      |       |       |       |                   |
|   |   |   |   |             |      |      |      |     |     |    | PI   | D3    |       |       |                   |
| WDTPCell                                    | ID0, type R   | O, offset 0                                       | xFF0, reset   | t 0x0000.00 | 00D  |      |      |     |     |    |      |       |       |       |                   |
|   |   |   |   |             |      |      |      |     |     |    |      |       |       |       |                   |
|   |   |   |   |             |      |      |      |     |     |    | CI   | D0    |       |       |                   |
| WDTPCell                                    | ID1, type R   | O, offset 0                                       | xFF4, reset   | t 0x0000.00 | DF0  |      |      |     |     |    |      |       |       |       |                   |
|   |   |   |   |             |      |      |      |     |     |    |      |       |       |       |                   |
|   |   |   |   |             |      |      |      |     |     |    | CI   | D1    |       |       |                   |
| WDTPCell                                    | ID2, type R   | O, offset 0                                       | xFF8, reset   | t 0x0000.00 | 005  |      |      |     |     |    |      |       |       |       |                   |
|   |   |   |   |             |      |      |      |     |     |    |      |       |       |       |                   |
|   |   |   |   |             |      |      |      |     |     |    | CI   | D2    |       |       |                   |
| WDTPCell                                    | ID3, type R   | O, offset 0                                       | xFFC, rese  | t 0x0000.0  | 0B1  |      |      |     |     |    |      |       |       |       |                   |
|   |   |   |   |             |      |      |      |     |     |    |      |       |       |       |                   |
|   |   |   |   |             |      |      |      |     |     |    | CI   | D3    |       |       |                   |
| Analog-                                     | to-Digita   | al Conve  | erter (AD   | C)          |      |      |      |     |     |    |      |       |       |       |                   |
| Base 0x4                                    | 003.8000  |   |   |             |      |      |      |     |     |    |      |       |       |       |                   |
| ADCACTS                                     | S, type R/V   | V, offset 0x                                      | 000, reset  | 0x0000.00   | 00   |      |      |     |     |    |      |       |       |       |                   |
|   |   |   |   |             |      |      |      |     |     |    |      |       |       |       |                   |
|   |   |   |   |             |      |      |      |     |     |    |      | ASEN3 | ASEN2 | ASEN1 | ASEN0             |
| ADCRIS, ty                                  | ype RO, of  | fset 0x004,                                       | reset 0x00  | 00.0000     |      |      |      |     |     |    |      |       |       |       |                   |
|   |   |   |   |             |      |      |      |     |     |    |      |       |       |       |                   |
|   |   |   |   |             |      |      |      |     |     |    |      | INR3  | INR2  | INR1  | INR0              |
| ADCIM, typ                                  | pe R/W, off   | set 0x008,  | reset 0x00  | 00.000      |      |      |      |     |     |    |      |       |       |       |                   |
|   |   |   |   |             |      |      |      |     |     |    |      |       |       |       |                   |
|   |   |   |   |             |      |      |      |     |     |    |      | MASK3 | MASK2 | MASK1 | MASK0             |
| ADCISC, ty                                  | ype R/W1C   | , offset 0x                                       | 00C, reset (  | 0x0000.000  | 0    |      |      |     |     |    |      |       |       |       |                   |
|   |   |   |   |             |      |      |      |     |     |    |      | 1010  | INIO  | 1514  | 10.10             |
|   |   |   |   |             |      |      |      |     |     |    |      | IN3   | IN2   | IN1   | IN0               |
| ADCOSTA                                     | I, type R/W   | /1C, offset                                       | 0x010, res  | et 0x0000.0 | 0000 |      |      |     |     |    |      | 1     |       |       |                   |
|   |   |   |   |             |      |      |      |     |     |    |      | OV3   | OV2   | OV1   | OV0               |
| ADCEMUN                                     | ( trune D/M   | offe of Ovf                                       | 14  | *****       | 0    |      |      |     |     |    |      | 003   | 072   | 001   | 000               |
| ADCEMUX                                     | , type R/W  | , offset uxu                                      | )14, reset 0  | x0000.000   | U    |      |      |     |     |    |      |       |       |       |                   |
|   | EN  | 13  |   |             | F    | M2   |      |     | F   | M1 |      |       | F     | M0    |                   |
|   |   | //5   |   |             |      |      |      |     | L   |    |      |       |       | vio   |                   |
| ADCUSTAT                                    | T type R/M  | 11C offect  | 0v018 ros   |             |      |      |      |     |     |    |      |       |       | ,     |                   |
| ADCUSTA                                     | T, type R/W   | /1C, offset                                       | 0x018, res  | et 0x0000.0 |      |      |      |     |     |    |      |       |       |       |                   |
| ADCUSTA                                     | T, type R/W   | /1C, offset                                       | 0x018, res  | et 0x0000.0 |      |      |      |     |     |    |      | UV3   | UV2   | UV1   | UV0               |
|   |   |   |   |             |      |      |      |     |     |    |      | UV3   | UV2   | UV1   | UV0               |
| ADCUSTA                                     |   |   |   |             |      |      |      |     |     |    |      | UV3   | UV2   | UV1   | UV0               |
|   |   | l, offset 0x(                                     | 020, reset 0  |             |      | S    | S2   |     |     | S  | S1   | UV3   | UV2   |       |                   |
| ADCSSPR                                     | I, type R/W   | l, offset 0xl                                     | <b>020, reset 0</b><br>63   |             |      | S    | S2   |     |     | S  | S1   | UV3   | UV2   |       | UV0<br>S0         |
|   | I, type R/W   | l, offset 0xl                                     | <b>020, reset 0</b><br>63   |             |      | S    | S2   |     |     | S  | S1   | UV3   | UV2   |       |                   |
| ADCSSPR                                     | I, type R/W   | l, offset 0xl                                     | <b>020, reset 0</b><br>63   |             |      | S    | S2   |     |     | S  | S1   | UV3   | UV2   |       |                   |
| ADCSSPR                                     | I, type R/W<br>type WO, o                               | /, offset 0xi<br>St<br>offset 0x02                | 020, reset 0<br>63<br>8, reset -  | )x0000.321  |      | S    | S2   |     |     | S  | S1   |       |       | S     | S0                |
| ADCSSPR<br>ADCPSSI,                         | I, type R/W<br>type WO, o                               | /, offset 0xi<br>St<br>offset 0x02                | 020, reset 0<br>63<br>8, reset -  | )x0000.321  |      | S    | S2   |     |     | S  | S1   |       |       | S     | S0                |
| ADCSSPR<br>ADCPSSI,                         | I, type R/W<br>type WO, o                               | /, offset 0xi<br>St<br>offset 0x02                | 020, reset 0<br>63<br>8, reset -  | )x0000.321  |      | S    | S2   |     |     | S  | S1   |       |       | S     | S0                |
| ADCSSPR<br>ADCPSSI,                         | I, type R/M<br>type WO, d<br>type R/W, d                | /, offset 0xl<br>St<br>offset 0x02<br>offset 0x03 | 020, reset 0<br>53<br>8, reset -<br>0, reset 0x1                                | 0000.0000   | 0    | S    | S2   |     |     | S  | S1   |       |       | SS1   | S0                |
| ADCSSPR<br>ADCPSSI,<br>ADCSAC,              | I, type R/M<br>type WO, d<br>type R/W, d                | /, offset 0xl<br>St<br>offset 0x02<br>offset 0x03 | 020, reset 0<br>53<br>8, reset -<br>0, reset 0x1                                | 0000.0000   | 0    | S    | S2   |     |     | S  | S1   |       |       | SS1   | S0                |
| ADCSSPR<br>ADCPSSI,<br>ADCSAC,              | I, type R/M<br>type WO, d<br>type R/W, d                | /, offset 0xl<br>St<br>offset 0x02<br>offset 0x03 | 020, reset 0<br>33<br>8, reset -<br>0, reset 0x0                                | 0000.0000   | 0    | S    |      |     |     | S  |      |       |       | SS1   | S0<br>SS0         |
| ADCSSPR<br>ADCPSSI,<br>ADCSAC, 1<br>ADCSSMU | I, type R/W<br>type WO, o<br>type R/W, o<br>IX0, type R | /, offset 0xl<br>St<br>Offset 0x02<br>Offset 0x03 | 020, reset 0<br>53<br>8, reset -<br>0, reset 0x0<br>0x040, rese<br>MUX7         | x0000.321   | 0    | S    | MUX6 |     |     | S  | MUX5 |       |       | SS1   | S0<br>SS0<br>MUX4 |
| ADCSSPR<br>ADCPSSI,<br>ADCSAC, 1<br>ADCSSMU | I, type R/W<br>type WO, o<br>type R/W, o<br>IX0, type R | /, offset 0xl<br>St<br>Offset 0x02<br>Offset 0x03 | 020, reset 0<br>33<br>8, reset -<br>0, reset 0x1<br>0x040, rese<br>MUX7<br>MUX3 | x0000.321   | 0    | END6 | MUX6 | TS5 | IE5 | S: | MUX5 |       |       | SS1   | S0<br>SS0<br>MUX4 |

July 25, 2008

|          |                     |               | 1            |                   |            |         |         |         |         |         | 1    |         |     |         |          |
|----------|---------------------|---------------|--------------|-------------------|------------|---------|---------|---------|---------|---------|------|---------|-----|---------|----------|
| 31<br>15 | 30<br>14            | 29<br>13      | 28<br>12     | 27                | 26<br>10   | 25      | 24      | 23<br>7 | 22<br>6 | 21<br>5 | 20   | 19<br>3 | 18  | 17<br>1 | 16       |
|          |                     | RO, offset 0  |              | 11<br>t 0×0000 00 |            | 9       | 8       | 1       | 0       | 5       | 4    | 3       | 2   | 1       | 0        |
| ADCOOT   | l Oo, type l        | RO, Unser C   | 7,040,1636   |                   |            |         |         |         |         |         |      |         |     |         |          |
|          |                     |               |              |                   |            | -       |         |         |         | D       | ATA  |         |     |         |          |
| ADCSSFI  | FO1, type I         | RO, offset 0  | )x068, rese  | t 0x0000.0        | 000        |         |         |         |         |         |      |         |     |         |          |
|          |                     |               |              |                   |            |         |         |         |         |         |      |         |     |         |          |
|          |                     |               |              |                   |            |         |         |         |         | D       | ATA  |         |     |         |          |
| ADCSSFI  | FO2, type           | RO, offset 0  | )x088, rese  | t 0x0000.0        | 000        |         |         |         |         |         |      |         |     |         |          |
|          |                     |               |              |                   |            |         |         |         |         | _       |      |         |     |         |          |
| 400005   | <b>500</b> from a 1 |               |              |                   |            |         |         |         |         | D       | ATA  |         |     |         |          |
| ADCSSFI  | FO3, type I         | RO, offset (  | IXUA8, rese  |                   | 000        |         |         |         |         |         |      |         |     |         |          |
|          |                     |               |              |                   |            |         |         |         |         | D       | ATA  |         |     |         |          |
| ADCSSFS  | STAT0, type         | e RO, offset  | t 0x04C, res | <br>set 0x0000    | .0100      |         |         |         |         |         |      |         |     |         |          |
|          |                     |               |              |                   |            |         |         |         |         |         |      |         |     |         |          |
|          |                     |               | FULL         |                   |            |         | EMPTY   |         | HF      | PTR     |      |         | TF  | Ϋ́R     |          |
| ADCSSFS  | STAT1, type         | e RO, offset  | t 0x06C, res | set 0x0000        | .0100      |         |         |         |         |         |      |         |     |         |          |
|          |                     |               |              |                   |            |         |         |         |         |         |      |         |     |         |          |
|          |                     |               | FULL         |                   |            |         | EMPTY   |         | HF      | PTR     |      |         | TF  | Ϋ́R     |          |
| ADCSSFS  | STAT2, type         | e RO, offset  | t 0x08C, res | set 0x0000        | .0100      |         |         |         |         |         |      |         |     |         |          |
|          |                     |               | FULL         |                   |            |         | EMPTY   |         | цг      | PTR     |      |         | тг  | ۲R      |          |
| ADCSSES  | STAT3 type          | e RO, offset  |              |                   | 0100       |         |         |         | 111     |         |      |         |     |         |          |
| AB6661 6 | , i, i, i, j p      |               |              |                   |            |         |         |         |         |         |      |         |     |         |          |
|          |                     |               | FULL         |                   |            |         | EMPTY   |         | HF      | PTR     |      |         | TF  | rπ      |          |
| ADCSSM   | UX1, type l         | R/W, offset   | 0x060, rese  | et 0x0000.0       | 000        |         |         |         |         |         |      |         |     |         |          |
|          |                     |               |              |                   |            |         |         |         |         |         |      |         |     |         |          |
|          |                     |               | MUX3         |                   |            |         | MUX2    |         |         |         | MUX1 |         |     |         | MUX0     |
| ADCSSMI  | UX2, type l         | R/W, offset   | 0x080, rese  | et 0x0000.0       | 000        |         |         |         |         |         |      |         |     |         |          |
|          |                     |               | 1411/0       |                   |            |         | 141.040 |         |         |         |      |         |     |         |          |
| ADCSSCI  |                     | NN offect (   | MUX3         | t 0×0000 0        | 000        |         | MUX2    |         |         |         | MUX1 |         |     |         | MUX0     |
| ADCSSCI  | г∟1, туре н         | R/W, offset ( | 0x064, rese  |                   | 000        |         |         |         |         |         |      |         |     |         |          |
| TS3      | IE3                 | END3          | D3           | TS2               | IE2        | END2    | D2      | TS1     | IE1     | END1    | D1   | TS0     | IE0 | END0    | D0       |
| ADCSSCT  | FL2, type F         | R/W, offset ( | )x084, rese  | t 0x0000.0        | 000        |         |         |         |         |         |      |         |     |         | <u> </u> |
|          |                     |               |              |                   |            |         |         |         |         |         |      |         |     |         |          |
| TS3      | IE3                 | END3          | D3           | TS2               | IE2        | END2    | D2      | TS1     | IE1     | END1    | D1   | TS0     | IE0 | END0    | D0       |
| ADCSSMI  | UX3, type I         | R/W, offset   | 0x0A0, res   | et 0x0000.(       | 0000       |         |         |         |         | _       |      |         |     |         |          |
|          |                     |               |              |                   |            |         |         |         |         |         |      |         |     |         |          |
|          |                     |               |              |                   |            |         |         |         |         |         |      |         |     |         | MUX0     |
| ADCSSCI  | IL3, type F         | R/W, offset ( | )x0A4, rese  | et 0x0000.0       | 002        |         |         |         |         |         |      |         |     |         |          |
|          |                     |               |              |                   |            |         |         |         |         |         |      | TS0     | IE0 | END0    | D0       |
| ADCTMLE  | 3, type R/V         | V, offset 0x' | 100, reset 0 | x0000.000         | 0          |         |         |         |         |         |      |         | 0   | 2.100   |          |
|          |                     |               | .,           |                   |            |         |         |         |         |         |      |         |     |         |          |
|          |                     |               |              |                   |            |         |         |         |         |         |      |         |     |         | LB       |
| Univers  | sal Asyr            | nchronou      | is Recei     | vers/Tra          | nsmitte    | rs (UAR | Ts)     |         |         |         |      |         |     |         |          |
|          |                     | 000.C000      |              |                   |            |         |         |         |         |         |      |         |     |         |          |
| UARTDR,  | type R/W,           | offset 0x00   | 0, reset 0x  | 0000.0000         |            |         |         |         |         |         |      |         |     |         |          |
|          |                     |               |              |                   |            |         |         |         |         |         |      |         |     |         |          |
|          |                     |               |              | OE                | BE         | PE      | FE      |         |         |         | DA   | TA      |     |         |          |
| UARTRSF  | R/UARTEC            | R, type RO,   | offset 0x0   | 04, reset 0       | x0000.0000 | )       |         |         |         |         |      |         |     |         |          |
|          |                     |               |              |                   |            |         |         |         |         |         |      | OE      | BE  | PE      | FE       |
|          |                     |               |              |                   |            |         |         |         |         |         |      | UE      | BE  | PE      | FE       |

| 31        | 30               | 29           | 28           | 27             | 26         | 25     | 24      | 23    | 22      | 21     | 20       | 19       | 18      | 17       | 16      |
|-----------|------------------|--------------|--------------|----------------|------------|--------|---------|-------|---------|--------|----------|----------|---------|----------|---------|
| 15        | 14               | 13           | 12           | 11             | 10         | 9      | 8       | 7     | 6       | 5      | 4        | 3        | 2       | 1        | 0       |
| UARTRSF   | R/UARTECR        | , type WO,   | offset 0x0   | 04, reset 0:   | x0000.0000 | 0      |         |       |         |        | -        |          |         |          |         |
|           |                  |              |              |                |            |        |         |       |         |        |          |          |         |          |         |
|           |                  |              |              |                |            |        |         |       |         |        | DA       | ATA      |         |          |         |
| UARTFR,   | type RO, of      | fset 0x018   | , reset 0x0  | 000.0090       |            |        |         |       |         |        |          |          |         |          |         |
|           |                  |              |              |                |            |        |         |       |         |        |          |          |         |          |         |
|           | D fame D AAI     |              |              |                |            |        |         | TXFE  | RXFF    | TXFF   | RXFE     | BUSY     |         |          |         |
| UARTILP   | R, type R/W,     | onset uxu    | 120, reset o |                | ,<br>      |        |         |       |         |        |          |          |         |          |         |
|           |                  |              |              |                |            |        |         |       |         |        | ILPC     | <br>)VSR |         |          |         |
| UARTIBRI  | D, type R/W      | , offset 0x( | )24, reset ( | )<br>x0000.000 | 0          |        |         | 1     |         |        |          | -        |         |          |         |
|           |                  |              | -            |                |            |        |         |       |         |        |          |          |         |          |         |
|           |                  |              |              | 1              |            |        | DIV     | /INT  |         |        |          |          |         |          |         |
| UARTFBR   | RD, type R/W     | l, offset 0x | 028, reset   | 0x0000.000     | 00         |        |         |       |         |        |          |          |         |          |         |
|           |                  |              |              |                |            |        |         |       |         |        |          |          |         |          |         |
|           |                  |              |              |                |            |        |         |       |         |        |          | DIVE     | RAC     |          |         |
| UARTLCR   | RH, type R/W     | l, offset 0x | 02C, reset   | 0x0000.00      | 00         |        |         |       |         |        |          |          |         |          |         |
|           |                  |              |              |                |            |        |         | 055   |         | EN.    |          | 0755     |         |          |         |
|           |                  |              |              |                |            |        |         | SPS   | VVI     | _EN    | FEN      | STP2     | EPS     | PEN      | BRK     |
| UARICIL   | ., type R/W,     | offset 0x0   | 30, reset 03 | k0000.0300     |            |        |         |       |         |        |          |          |         |          |         |
|           |                  |              |              |                |            | RXE    | TXE     | LBE   |         |        |          |          | SIRLP   | SIREN    | UARTE   |
|           | S, type R/W,     | offset 0x0   | 34. reset 0  | x0000.0012     | )          | TOLE   | IXE     |       |         |        |          |          | OII (EI | OIITEN   | 0/ ITTE |
|           | , <b>, , , ,</b> | 011001 0/10  | .,           |                | _          |        |         |       |         |        |          |          |         |          |         |
|           |                  |              |              |                |            |        |         |       |         |        | RXIFLSEL |          |         | TXIFLSEL |         |
| UARTIM, t | type R/W, of     | fset 0x038   | , reset 0x0  | 000.0000       |            |        |         | 1     |         |        |          |          |         |          |         |
|           |                  |              |              |                |            |        |         |       |         |        |          |          |         |          |         |
|           |                  |              |              |                | OEIM       | BEIM   | PEIM    | FEIM  | RTIM    | TXIM   | RXIM     |          |         |          |         |
| UARTRIS,  | , type RO, o     | ffset 0x030  | C, reset 0x0 | 0000.000F      |            |        |         |       |         |        |          |          |         |          |         |
|           |                  |              |              |                |            |        |         |       |         |        |          |          |         |          |         |
|           |                  |              |              |                | OERIS      | BERIS  | PERIS   | FERIS | RTRIS   | TXRIS  | RXRIS    |          |         |          |         |
| UARTMIS   | , type RO, o     | ffset 0x04   | 0, reset 0x( | 0000.0000      |            |        |         |       |         |        |          |          |         |          |         |
|           |                  |              |              |                | OEMIS      | BEMIS  | PEMIS   | FEMIS | RTMIS   | TXMIS  | RXMIS    |          |         |          |         |
|           | , type W1C,      | offeet OvO   | 44 reset 0   |                |            | BLIMIS | FLIVIIS |       | IXTIMI5 | 171013 | TANIIS   |          |         |          |         |
| UAILINOI, | , type ti io,    | 011301 070   | ++, Teset 0. |                |            |        |         |       |         |        |          |          |         |          |         |
|           |                  |              |              |                | OEIC       | BEIC   | PEIC    | FEIC  | RTIC    | TXIC   | RXIC     |          |         |          |         |
| UARTPeri  | phID4, type      | RO, offse    | t 0xFD0, re  | set 0x0000     | .0000      |        |         |       |         |        |          |          |         |          |         |
|           |                  |              |              |                |            |        |         |       |         |        |          |          |         |          |         |
|           |                  |              |              |                |            |        |         |       |         |        | PI       | D4       |         |          |         |
| UARTPeri  | phID5, type      | RO, offse    | t 0xFD4, re  | set 0x0000     | .0000      |        |         |       |         |        |          |          |         |          |         |
|           |                  |              |              |                |            |        |         |       |         |        |          |          |         |          |         |
|           |                  |              |              |                |            |        |         |       |         |        | PI       | D5       |         |          |         |
| UARTPeri  | phID6, type      | RO, offse    | t 0xFD8, re  | set 0x0000     | .0000      |        |         |       |         |        |          | 1        |         |          |         |
|           |                  |              |              |                |            |        |         |       |         |        |          | <br>D6   |         |          |         |
|           | phID7, type      | RO offer     |              | sot 0×0000     | 0000       |        |         |       |         |        | PI       | 00       |         |          |         |
| GANTERI   | ршот, туре       | NO, Olise    | . JAI DO, FE |                |            |        |         |       |         |        |          |          |         |          |         |
|           |                  |              |              |                |            |        |         |       |         |        | PI       | <br>D7   |         |          |         |
| UARTPeri  | phID0, type      | RO, offse    | t 0xFE0, re  | set 0x0000     | .0011      |        |         | 1     |         |        |          |          |         |          |         |
|           |                  | ,            | ., -         |                |            |        |         |       |         |        |          |          |         |          |         |
|           |                  |              |              |                |            |        |         |       |         |        |          | D0       |         |          |         |

| 31   |  |   |  |   |          |         |         |         |         |         |         |                              |           |                               |         |
|--|--|---|--|---|----------|---------|---------|---------|---------|---------|---------|------------------------------|-----------|-------------------------------|---------|
| 15   | 30<br>14   | 29<br>13  | 28<br>12   | 27<br>11  | 26<br>10 | 25<br>9 | 24<br>8 | 23<br>7 | 22<br>6 | 21<br>5 | 20<br>4 | 19<br>3                      | 18<br>2   | 17<br>1                       | 16<br>0 |
|  | iphID1, type   |   |  |   |          | 9       | 0       | /       | 0       | 5       | 4       | 3                            | 2         | 1                             | 0       |
| UARTPEN  | ipilio I, type   | RO, Olise   | U UXF E4, 19   |   | .0000    |         |         |         |         |         |         |                              |           |                               |         |
|  |  |   |  |   |          |         |         |         |         |         | PI      | <br>D1                       |           |                               |         |
| UARTPeri   | iphID2, type   | RO. offse   | t 0xFE8. re  | set 0x0000  | .0018    |         |         | 1       |         |         |         |                              |           |                               |         |
|  |  |   |  |   |          |         |         |         |         |         |         |                              |           |                               |         |
|  |  |   |  |   |          |         |         |         |         |         | PI      | D2                           |           |                               |         |
| UARTPeri   | iphID3, type   | RO, offse   | t 0xFEC, re  | set 0x0000  | 0.0001   |         |         | I       |         |         |         |                              |           |                               |         |
|  |  |   |  |   |          |         |         |         |         |         |         |                              |           |                               |         |
|  |  |   |  |   |          |         |         |         |         |         | PI      | D3                           |           |                               |         |
| UARTPCe  | ellID0, type F   | RO, offset  | 0xFF0, res   | et 0x0000.0   | 000D     |         |         | 1       |         |         |         |                              |           |                               |         |
|  |  |   |  |   |          |         |         |         |         |         |         |                              |           |                               |         |
|  |  |   |  |   |          |         |         |         |         |         | CI      | D0                           |           |                               |         |
| UARTPCe  | ellID1, type F   | RO, offset  | 0xFF4, res   | et 0x0000.0   | 0F0      |         |         |         |         |         |         |                              |           |                               |         |
|  |  |   |  |   |          |         |         |         |         |         |         |                              |           |                               |         |
|  |  |   |  |   |          |         |         |         |         |         | CI      | D1                           |           |                               |         |
| UARTPCe  | ellID2, type F   | RO, offset  | 0xFF8, res   | et 0x0000.0   | 0005     |         |         |         |         |         |         |                              |           |                               |         |
|  |  |   |  |   |          |         |         |         |         |         |         |                              |           |                               |         |
|  |  |   |  |   |          |         |         |         |         |         | CI      | D2                           |           |                               |         |
| UARTPCe  | ellID3, type F   | RO, offset  | 0xFFC, res   | et 0x0000.  | 00B1     |         |         |         |         |         |         |                              |           |                               |         |
|  |  |   |  |   |          |         |         |         |         |         |         |                              |           |                               |         |
|  |  |   |  |   |          |         |         |         |         |         | CI      | D3                           |           |                               |         |
| Synchr   | onous Se   | erial Inte  | erface (S  | SSI)  |          |         |         |         |         |         |         |                              |           |                               |         |
| SSI0 bas   | se: 0x4000.  | 8000  |  |   |          |         |         |         |         |         |         |                              |           |                               |         |
| SSICR0, ty   | type R/W, off  | fset 0x000  | , reset 0x0  | 000.0000  |          |         |         |         |         | -       |         |                              |           |                               |         |
|  |  |   |  |   |          |         |         |         |         |         |         |                              |           |                               |         |
|  |  |   | SC   | CR  |          |         |         | SPH     | SPO     | FF      | RF      |                              | DS        | SS                            |         |
| SSICR1, ty   | type R/W, off  | fset 0x004  | , reset 0x0  | 000.0000  |          |         |         |         |         |         |         |                              |           |                               |         |
|  |  |   |  |   |          |         |         |         |         |         |         |                              |           |                               |         |
|  |  |   |  |   |          |         |         |         |         |         |         |                              |           |                               |         |
| SSIDR. tvi   |  |   |  |   |          |         |         |         |         |         |         | SOD                          | MS        | SSE                           | LBM     |
| <b>· · · · · · · · · · ·</b>   | pe R/W, offs   | et 0x008,   | reset 0x00   | 00.0000   |          |         |         |         |         |         |         | SOD                          | MS        | SSE                           | LBM     |
|  | pe R/W, offs   | et 0x008,   | reset 0x000  | 00.0000   |          |         |         |         |         |         |         | SOD                          | MS        | SSE                           | LBM     |
|  |  |   |  |   |          |         | DA      | ITA     |         |         |         | SOD                          | MS        | SSE                           | LBM     |
|  | pe R/W, offs   |   |  |   |          |         | DA      | I TA    |         |         |         |                              | MS        | SSE                           | LBM     |
|  |  |   |  |   |          |         | DA      | ITA     |         |         | PCV     |                              |           |                               |         |
| SSISR, typ   | pe RO, offse   | ət 0x00C, r   | reset 0x000  | 0.0003  |          |         | DA      | TA      |         |         | BSY     | RFF                          | MS<br>RNE | SSE                           | LBM     |
| SSISR, typ   |  | ət 0x00C, r   | reset 0x000  | 0.0003  |          |         | DA      | <br>TA  |         |         | BSY     |                              |           |                               |         |
| SSISR, typ   | pe RO, offse   | ət 0x00C, r   | reset 0x000  | 0.0003  |          |         | DA      |         |         |         |         | RFF                          |           |                               |         |
| SSISR, typ<br>SSICPSR,   | pe RO, offse<br>, type R/W, c  | et 0x00C, r<br>offset 0x01  | reset 0x000  | 0.0003  |          |         |         | TA      |         |         |         |                              |           |                               |         |
| SSISR, typ<br>SSICPSR,   | pe RO, offse   | et 0x00C, r<br>offset 0x01  | reset 0x000  | 0.0003  |          |         |         | <br>\TA |         |         |         | RFF                          |           |                               |         |
| SSISR, typ<br>SSICPSR,   | pe RO, offse<br>, type R/W, c  | et 0x00C, r<br>offset 0x01  | reset 0x000  | 0.0003  |          |         |         |         |         |         |         | RFF                          |           |                               |         |
| SSISR, typ<br>SSICPSR,<br>SSIIM, typ   | pe RO, offse<br>, type R/W, c<br>pe R/W, offse                                     | et 0x00C, r<br>offset 0x01<br>et 0x014, r   | reset 0x000  | 0.0003  |          |         |         |         |         |         |         | RFF                          | RNE       | TNF                           | TFE     |
| SSISR, typ<br>SSICPSR,<br>SSIIM, typ   | pe RO, offse<br>, type R/W, c  | et 0x00C, r<br>offset 0x01<br>et 0x014, r   | reset 0x000  | 0.0003  |          |         |         |         |         |         |         | RFF                          | RNE       | TNF                           | TFE     |
| SSISR, typ<br>SSICPSR,<br>SSIIM, typ   | pe RO, offse<br>, type R/W, c<br>pe R/W, offse                                     | et 0x00C, r<br>offset 0x01<br>et 0x014, r   | reset 0x000  | 0.0003  |          |         |         | I       |         |         |         | RFF                          | RNE       | TNF                           | TFE     |
| SSISR, typ<br>SSICPSR,<br>SSIIM, typ<br>SSIRIS, ty                             | pe RO, offse<br>, type R/W, c<br>pe R/W, offse                                     | et 0x00C, r<br>offset 0x01<br>et 0x014, r<br>et 0x018, i                            | reset 0x000<br>0, reset 0x<br>reset 0x000<br>reset 0x000                           | 0.0003  |          |         |         |         |         |         |         | RFF<br>DVSR<br>TXIM          | RNE       | TNF                           | TFE     |
| SSISR, typ<br>SSICPSR,<br>SSIIM, typ<br>SSIRIS, ty                             | pe RO, offse<br>, type R/W, offse<br>pe R/W, offse<br>ype RO, offs                 | et 0x00C, r<br>offset 0x01<br>et 0x014, r<br>et 0x018, i                            | reset 0x000<br>0, reset 0x<br>reset 0x000<br>reset 0x000                           | 0.0003  |          |         |         |         |         |         |         | RFF<br>DVSR<br>TXIM          | RNE       | TNF                           | TFE     |
| SSISR, typ<br>SSICPSR,<br>SSIIM, typ<br>SSIRIS, ty                             | pe RO, offse<br>, type R/W, offse<br>pe R/W, offse<br>ype RO, offs                 | et 0x00C, r<br>offset 0x01<br>et 0x014, r<br>et 0x018, i                            | reset 0x000<br>0, reset 0x<br>reset 0x000<br>reset 0x000                           | 0.0003  |          |         |         |         |         |         |         | RFF<br>DVSR<br>TXIM          | RNE       | TNF                           | TFE     |
| SSISR, typ<br>SSICPSR,<br>SSIIM, typ<br>SSIRIS, ty<br>SSIMIS, ty               | pe RO, offse<br>, type R/W, offse<br>pe R/W, offse<br>ype RO, offs                 | et 0x00C, r<br>offset 0x01<br>et 0x014, r<br>et 0x018, r<br>et 0x016,               | reset 0x000  | 0.0003 0.0000 0.000  |          |         |         |         |         |         |         | RFF<br>DVSR<br>TXIM<br>TXRIS | RNE       | TNF                           | TFE     |
| SSISR, typ<br>SSICPSR,<br>SSIIM, typ<br>SSIRIS, ty<br>SSIMIS, ty               | pe RO, offse<br>, type R/W, offse<br>pe R/W, offse<br>ype RO, offs                 | et 0x00C, r<br>offset 0x01<br>et 0x014, r<br>et 0x018, r<br>et 0x016,               | reset 0x000  | 0.0003 0.0000 0.000  |          |         |         |         |         |         |         | RFF<br>DVSR<br>TXIM<br>TXRIS | RNE       | TNF                           | TFE     |
| SSISR, typ<br>SSICPSR,<br>SSIIM, typ<br>SSIRIS, ty<br>SSIMIS, ty               | pe RO, offse<br>, type R/W, offse<br>pe R/W, offse<br>ype RO, offs                 | et 0x00C, r<br>offset 0x01<br>et 0x014, r<br>et 0x018, r<br>et 0x016,               | reset 0x000  | 0.0003 0.0000 0.000 0.0000 0.000 |          |         |         |         |         |         |         | RFF<br>DVSR<br>TXIM<br>TXRIS | RNE       | TNF                           | TFE     |
| SSISR, typ<br>SSICPSR,<br>SSIIM, typ<br>SSIRIS, ty<br>SSIMIS, ty<br>SSIMIS, ty | pe RO, offse<br>, type R/W, offse<br>pe R/W, offse<br>ype RO, offs                 | et 0x00C, r<br>offset 0x01<br>et 0x014, r<br>et 0x018, i<br>et 0x01C,<br>fset 0x020 | reset 0x000 0, reset 0x eset 0x000 reset 0x000 reset 0x000 reset 0x000 reset 0x000 | 0.0003  |          |         |         |         |         |         |         | RFF<br>DVSR<br>TXIM<br>TXRIS | RNE       | TNF<br>RTIM<br>RTRIS<br>RTMIS | RORIIS  |
| SSISR, typ<br>SSICPSR,<br>SSIIM, typ<br>SSIRIS, ty<br>SSIMIS, ty<br>SSIMIS, ty | pe RO, offse<br>, type R/W, offse<br>pe R/W, offse<br>ype RO, offs<br>ype RO, offs | et 0x00C, r<br>offset 0x01<br>et 0x014, r<br>et 0x018, i<br>et 0x01C,<br>fset 0x020 | reset 0x000 0, reset 0x eset 0x000 reset 0x000 reset 0x000 reset 0x000 reset 0x000 | 0.0003  |          |         |         |         |         |         |         | RFF<br>DVSR<br>TXIM<br>TXRIS | RNE       | TNF<br>RTIM<br>RTRIS<br>RTMIS | RORIIS  |


| 31          | 30            | 29          | 28           | 27          | 26  | 25 | 24 | 23 | 22      | 21     | 20      | 19       | 18     | 17    | 16     |
|-------------|---------------|-------------|--------------|-------------|-----|----|----|----|---------|--------|---------|----------|--------|-------|--------|
| 15          | 14            | 13          | 12           | 11          | 10  | 9  | 8  | 7  | 6       | 5      | 4       | 3        | 2      | 1     | 0      |
|             |               |             | xFD4, rese   |             |     | 0  |    |    | Ŭ       | Ŭ      |         |          | -      |       |        |
| con cripin  | Do, type it   | 0, 011001 0 | , 1000       |             |     |    |    |    |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        | PI      | <br> D5  |        |       |        |
| CEIDorinhi  | D6 tune B     | O offeet (  |              | + 0~0000 00 | 00  |    |    |    |         |        |         | 5        |        |       |        |
| SSIFeripill | во, туре к    | o, onset u  | )xFD8, rese  |             | 00  |    |    |    |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        | DI      | D6       |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        | PI      | Do       |        |       |        |
| SSIPeriphi  | D7, type R    | O, offset u | )xFDC, rese  |             | 00  |    |    | 1  |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        | PI      | D7       |        |       |        |
| SSIPeriphi  | D0, type R    | O, offset 0 | xFE0, reset  | t 0x0000.00 | 22  |    |    |    |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        | PI      | D0       |        |       |        |
| SSIPeriphl  | D1, type R    | O, offset 0 | xFE4, reset  | t 0x0000.00 | 00  |    |    |    | _       |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        | PI      | D1       |        |       |        |
| SSIPeriphl  | D2, type R    | O, offset 0 | xFE8, reset  | t 0x0000.00 | 18  |    |    |    |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        | PI      | D2       |        |       |        |
| SSIPeriphl  | D3, type R    | O, offset 0 | xFEC, rese   | t 0x0000.00 | 001 |    |    |    |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        | PI      | D3       |        |       |        |
| SSIPCellID  | 0, type RO    | , offset 0x | FF0, reset ( | 0x0000.000  | D   |    |    |    |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        | CI      | ID0      |        |       |        |
| SSIPCellID  | 1, type RO    | , offset 0x | FF4, reset ( | 0x0000.00F  | 0   |    |    | I  |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        | CI      | I<br>ID1 |        |       |        |
| SSIPCelIID  | 2. type RO    | . offset 0x | FF8, reset ( | 0x0000.000  | 5   |    |    | 1  |         |        |         |          |        |       |        |
|             | _, ,, , , , , | ,           |              |             | -   |    |    |    |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        | C       | I<br>ID2 |        |       |        |
| SSIPCALIID  | 3 type RO     | offeet Ox   | FFC, reset   |             | 21  |    |    |    |         |        |         |          |        |       |        |
| Con Cemp    | o, type ito   | , 011361 0x |              |             | ,,  |    |    |    |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        | C       | ID3      |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        |         | 105      |        |       |        |
| Etherne     |               | ller        |              |             |     |    |    |    |         |        |         |          |        |       |        |
| Ethernet    |               |             |              |             |     |    |    |    |         |        |         |          |        |       |        |
| Base 0x40   | 004.8000      |             |              |             |     |    |    |    |         |        |         |          |        |       |        |
| MACRIS, ty  | ype RO, of    | fset 0x000  | , reset 0x00 | 000.000     |     |    |    |    |         |        |         | 1        |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    | PHYINT  | MDINT  | RXER    | FOV      | TXEMP  | TXER  | RXINT  |
| MACIACK,    | type W1C,     | offset 0x   | 000, reset 0 | x0000.0000  | )   |    |    |    |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    | PHYINT  | MDINT  | RXER    | FOV      | TXEMP  | TXER  | RXINT  |
| MACIM, typ  | pe R/W, off   | set 0x004   | , reset 0x00 | 00.007F     |     |    |    |    |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    | PHYINTM | MDINTM | RXERM   | FOVM     | TXEMPM | TXERM | RXINTM |
| MACRCTL,    | , type R/W,   | offset 0x0  | 008, reset 0 | x0000.0008  |     |    |    |    |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        | RSTFIFO | BADCRC   | PRMS   | AMUL  | RXEN   |
| мастсті     | type R/W      | offset 0×0  | 00C, reset 0 | x0000.0000  | 1   |    |    |    |         |        |         | 1        |        |       | 1      |
|             |               |             |              |             |     |    |    |    |         |        |         |          |        |       |        |
|             |               |             |              |             |     |    |    |    |         |        | DUPLEX  |          | CRC    | PADEN | TXEN   |
|             |               |             |              |             |     |    |    |    |         |        | DUFLEX  |          | URU    | FADEN | IVEN   |

| 31         | 30          | 29            | 28           | 27         | 26       | 25    | 24         | 23    | 22   | 21     | 20     | 19      | 18     | 17    | 16      |
|------------|-------------|---------------|--------------|------------|----------|-------|------------|-------|------|--------|--------|---------|--------|-------|---------|
| 15         | 14          | 13            | 12           | 11         | 10       | 9     | 8          | 7     | 6    | 5      | 4      | 3       | 2      | 1     | 0       |
| MACDAIA    | , type RO,  | offset 0x07   | 10, reset 0x | 0000.0000  |          |       | DVD        | ATA   |      |        |        |         |        |       |         |
|            |             |               |              |            |          |       | RXD<br>RXD |       |      |        |        |         |        |       |         |
| масрата    | type WO     | , offset 0x0  | 10 reset 0   | /0000 0000 |          |       | 1000       |       |      |        |        |         |        |       |         |
|            | , type tio  | , 011301 070  | 10, 10301 0  |            |          |       | TXD        | ΔΤΔ   |      |        |        |         |        |       |         |
|            |             |               |              |            |          |       | TXD        |       |      |        |        |         |        |       |         |
| MACIA0, ty | ype R/W, c  | offset 0x014  | l, reset 0x0 | 000.0000   |          |       |            |       |      |        |        |         |        |       |         |
|            |             |               |              | OCT4       |          |       |            |       |      |        | MAC    | OCT3    |        |       |         |
|            |             |               | MAC          | OCT2       |          |       |            |       |      |        | MAC    | OCT1    |        |       |         |
| MACIA1, ty | ype R/W, c  | offset 0x018  | 3, reset 0x0 | 000.000    |          |       |            |       |      |        |        |         |        |       |         |
|            |             |               |              |            |          |       |            |       |      |        |        |         |        |       |         |
|            |             |               | MAC          | OCT6       |          |       |            |       |      |        | MAC    | OCT5    |        |       |         |
| MACTHR,    | type R/W,   | offset 0x01   | C, reset 0x  | 0000.003F  |          |       |            |       |      |        |        |         |        |       |         |
|            |             |               |              |            |          |       |            |       |      |        |        |         |        |       |         |
|            |             |               |              |            |          |       |            |       |      |        |        | THR     | ESH    |       |         |
| MACMCTL    | ., type R/V | /, offset 0x( | 020, reset 0 | x0000.0000 |          |       |            |       |      |        |        |         |        |       |         |
|            |             |               |              |            |          |       |            |       |      | DESCE  |        |         |        |       | o=·     |
|            |             |               |              |            |          |       |            |       |      | REGADR |        |         |        | WRITE | START   |
| MACMDV,    | type R/W,   | offset 0x02   | 24, reset 0x | 0000.0080  |          |       |            |       |      |        |        |         |        |       |         |
|            |             |               |              |            |          |       |            |       |      |        |        | <br>IV  |        |       |         |
| MACMTYD    | huno B/M    | V, offset 0x( | 02C reast (  |            | <u> </u> |       |            |       |      |        |        | 10      |        |       |         |
|            | , type R/V  | v, onset ox   | 020, leset ( | 20000.000  | J        |       |            |       |      |        |        |         |        |       |         |
|            |             |               |              |            |          |       | MD         | TX    |      |        |        |         |        |       |         |
| MACMRX     | ), type R/V | V, offset 0x  | 030. reset ( | x0000.000  | <u>ו</u> |       |            |       |      |        |        |         |        |       |         |
|            | , ., .,     | .,            |              |            | •        |       |            |       |      |        |        |         |        |       |         |
|            |             |               |              |            |          |       | MD         | RX    |      |        |        | 1       |        |       |         |
| MACNP, ty  | pe RO, of   | fset 0x034,   | reset 0x00   | 00.000     |          |       |            |       |      |        |        |         |        |       |         |
|            | -           |               |              |            |          |       |            |       |      |        |        |         |        |       |         |
|            |             |               |              |            |          |       |            |       |      |        |        | I<br>NF | PR     |       |         |
| MACTR, ty  | vpe R/W, o  | ffset 0x038   | , reset 0x00 | 000.0000   |          |       |            |       |      |        |        |         |        |       |         |
|            |             |               |              |            |          |       |            |       |      |        |        |         |        |       |         |
|            |             |               |              |            |          |       |            |       |      |        |        |         |        |       | NEWTX   |
| Etherne    | t Contro    | oller         |              |            |          |       |            |       |      |        |        |         |        |       |         |
| MII Man    | agemer      | nt            |              |            |          |       |            |       |      |        |        |         |        |       |         |
| MR0, type  | R/W, addr   | ess 0x00, r   | eset 0x310   | 0          |          |       |            |       |      |        |        |         |        |       |         |
| RESET      | LOOPBK      | SPEEDSL       | ANEGEN       | PWRDN      | ISO      | RANEG | DUPLEX     | COLT  |      |        |        |         |        |       |         |
| MR1, type  | RO, addre   | ess 0x01, re  | eset 0x7849  |            |          |       |            |       |      |        |        |         |        |       |         |
|            | 100X_F      | 100X_H        | 10T_F        | 10T_H      |          |       |            |       | MFPS | ANEGC  | RFAULT | ANEGA   | LINK   | JAB   | EXTD    |
| MR2, type  |             | ess 0x02, re  |              |            |          |       |            |       |      | 1      | 1      |         |        | 1     | 1       |
|            |             |               |              |            |          |       | OUI        | 21:6] |      |        |        |         |        |       |         |
| MR3, type  | RO, addre   | ess 0x03, re  | eset 0x7237  |            |          |       |            |       |      |        |        |         |        |       |         |
|            |             | OUI           | [5:0]        |            |          |       |            | N     | IN   |        |        |         | F      | RN    |         |
| MR4, type  | R/W, addr   | ess 0x04, r   | eset 0x01E   | 1          |          |       |            |       |      |        |        |         |        |       |         |
| NP         |             | RF            |              |            |          |       | A3         | A2    | A1   | A0     | _      |         | S[4:0] |       |         |
| MR5, type  | RO, addre   | ess 0x05, re  | set 0x0000   |            |          |       |            |       |      |        |        |         |        |       |         |
| NP         | ACK         | RF            |              |            |          | A[    | 7:0]       |       |      |        |        |         | S[4:0] |       |         |
| MR6, type  | RO, addre   | ess 0x06, re  | eset 0x0000  |            |          |       |            |       |      |        |        |         |        | _     |         |
|            |             |               |              |            |          |       |            |       |      |        | PDF    | LPNPA   |        | PRX   | LPANEGA |
| MR16, type | e R/W, add  | iress 0x10,   | reset 0x01   | 40         |          |       |            |       |      |        |        |         |        |       |         |
| RPTR       | INPOL       |               | TXHIM        | SQEI       | NL10     |       |            |       |      | APOL   | RVSPOL |         |        | PCSBP | RXCC    |

| 31        | 30           | 29           | 28           | 27         | 26       | 25        | 24         | 23         | 22        | 21      | 20       | 19        | 18        | 17         | 16       |
|-----------|--------------|--------------|--------------|------------|----------|-----------|------------|------------|-----------|---------|----------|-----------|-----------|------------|----------|
| 15        | 14           | 13           | 12           | 11         | 10       | 9         | 8          | 7          | 6         | 5       | 4        | 3         | 2         | 1          | 0        |
| MR17, typ | be R/W, add  | ress 0x11,   | reset 0x00   | 00         |          |           |            | _          |           |         |          |           |           |            |          |
| JABBER_IE | RXER_IE      | PRX_IE       | PDF_IE       | LPACK_IE   | LSCHG_IE | RFAULT_IE | ANEGCOMP_E | JABBER_INT | RXER_INT  | PRX_INT | PDF_INT  | LPACK_INT | LSCHG_INT | RFAULT_INT | ANEGCOMP |
| MR18, typ | be RO, addr  | ess 0x12,    | reset 0x000  | 0          |          |           |            |            |           |         |          |           |           |            |          |
|           |              |              | ANEGF        | DPLX       | RATE     | RXSD      | RX_LOCK    |            |           |         |          |           |           |            |          |
| MR19, typ | e R/W, add   | ress 0x13,   | reset 0x40   | 00         | 8        |           | 8          |            |           |         | 8        |           |           | 8          |          |
| ТХС       | D[1:0]       |              |              |            |          |           |            |            |           |         |          |           |           |            |          |
| MR23, typ | e R/W, add   | ress 0x17,   | reset 0x00   | 10         |          |           |            |            |           |         |          | 1         |           |            |          |
|           |              |              |              |            |          |           |            |            | LED       | 1[3:0]  |          |           | LED       | 0[3:0]     |          |
| MR24. tvr | ne R/W. add  | ress 0x18    | reset 0x00   | C0         |          |           |            |            |           |         |          |           |           |            |          |
|           |              |              |              |            |          |           |            |            | AUTO_SW   | MDIX    | MDIX CM  |           | MDD       | (_SD       |          |
|           | •            |              |              |            |          |           |            |            | /1010_011 | MDIX    |          |           | WD1       | (_00       |          |
| -         | Compar       |              |              |            |          |           |            |            |           |         |          |           |           |            |          |
|           | 4003.C000    |              |              |            |          |           |            |            |           |         |          |           |           |            |          |
| ACMIS, ty | /pe R/W1C,   | offset 0x0   | 0, reset 0x0 | 0000.0000  |          |           |            |            |           |         |          |           |           |            |          |
|           |              |              |              |            |          |           |            |            |           |         |          |           |           |            |          |
|           |              |              |              |            |          |           |            |            |           |         |          |           |           | IN1        | IN0      |
| ACRIS, ty | pe RO, offs  | et 0x04, re  | eset 0x0000  | .0000      |          |           |            | -          |           |         |          |           |           |            |          |
|           |              |              |              |            |          |           |            |            |           |         |          |           |           |            |          |
|           |              |              |              |            |          |           |            |            |           |         |          |           |           | IN1        | IN0      |
| ACINTEN   | , type R/W,  | offset 0x0   | 8, reset 0x0 | 000.0000   |          |           |            |            |           |         |          |           |           |            |          |
|           |              |              |              |            |          |           |            |            |           |         |          |           |           |            |          |
|           |              |              |              |            |          |           |            |            |           |         |          |           |           | IN1        | IN0      |
| ACREFCT   | L, type R/V  | V, offset 0x | (10, reset 0 | x0000.0000 | )        |           |            |            |           |         |          |           |           |            |          |
|           |              |              |              |            |          |           |            |            |           |         |          |           |           |            |          |
|           |              |              |              |            |          | EN        | RNG        |            |           |         |          |           | VR        | EF         |          |
| ACSTATO   | , type RO, c | offset 0x20  | , reset 0x00 | 000.0000   |          |           |            |            |           |         |          | 1         |           |            |          |
|           |              |              |              |            |          |           |            |            |           |         |          |           |           |            |          |
|           |              |              |              |            |          |           |            |            |           |         |          |           |           | OVAL       |          |
| ACSTAT1   | type RO      | offset 0x40  | , reset 0x00 | 00.0000    |          |           |            |            |           |         |          |           |           |            |          |
|           | , .,po no, t |              | ,            |            |          |           |            |            |           |         |          |           |           |            |          |
|           |              |              |              |            |          |           |            |            |           |         |          |           |           | OVAL       |          |
| ACCTLO    | tuno DAM -   | foot 0-01    | rooot Outo   | 00.0000    |          |           |            |            |           |         |          |           |           | OVAL       |          |
| ACCILO,   | type R/W, d  | inset ux24   | , reset 0x00 | 00.0000    |          |           |            |            |           |         |          |           |           |            |          |
|           |              |              |              | TOFN       |          |           |            | TOUM       |           |         | 101.1/4/ |           |           | 01010/     |          |
|           |              |              |              | TOEN       | ASI      | RCP       |            | TSLVAL     | TS        | EN      | ISLVAL   | ISI       | EN        | CINV       |          |
| ACCTL1,   | type R/W, o  | offset 0x44  | , reset 0x00 | 000.0000   |          |           |            |            |           |         |          |           |           |            |          |
|           |              |              |              |            |          |           |            |            |           |         |          |           |           |            |          |
|           |              |              |              | TOEN       | ASI      | RCP       |            | TSLVAL     | TS        | EN      | ISLVAL   | ISI       | EN        | CINV       |          |

# **C** Ordering and Contact Information

# C.1 Ordering Information



#### Table C-1. Part Ordering Information

| Orderable Part Number | Description                                     |
|-----------------------|---|
| LM3S6422-IBZ25        | Stellaris <sup>®</sup> LM3S6422 Microcontroller |
| LM3S6422-IBZ25 (T)    | Stellaris <sup>®</sup> LM3S6422 Microcontroller |
| LM3S6422-EQC25        | Stellaris <sup>®</sup> LM3S6422 Microcontroller |
| LM3S6422-EQC25 (T)    | Stellaris <sup>®</sup> LM3S6422 Microcontroller |
| LM3S6422-IQC25        | Stellaris <sup>®</sup> LM3S6422 Microcontroller |
| LM3S6422-IQC25 (T)    | Stellaris <sup>®</sup> LM3S6422 Microcontroller |

# C.2 Kits

The Luminary Micro Stellaris<sup>®</sup> Family provides the hardware and software tools that engineers need to begin development quickly.

 Reference Design Kits accelerate product development by providing ready-to-run hardware, and comprehensive documentation including hardware design files:

http://www.luminarymicro.com/products/reference\_design\_kits/

 Evaluation Kits provide a low-cost and effective means of evaluating Stellaris<sup>®</sup> microcontrollers before purchase:

http://www.luminarymicro.com/products/kits.html

 Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box:

http://www.luminarymicro.com/products/development\_kits.html

See the Luminary Micro website for the latest tools available, or ask your Luminary Micro distributor.

# C.3 Company Information

Luminary Micro, Inc. designs, markets, and sells ARM Cortex-M3-based microcontrollers (MCUs). Austin, Texas-based Luminary Micro is the lead partner for the Cortex-M3 processor, delivering the world's first silicon implementation of the Cortex-M3 processor. Luminary Micro's introduction of the Stellaris® family of products provides 32-bit performance for the same price as current 8- and 16-bit microcontroller designs. With entry-level pricing at \$1.00 for an ARM technology-based MCU, Luminary Micro's Stellaris product line allows for standardization that eliminates future architectural upgrades or software tool changes.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com sales@luminarymicro.com

# C.4 Support Information

For support on Luminary Micro products, contact:

support@luminarymicro.com +1-512-279-8800, ext. 3