PRELIMINARY



LM3S1911 Microcontroller

DATA SHEET

Copyright $\ensuremath{\mathbb{C}}$ 2007-2008 Luminary Micro, Inc.

DS-LM3S1911-3447

Legal Disclaimers and Trademark Information

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO'S PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO'S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.

Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro sales office or your distributor to obtain the latest specifications before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Copyright © 2007-2008 Luminary Micro, Inc. All rights reserved. Stellaris, Luminary Micro, and the Luminary Micro logo are registered trademarks of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com





Table of Contents

Revis	sion History	17
About	t This Document	
Audier	nce	
About	This Manual	
Relate	ed Documents	
Docum	nentation Conventions	19
1	Architectural Overview	
1.1	Product Features	
1.2	Target Applications	
1.3	High-Level Block Diagram	
1.4	Functional Overview	
1.4.1	ARM Cortex™-M3	
1.4.2	Motor Control Peripherals	
1.4.3	Analog Peripherals	
1.4.4	Serial Communications Peripherals	
1.4.5	System Peripherals	
1.4.6	Memory Peripherals	
1.4.7	Additional Features	33
1.4.8	Hardware Details	33
2	ARM Cortex-M3 Processor Core	
2.1	Block Diagram	
2.2	Functional Description	
2.2.1	Serial Wire and JTAG Debug	
2.2.2	Embedded Trace Macrocell (ETM)	
2.2.3	Trace Port Interface Unit (TPIU)	
2.2.4	ROM Table	
2.2.5	Memory Protection Unit (MPU)	
2.2.6	Nested Vectored Interrupt Controller (NVIC)	
3	Memory Map	41
4	Interrupts	
5	JTAG Interface	
5.1	Block Diagram	
5.2	Functional Description	
5.2.1	JTAG Interface Pins	
5.2.2	JTAG TAP Controller	
5.2.3	Shift Registers	
5.2.4	Operational Considerations	
5.3	Initialization and Configuration	
5.4	Register Descriptions	
5.4.1	Instruction Register (IR)	
5.4.2	Data Registers	
6	System Control	
6.1	Functional Description	
6.1.1	Device Identification	

6.1.2	Reset Control	
6.1.3	Power Control	. 60
6.1.4	Clock Control	. 60
6.1.5	System Control	. 63
6.2	Initialization and Configuration	
6.3	Register Map	
6.4	Register Descriptions	
7	Hibernation Module	116
7.1	Block Diagram	117
7.2	Functional Description	117
7.2.1	Register Access Timing	
7.2.2	Clock Source	
7.2.3	Battery Management	
7.2.4	Real-Time Clock	
7.2.5	Non-Volatile Memory	
7.2.6	Power Control	
7.2.7	Interrupts and Status	121
7.3	Initialization and Configuration	121
7.3.1	Initialization	121
7.3.2	RTC Match Functionality (No Hibernation)	122
7.3.3	RTC Match/Wake-Up from Hibernation	
7.3.4	External Wake-Up from Hibernation	
7.3.5	RTC/External Wake-Up from Hibernation	
7.4	Register Map	
7.5	Register Descriptions	
8	Internal Memory	136
8.1	Block Diagram	136
8.2	Functional Description	136
8.2.1	SRAM Memory	136
8.2.2	,	
	Flash Memory	137
8.3	Flash Memory Flash Memory Initialization and Configuration	
8.3 8.3.1	Flash Memory Initialization and Configuration	138
8.3.1	Flash Memory Initialization and Configuration Flash Programming	138 138
8.3.1 8.3.2	Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming	138 138 139
8.3.1 8.3.2 8.4	Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming Register Map	138 138 139 139
8.3.1 8.3.2 8.4 8.5	Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming Register Map Flash Register Descriptions (Flash Control Offset)	138 138 139 139 140
8.3.1 8.3.2 8.4	Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming Register Map Flash Register Descriptions (Flash Control Offset) Flash Register Descriptions (System Control Offset)	138 138 139 139 140 147
8.3.1 8.3.2 8.4 8.5	Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming Register Map Flash Register Descriptions (Flash Control Offset)	138 138 139 139 140 147
8.3.1 8.3.2 8.4 8.5 8.6	Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming Register Map Flash Register Descriptions (Flash Control Offset) Flash Register Descriptions (System Control Offset)	138 139 139 139 140 147 160
8.3.1 8.3.2 8.4 8.5 8.6 9	Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming Register Map Flash Register Descriptions (Flash Control Offset) Flash Register Descriptions (System Control Offset) General-Purpose Input/Outputs (GPIOs)	138 139 139 140 147 160 160
8.3.1 8.3.2 8.4 8.5 8.6 9 9.1	Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming Register Map Flash Register Descriptions (Flash Control Offset) Flash Register Descriptions (System Control Offset) Flash Register Descriptions (System Control Offset) Flash Register Descriptions (System Control Offset) Description Data Control	138 139 139 140 147 160 161
8.3.1 8.3.2 8.4 8.5 8.6 9 9.1 9.1.1 9.1.2	Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming Register Map Flash Register Descriptions (Flash Control Offset) Flash Register Descriptions (System Control Offset) Flash Register Descriptions (System Control Offset) General-Purpose Input/Outputs (GPIOs) Functional Description Data Control Interrupt Control	138 139 139 140 147 160 161 162
8.3.1 8.3.2 8.4 8.5 8.6 9 9.1 9.1.1 9.1.2 9.1.3	Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming Register Map Flash Register Descriptions (Flash Control Offset) Flash Register Descriptions (System Control Offset) Flash Register Descriptions (System Control Offset) Flash Register Descriptions (System Control Offset) Data Control Interrupt Control Mode Control	138 139 139 140 147 160 161 162 163
8.3.1 8.3.2 8.4 8.5 8.6 9 9.1 9.1.1 9.1.2 9.1.3 9.1.4	Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming Register Map Flash Register Descriptions (Flash Control Offset) Flash Register Descriptions (System Control Offset) Flash Register Descriptions (System Control Offset) Flash Register Descriptions (System Control Offset) Functional Description Data Control Interrupt Control Mode Control Commit Control	138 139 139 140 147 160 161 162 163 163
8.3.1 8.3.2 8.4 8.5 8.6 9 9.1 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5	Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming Register Map Flash Register Descriptions (Flash Control Offset) Flash Register Descriptions (System Control Offset) Flash Register Descriptions (System Control Offset) Flash Register Descriptions (System Control Offset) General-Purpose Input/Outputs (GPIOs) Functional Description Data Control Interrupt Control Mode Control Commit Control Pad Control	138 139 139 140 147 160 161 162 163 163 163
8.3.1 8.3.2 8.4 8.5 8.6 9 9.1 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 9.1.6	Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming Register Map Flash Register Descriptions (Flash Control Offset) Flash Register Descriptions (System Control Offset) Flash Register Descriptions (System Control Offset) General-Purpose Input/Outputs (GPIOs) Functional Description Data Control Interrupt Control Mode Control Commit Control Pad Control Identification	138 139 139 140 147 160 161 162 163 163 163 163
8.3.1 8.3.2 8.4 8.5 8.6 9 9.1 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 9.1.6 9.2	Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming Register Map Flash Register Descriptions (Flash Control Offset) Flash Register Descriptions (System Control Offset) Flash Register Descriptions (System Control Offset) General-Purpose Input/Outputs (GPIOs) Functional Description Data Control Interrupt Control Mode Control Commit Control Pad Control Identification Initialization and Configuration	138 139 139 140 147 160 161 162 163 163 163 163 163
8.3.1 8.3.2 8.4 8.5 8.6 9 9.1 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 9.1.6	Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming Register Map Flash Register Descriptions (Flash Control Offset) Flash Register Descriptions (System Control Offset) Flash Register Descriptions (System Control Offset) General-Purpose Input/Outputs (GPIOs) Functional Description Data Control Interrupt Control Mode Control Commit Control Pad Control Identification	138 139 139 140 147 160 161 162 163 163 163 163 163

10	General-Purpose Timers	201
10.1	Block Diagram	201
10.2	Functional Description	202
10.2.1	GPTM Reset Conditions	203
10.2.2	32-Bit Timer Operating Modes	203
10.2.3	16-Bit Timer Operating Modes	204
10.3	Initialization and Configuration	208
10.3.1	32-Bit One-Shot/Periodic Timer Mode	
10.3.2		
10.3.3	16-Bit One-Shot/Periodic Timer Mode	
10.3.4	16-Bit Input Edge Count Mode	
10.3.5	16-Bit Input Edge Timing Mode	
10.3.6	16-Bit PWM Mode	
10.4	Register Map	
10.5	Register Descriptions	
	-	
11 11.1	Watchdog Timer	
	Block Diagram	
11.2	Functional Description	
11.3	Initialization and Configuration	
11.4	Register Map	
11.5	Register Descriptions	239
12	Universal Asynchronous Receivers/Transmitters (UARTs)	
12.1	Block Diagram	
12.2	Functional Description	261
12.2.1	Transmit/Receive Logic	261
12.2.2	Baud-Rate Generation	262
12.2.3	Data Transmission	262
12.2.4	Serial IR (SIR)	263
12.2.5	FIFO Operation	264
12.2.6	Interrupts	264
12.2.7	Loopback Operation	265
12.2.8	IrDA SIR block	265
12.3	Initialization and Configuration	265
12.4	Register Map	266
12.5	Register Descriptions	267
13	Synchronous Serial Interface (SSI)	
13.1	Block Diagram	
13.2	Functional Description	
13.2.1	Bit Rate Generation	
13.2.2	FIFO Operation	
13.2.3	Interrupts	
13.2.4	Frame Formats	
13.3	Initialization and Configuration	
13.4	Register Map	
13.4	Register Descriptions	
14	Inter-Integrated Circuit (I ² C) Interface	
14.1	Block Diagram	338

14.2	Functional Description	
14.2.1	I ² C Bus Functional Overview	
	Available Speed Modes	
14.2.3	Interrupts	
14.2.4	Loopback Operation	
14.2.5	Command Sequence Flow Charts	
14.3	Initialization and Configuration	
14.4	Register Map	
14.5	Register Descriptions (I ² C Master)	
14.6	Register Descriptions (I2C Slave)	
15	Analog Comparators	
15.1	Block Diagram	
15.2	Functional Description	
15.2.1	Internal Reference Programming	
15.3 15.4	Initialization and Configuration	
15.4 15.5	Register Map	
16	Pin Diagram	
17	Signal Tables	
17.1	100-Pin LQFP Package Pin Tables	
17.2	108-Pin BGA Package Pin Tables	399
18	Operating Characteristics	414
19	Electrical Characteristics	415
19		
19 19.1	DC Characteristics	415
19.1 19.1.1	DC Characteristics	415 415
19.1 19.1.1 19.1.2	DC Characteristics	415 415 415
19.1 19.1.1 19.1.2 19.1.3	DC Characteristics Maximum Ratings Recommended DC Operating Conditions On-Chip Low Drop-Out (LDO) Regulator Characteristics	415 415 415 415 416
19.1 19.1.1 19.1.2 19.1.3 19.1.4	DC Characteristics Maximum Ratings	415 415 415 415 416 416
19.1 19.1.1 19.1.2 19.1.3 19.1.4 19.1.5	DC Characteristics	415 415 415 416 416 416 418
19.1 19.1.1 19.1.2 19.1.3 19.1.4 19.1.5 19.1.6	DC Characteristics	415 415 415 416 416 418 418 418
19.1 19.1.1 19.1.2 19.1.3 19.1.4 19.1.5 19.1.6 19.2	DC Characteristics	415 415 415 416 416 418 418 418
19.1 19.1.1 19.1.2 19.1.3 19.1.4 19.1.5 19.1.6 19.2 19.2.1	DC Characteristics Maximum Ratings Recommended DC Operating Conditions On-Chip Low Drop-Out (LDO) Regulator Characteristics Power Specifications Flash Memory Characteristics Hibernation AC Characteristics	415 415 415 416 416 418 418 418 418
19.1 19.1.1 19.1.2 19.1.3 19.1.4 19.1.5 19.1.6 19.2 19.2.1 19.2.2	DC Characteristics	415 415 416 416 416 418 418 418 418 418 418
19.1 19.1.1 19.1.2 19.1.3 19.1.4 19.1.5 19.1.6 19.2 19.2.1 19.2.2 19.2.3	DC Characteristics	415 415 415 416 416 418 418 418 418 418 418 418 418
19.1 19.1.1 19.1.2 19.1.3 19.1.4 19.1.5 19.1.6 19.2 19.2.1 19.2.2 19.2.3 19.2.3	DC Characteristics Maximum Ratings Recommended DC Operating Conditions On-Chip Low Drop-Out (LDO) Regulator Characteristics Power Specifications Flash Memory Characteristics Hibernation AC Characteristics Load Conditions Clocks Analog Comparator I ² C	415 415 416 416 418 418 418 418 418 418 418 418 419 420
19.1 19.1.1 19.1.2 19.1.3 19.1.4 19.1.5 19.1.6 19.2 19.2.1 19.2.2 19.2.3 19.2.4 19.2.5	DC Characteristics	415 415 416 416 418 418 418 418 418 418 418 418 418 420 420
19.1 19.1.1 19.1.2 19.1.3 19.1.4 19.1.5 19.1.6 19.2 19.2.1 19.2.2 19.2.3 19.2.4 19.2.5 19.2.6	DC Characteristics	415 415 416 416 418 418 418 418 418 418 418 418 418 419 420 420 421
19.1 19.1.1 19.1.2 19.1.3 19.1.4 19.1.5 19.1.6 19.2 19.2.1 19.2.2 19.2.3 19.2.4 19.2.5 19.2.6 19.2.7	DC Characteristics Maximum Ratings Recommended DC Operating Conditions On-Chip Low Drop-Out (LDO) Regulator Characteristics Power Specifications Flash Memory Characteristics Hibernation AC Characteristics Load Conditions Clocks Analog Comparator I ² C Hibernation Module Synchronous Serial Interface (SSI) JTAG and Boundary Scan	415 415 416 416 418 418 418 418 418 418 418 418 418 419 420 420 420 421 423
19.1 19.1.1 19.1.2 19.1.3 19.1.4 19.1.5 19.1.6 19.2 19.2.1 19.2.2 19.2.3 19.2.4 19.2.5 19.2.6 19.2.7 19.2.8	DC Characteristics	415 415 416 416 418 418 418 418 418 418 418 418 420 420 420 421 423 424
19.1 19.1.1 19.1.2 19.1.3 19.1.4 19.1.5 19.1.6 19.2 19.2.1 19.2.2 19.2.3 19.2.4 19.2.5 19.2.6 19.2.7 19.2.8 19.2.9	DC Characteristics Maximum Ratings Recommended DC Operating Conditions On-Chip Low Drop-Out (LDO) Regulator Characteristics Power Specifications Flash Memory Characteristics Hibernation AC Characteristics Load Conditions Clocks Analog Comparator I ² C Hibernation Module Synchronous Serial Interface (SSI) JTAG and Boundary Scan General-Purpose I/O Reset	415 415 416 416 418 418 418 418 418 418 418 418 418 420 420 420 421 423 424 425
19.1 19.1.1 19.1.2 19.1.3 19.1.4 19.1.5 19.1.6 19.2 19.2.1 19.2.2 19.2.3 19.2.4 19.2.5 19.2.6 19.2.7 19.2.8 19.2.9 20	DC Characteristics Maximum Ratings Recommended DC Operating Conditions On-Chip Low Drop-Out (LDO) Regulator Characteristics Power Specifications Flash Memory Characteristics Hibernation AC Characteristics Load Conditions Clocks Analog Comparator I ² C Hibernation Module Synchronous Serial Interface (SSI) JTAG and Boundary Scan General-Purpose I/O Reset Package Information	415 415 416 416 418 418 418 418 418 418 418 418 420 420 420 420 421 423 424 425 427
19.1 19.1.1 19.1.2 19.1.3 19.1.4 19.1.5 19.1.6 19.2 19.2.1 19.2.2 19.2.3 19.2.4 19.2.5 19.2.6 19.2.7 19.2.8 19.2.8 19.2.9 20 A	DC Characteristics	415 415 416 416 418 418 418 418 418 418 418 418 418 420 420 420 421 423 424 425 427 431
19.1 19.1.1 19.1.2 19.1.3 19.1.4 19.1.5 19.1.6 19.2 19.2.1 19.2.2 19.2.3 19.2.4 19.2.5 19.2.6 19.2.7 19.2.8 19.2.9 20 A A.1	DC Characteristics	415 415 416 416 418 418 418 418 418 418 418 418 418 418
19.1 19.1.1 19.1.2 19.1.3 19.1.4 19.1.5 19.1.6 19.2 19.2.1 19.2.2 19.2.3 19.2.4 19.2.5 19.2.6 19.2.7 19.2.8 19.2.7 19.2.8 19.2.9 20 A A.1 A.2	DC Characteristics Maximum Ratings Recommended DC Operating Conditions On-Chip Low Drop-Out (LDO) Regulator Characteristics Power Specifications Flash Memory Characteristics Hibernation AC Characteristics Load Conditions Clocks Analog Comparator I ² C Hibernation Module Synchronous Serial Interface (SSI) JTAG and Boundary Scan General-Purpose I/O Reset Package Information Serial Flash Loader Interfaces	415 415 416 416 418 418 418 418 418 418 418 418 420 420 420 420 421 423 424 425 427 431 431
19.1 19.1.1 19.1.2 19.1.3 19.1.4 19.1.5 19.1.6 19.2 19.2.1 19.2.2 19.2.3 19.2.4 19.2.5 19.2.6 19.2.7 19.2.8 19.2.9 20 A A.1	DC Characteristics	415 415 416 416 418 418 418 418 418 418 418 418 420 420 420 421 420 421 423 424 425 427 431 431 431

A.3	Packet Handling	
A.3.1	Packet Format	432
A.3.2	Sending Packets	432
A.3.3	Receiving Packets	432
A.4	Commands	433
A.4.1	COMMAND_PING (0X20)	433
A.4.2	COMMAND_GET_STATUS (0x23)	433
A.4.3	COMMAND_DOWNLOAD (0x21)	433
A.4.4	COMMAND_SEND_DATA (0x24)	434
A.4.5	COMMAND_RUN (0x22)	
A.4.6	COMMAND_RESET (0x25)	434
В	Register Quick Reference	436
С	Ordering and Contact Information	449
C.1	Ordering Information	
C.2	Kits	
C.3	Company Information	450
C.4	Support Information	

List of Figures

Figure 1-1.	Stellaris [®] 1000 Series High-Level Block Diagram	28
Figure 2-1.	CPU Block Diagram	36
Figure 2-2.	TPIU Block Diagram	37
Figure 5-1.	JTAG Module Block Diagram	47
Figure 5-2.	Test Access Port State Machine	50
Figure 5-3.	IDCODE Register Format	55
Figure 5-4.	BYPASS Register Format	56
Figure 5-5.	Boundary Scan Register Format	56
Figure 6-1.	External Circuitry to Extend Reset	58
Figure 6-2.	Power Architecture	60
Figure 6-3.	Main Clock Tree	62
Figure 7-1.	Hibernation Module Block Diagram	. 117
Figure 7-2.	Clock Source Using Crystal	. 118
Figure 7-3.	Clock Source Using Dedicated Oscillator	. 119
Figure 8-1.	Flash Block Diagram	. 136
Figure 9-1.	GPIO Port Block Diagram	. 161
Figure 9-2.	GPIODATA Write Example	. 162
Figure 9-3.	GPIODATA Read Example	. 162
Figure 10-1.	GPTM Module Block Diagram	. 202
Figure 10-2.	16-Bit Input Edge Count Mode Example	. 206
Figure 10-3.	16-Bit Input Edge Time Mode Example	. 207
Figure 10-4.	16-Bit PWM Mode Example	. 208
Figure 11-1.	WDT Module Block Diagram	. 237
Figure 12-1.	UART Module Block Diagram	. 261
Figure 12-2.	UART Character Frame	262
Figure 12-3.	IrDA Data Modulation	. 264
Figure 13-1.	SSI Module Block Diagram	. 301
Figure 13-2.	TI Synchronous Serial Frame Format (Single Transfer)	. 304
Figure 13-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	. 304
Figure 13-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	. 305
Figure 13-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	
Figure 13-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	. 306
Figure 13-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	
Figure 13-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	
Figure 13-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	. 308
Figure 13-10.	MICROWIRE Frame Format (Single Frame)	. 309
	MICROWIRE Frame Format (Continuous Transfer)	
-	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	
Figure 14-1.	I ² C Block Diagram	. 338
Figure 14-2.	I ² C Bus Configuration	. 339
Figure 14-3.	START and STOP Conditions	. 339
Figure 14-4.	Complete Data Transfer with a 7-Bit Address	. 340
Figure 14-5.	R/S Bit in First Byte	. 340
Figure 14-6.	Data Validity During Bit Transfer on the I ² C Bus	. 340
Figure 14-7.	Master Single SEND	. 343

Figure 14-8.	Master Single RECEIVE	344
Figure 14-9.	Master Burst SEND	345
Figure 14-10.	Master Burst RECEIVE	346
Figure 14-11.	Master Burst RECEIVE after Burst SEND	347
Figure 14-12.	Master Burst SEND after Burst RECEIVE	348
Figure 14-13.	Slave Command Sequence	349
Figure 15-1.	Analog Comparator Module Block Diagram	373
Figure 15-2.	Structure of Comparator Unit	374
Figure 15-3.	Comparator Internal Reference Structure	375
Figure 16-1.	100-Pin LQFP Package Pin Diagram	385
Figure 16-2.	108-Ball BGA Package Pin Diagram (Top View)	386
Figure 19-1.	Load Conditions	418
Figure 19-2.	I ² C Timing	420
Figure 19-3.	Hibernation Module Timing	421
Figure 19-4.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement	422
Figure 19-5.	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	422
Figure 19-6.	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	423
Figure 19-7.	JTAG Test Clock Input Timing	424
Figure 19-8.	JTAG Test Access Port (TAP) Timing	424
Figure 19-9.	JTAG TRST Timing	
Figure 19-10.	External Reset Timing (RST)	425
Figure 19-11.	Power-On Reset Timing	426
Figure 19-12.	Brown-Out Reset Timing	426
Figure 19-13.	Software Reset Timing	426
Figure 19-14.	Watchdog Reset Timing	426
Figure 20-1.	100-Pin LQFP Package	427
Figure 20-2.	108-Ball BGA Package	429

List of Tables

Table 1.	Revision History	. 17
Table 2.	Documentation Conventions	. 19
Table 3-1.	Memory Map	41
Table 4-1.	Exception Types	43
Table 4-2.	Interrupts	
Table 5-1.	JTAG Port Pins Reset State	. 48
Table 5-2.	JTAG Instruction Register Commands	53
Table 6-1.	System Control Register Map	65
Table 7-1.	Hibernation Module Register Map	123
Table 8-1.	Flash Protection Policy Combinations	137
Table 8-2.	Flash Resident Registers	139
Table 8-3.	Flash Register Map	140
Table 9-1.	GPIO Pad Configuration Examples	164
Table 9-2.	GPIO Interrupt Configuration Example	164
Table 9-3.	GPIO Register Map	165
Table 10-1.	Available CCP Pins	202
Table 10-2.	16-Bit Timer With Prescaler Configurations	205
Table 10-3.	Timers Register Map	211
Table 11-1.	Watchdog Timer Register Map	238
Table 12-1.	UART Register Map	266
Table 13-1.	SSI Register Map	312
Table 14-1.	Examples of I ² C Master Timer Period versus Speed Mode	341
Table 14-2.	Inter-Integrated Circuit (I ² C) Interface Register Map	350
Table 14-3.	Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)	
Table 15-1.	Comparator 0 Operating Modes	
Table 15-2.	Comparator 1 Operating Modes	
Table 15-3.	Internal Reference Voltage and ACREFCTL Field Values	
Table 15-4.	Analog Comparators Register Map	
Table 17-1.	Signals by Pin Number	
Table 17-2.	Signals by Signal Name	
Table 17-3.	Signals by Function, Except for GPIO	
Table 17-4.	GPIO Pins and Alternate Functions	
Table 17-5.	Signals by Pin Number	
Table 17-6.	Signals by Signal Name	404
Table 17-7.	Signals by Function, Except for GPIO	409
Table 17-8.	GPIO Pins and Alternate Functions	
Table 18-1.	Temperature Characteristics	414
Table 18-2.	Thermal Characteristics	
Table 19-1.	Maximum Ratings	415
Table 19-2.	Recommended DC Operating Conditions	415
Table 19-3.	LDO Regulator Characteristics	416
Table 19-4.	Detailed Power Specifications	
Table 19-5.	Flash Memory Characteristics	
Table 19-6.	Hibernation Module DC Characteristics	
Table 19-7.	Phase Locked Loop (PLL) Characteristics	
Table 19-8.	Clock Characteristics	

Table 19-9.	Crystal Characteristics	419
Table 19-10.	Analog Comparator Characteristics	419
Table 19-11.	Analog Comparator Voltage Reference Characteristics	419
Table 19-12.	I ² C Characteristics	420
Table 19-13.	Hibernation Module AC Characteristics	420
Table 19-14.	SSI Characteristics	421
Table 19-15.	JTAG Characteristics	423
Table 19-16.	GPIO Characteristics	425
Table 19-17.	Reset Characteristics	425
Table C-1.	Part Ordering Information	449

List of Registers

System Cor	ntrol	57
Register 1:	Device Identification 0 (DID0), offset 0x000	67
Register 2:	Brown-Out Reset Control (PBORCTL), offset 0x030	69
Register 3:	LDO Power Control (LDOPCTL), offset 0x034	70
Register 4:	Raw Interrupt Status (RIS), offset 0x050	71
Register 5:	Interrupt Mask Control (IMC), offset 0x054	
Register 6:	Masked Interrupt Status and Clear (MISC), offset 0x058	73
Register 7:	Reset Cause (RESC), offset 0x05C	74
Register 8:	Run-Mode Clock Configuration (RCC), offset 0x060	75
Register 9:	XTAL to PLL Translation (PLLCFG), offset 0x064	79
Register 10:	Run-Mode Clock Configuration 2 (RCC2), offset 0x070	80
Register 11:	Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144	82
Register 12:	Device Identification 1 (DID1), offset 0x004	83
Register 13:	Device Capabilities 0 (DC0), offset 0x008	85
Register 14:	Device Capabilities 1 (DC1), offset 0x010	86
Register 15:	Device Capabilities 2 (DC2), offset 0x014	88
Register 16:	Device Capabilities 3 (DC3), offset 0x018	90
Register 17:	Device Capabilities 4 (DC4), offset 0x01C	92
Register 18:	Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100	94
Register 19:	Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110	95
Register 20:	Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120	96
Register 21:	Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104	97
Register 22:	Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114	100
Register 23:	Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124	103
Register 24:	Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108	106
Register 25:	Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118	108
Register 26:	Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128	110
Register 27:	Software Reset Control 0 (SRCR0), offset 0x040	112
Register 28:	Software Reset Control 1 (SRCR1), offset 0x044	
Register 29:	Software Reset Control 2 (SRCR2), offset 0x048	115
Hibernation	Module	116
Register 1:	Hibernation RTC Counter (HIBRTCC), offset 0x000	
Register 2:	Hibernation RTC Match 0 (HIBRTCM0), offset 0x004	
Register 3:	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008	
Register 4:	Hibernation RTC Load (HIBRTCLD), offset 0x00C	
Register 5:	Hibernation Control (HIBCTL), offset 0x010	
Register 6:	Hibernation Interrupt Mask (HIBIM), offset 0x014	
Register 7:	Hibernation Raw Interrupt Status (HIBRIS), offset 0x018	
Register 8:	Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C	
Register 9:	Hibernation Interrupt Clear (HIBIC), offset 0x020	
Register 10:	Hibernation RTC Trim (HIBRTCT), offset 0x024	
Register 11:	Hibernation Data (HIBDATA), offset 0x030-0x12C	
0	nory	
Register 1:	Flash Memory Address (FMA), offset 0x000	141
Register 2:	Flash Memory Data (FMD), offset 0x004	
		···· · ·

Register 3:	Flash Memory Control (FMC), offset 0x008	143
Register 4:	Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C	
Register 5:	Flash Controller Interrupt Mask (FCIM), offset 0x010	146
Register 6:	Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	
Register 7:	USec Reload (USECRL), offset 0x140	
Register 8:	Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200	
Register 9:	Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400	150
Register 10:	User Debug (USER_DBG), offset 0x1D0	151
Register 11:	User Register 0 (USER_REG0), offset 0x1E0	
Register 12:	User Register 1 (USER_REG1), offset 0x1E4	
Register 13:	Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204	154
Register 14:	Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208	
Register 15:	Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C	156
Register 16:	Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404	
Register 17:	Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408	
Register 18:	Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C	159
General-Pur	pose Input/Outputs (GPIOs)	160
Register 1:	GPIO Data (GPIODATA), offset 0x000	
Register 2:	GPIO Direction (GPIODIR), offset 0x400	168
Register 3:	GPIO Interrupt Sense (GPIOIS), offset 0x404	169
Register 4:	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408	170
Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C	171
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410	172
Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414	
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	174
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C	
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	176
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	179
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	180
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	181
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	182
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514	183
Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	184
Register 18:	GPIO Digital Enable (GPIODEN), offset 0x51C	185
Register 19:	GPIO Lock (GPIOLOCK), offset 0x520	186
Register 20:	GPIO Commit (GPIOCR), offset 0x524	187
Register 21:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	189
Register 22:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	190
Register 23:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	191
Register 24:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	192
Register 25:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	193
Register 26:	GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4	194
Register 27:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	195
Register 28:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	
Register 29:	GPIO PrimeCell Identification 0 (GPIOPCelIID0), offset 0xFF0	
Register 30:	GPIO PrimeCell Identification 1 (GPIOPCelIID1), offset 0xFF4	198
Register 31:	GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8	199

Register 32:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC	200
General-Pur	pose Timers	201
Register 1:	GPTM Configuration (GPTMCFG), offset 0x000	213
Register 2:	GPTM TimerA Mode (GPTMTAMR), offset 0x004	214
Register 3:	GPTM TimerB Mode (GPTMTBMR), offset 0x008	
Register 4:	GPTM Control (GPTMCTL), offset 0x00C	
Register 5:	GPTM Interrupt Mask (GPTMIMR), offset 0x018	221
Register 6:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	223
Register 7:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	
Register 8:	GPTM Interrupt Clear (GPTMICR), offset 0x024	
Register 9:	GPTM TimerA Interval Load (GPTMTAILR), offset 0x028	
Register 10:	GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C	
Register 11:	GPTM TimerA Match (GPTMTAMATCHR), offset 0x030	229
Register 12:	GPTM TimerB Match (GPTMTBMATCHR), offset 0x034	230
Register 13:	GPTM TimerA Prescale (GPTMTAPR), offset 0x038	231
Register 14:	GPTM TimerB Prescale (GPTMTBPR), offset 0x03C	232
Register 15:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040	233
Register 16:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044	234
Register 17:	GPTM TimerA (GPTMTAR), offset 0x048	235
Register 18:	GPTM TimerB (GPTMTBR), offset 0x04C	236
Watchdog T	imer	237
Register 1:	Watchdog Load (WDTLOAD), offset 0x000	240
Register 2:	Watchdog Value (WDTVALUE), offset 0x004	241
Register 3:	Watchdog Control (WDTCTL), offset 0x008	242
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	243
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	244
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	245
Register 7:	Watchdog Test (WDTTEST), offset 0x418	246
Register 8:	Watchdog Lock (WDTLOCK), offset 0xC00	247
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	248
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	249
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	250
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	251
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	252
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	253
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	254
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	255
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	256
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	257
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8	258
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCelIID3), offset 0xFFC	259
Universal As	synchronous Receivers/Transmitters (UARTs)	260
Register 1:	UART Data (UARTDR), offset 0x000	
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	
Register 3:	UART Flag (UARTFR), offset 0x018	
Register 4:	UART IrDA Low-Power Register (UARTILPR), offset 0x020	
Register 5:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	
Register 6:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028	

Register 7:	UART Line Control (UARTLCRH), offset 0x02C	277
Register 8:	UART Control (UARTCTL), offset 0x030	279
Register 9:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	281
Register 10:	UART Interrupt Mask (UARTIM), offset 0x038	283
Register 11:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	285
Register 12:	UART Masked Interrupt Status (UARTMIS), offset 0x040	286
Register 13:	UART Interrupt Clear (UARTICR), offset 0x044	
Register 14:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	
Register 15:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	
Register 16:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	
Register 17:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	
Register 18:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	
Register 19:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	
Register 20:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	
Register 21:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	
Register 22:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	
Register 23:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	
Register 24:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	
Register 25:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	300
Synchronou	Is Serial Interface (SSI)	301
Register 1:	SSI Control 0 (SSICR0), offset 0x000	
Register 2:	SSI Control 1 (SSICR1), offset 0x004	315
Register 3:	SSI Data (SSIDR), offset 0x008	317
Register 4:	SSI Status (SSISR), offset 0x00C	318
Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	320
Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014	321
Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018	323
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	324
Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020	325
Register 10:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	326
Register 11:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	327
Register 12:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	
Register 13:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	
Register 14:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	
Register 15:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	
Register 16:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	
Register 17:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	
Register 18:	SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0	
Register 19:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	
Register 20:	SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8	
Register 21:	SSI PrimeCell Identification 3 (SSIPCelIID3), offset 0xFFC	337
Inter-Integra	Ited Circuit (I ² C) Interface	
Register 1:	I ² C Master Slave Address (I2CMSA), offset 0x000	
Register 2:	I ² C Master Control/Status (I2CMCS), offset 0x004	353
Register 3:	I ² C Master Data (I2CMDR), offset 0x008	357
Register 4:	I ² C Master Timer Period (I2CMTPR), offset 0x00C	
Register 5:	I ² C Master Interrupt Mask (I2CMIMR), offset 0x010	
Register 6:	I ² C Master Raw Interrupt Status (I2CMRIS), offset 0x014	

Register 7:	I ² C Master Masked Interrupt Status (I2CMMIS), offset 0x018	361
Register 8:	I ² C Master Interrupt Clear (I2CMICR), offset 0x01C	362
Register 9:	I ² C Master Configuration (I2CMCR), offset 0x020	363
Register 10:	I ² C Slave Own Address (I2CSOAR), offset 0x000	365
Register 11:	I ² C Slave Control/Status (I2CSCSR), offset 0x004	366
Register 12:	I ² C Slave Data (I2CSDR), offset 0x008	368
Register 13:	I ² C Slave Interrupt Mask (I2CSIMR), offset 0x00C	369
Register 14:	I ² C Slave Raw Interrupt Status (I2CSRIS), offset 0x010	370
Register 15:	I ² C Slave Masked Interrupt Status (I2CSMIS), offset 0x014	371
D 1 1 10		070
Register 16:	I ² C Slave Interrupt Clear (I2CSICR), offset 0x018	372
0		372 373
0		373
Analog Con	nparators	373 378
Analog Con Register 1:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00	373 378 379
Analog Con Register 1: Register 2:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00 Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04 Analog Comparator Interrupt Enable (ACINTEN), offset 0x08 Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10	373 378 379 380 381
Analog Con Register 1: Register 2: Register 3:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00 Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04 Analog Comparator Interrupt Enable (ACINTEN), offset 0x08	373 378 379 380 381
Analog Con Register 1: Register 2: Register 3: Register 4:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00 Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04 Analog Comparator Interrupt Enable (ACINTEN), offset 0x08 Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10 Analog Comparator Status 0 (ACSTAT0), offset 0x20 Analog Comparator Status 1 (ACSTAT1), offset 0x40	373 378 379 380 381 382 382
Analog Con Register 1: Register 2: Register 3: Register 4: Register 5:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00 Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04 Analog Comparator Interrupt Enable (ACINTEN), offset 0x08 Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10 Analog Comparator Status 0 (ACSTAT0), offset 0x20	373 378 379 380 381 382 382 383

Revision History

The revision history table notes changes made between the indicated revisions of the LM3S1911 data sheet.

Date	Revision	Description
March 2008	2550	Started tracking revision history.
April 2008	2881	 The O_{JA} value was changed from 55.3 to 34 in the "Thermal Characteristics" table in the Operating Characteristics chapter.
		 Bit 31 of the DC3 register was incorrectly described in prior versions of the datasheet. A reset of 1 indicates that an even CCP pin is present and can be used as a 32-KHz input clock.
		 Values for I_{DD_HIBERNATE} were added to the "Detailed Power Specifications" table in the "Electrical Characteristics" chapter.
		The "Hibernation Module DC Electricals" table was added to the "Electrical Characteristics" chapter.
		 The T_{VDDRISE} parameter in the "Reset Characteristics" table in the "Electrical Characteristics" chapter was changed from a max of 100 to 250.
		 The maximum value on Core supply voltage (V_{DD25}) in the "Maximum Ratings" table in the "Electrical Characteristics" chapter was changed from 4 to 3.
		 The operational frequency of the internal 30-kHz oscillator clock source is 30 kHz ± 50% (prior datasheets incorrectly noted it as 30 kHz ± 30%).
		• A value of 0x3 in bits 5:4 of the MISC register (OSCSRC) indicates the 30-KHz internal oscillator is the input source for the oscillator. Prior datasheets incorrectly noted 0x3 as a reserved value.
		 The reset for bits 6:4 of the RCC2 register (OSCSRC2) is 0x1 (IOSC). Prior datasheets incorrectly noted the reset was 0x0 (MOSC).
		Two figures on clock source were added to the "Hibernation Module":
		 Clock Source Using Crystal
		 Clock Source Using Dedicated Oscillator
		The following notes on battery management were added to the "Hibernation Module" chapter:
		 Battery voltage is not measured while in Hibernate mode.
		 System level factors may affect the accuracy of the low battery detect circuit. The designer should consider battery type, discharge characteristics, and a test load during battery voltage measurements.
		A note on high-current applications was added to the GPIO chapter:
		For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the VOL value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package.
		A note on Schmitt inputs was added to the GPIO chapter:
		Pins configured as digital inputs are Schmitt-triggered.
		The Buffer type on the WAKE pin changed from OD to - in the Signal Tables.
		The "Differential Sampling Range" figures in the ADC chapter were clarified.

Date	Revision	Description
		The last revision of the datasheet (revision 2550) introduced two errors that have now been corrected:
		 The LQFP pin diagrams and pin tables were missing the comparator positive and negative input pins.
		- The base address was listed incorrectly in the FMPRE0 and FMPPE0 register bit diagrams.
		 Additional minor datasheet clarifications and corrections.
May 2008	2972	 As noted in the PCN, the option to provide VDD25 power from external sources was removed. Use the LDO output as the source of VDD25 input.
		 Additional minor datasheet clarifications and corrections.
July 2008	3108	Additional minor datasheet clarifications and corrections.
August 2008	3447	Added note on clearing interrupts to Interrupts chapter.
		 Added Power Architecture diagram to System Control chapter.
		 Additional minor datasheet clarifications and corrections.

About This Document

This data sheet provides reference information for the LM3S1911 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex[™]-M3 core.

Audience

This manual is intended for system software developers, hardware designers, and application developers.

About This Manual

This document is organized into sections that correspond to each major feature.

Related Documents

The following documents are referenced by the data sheet, and available on the documentation CD or from the Luminary Micro web site at www.luminarymicro.com:

- ARM® Cortex™-M3 Technical Reference Manual
- ARM® CoreSight Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual
- Stellaris[®] Peripheral Driver Library User's Guide
- Stellaris[®] ROM User's Guide

The following related documents are also referenced:

IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the Luminary Micro web site for additional documentation, including application notes and white papers.

Documentation Conventions

This document uses the conventions shown in Table 2 on page 19.

Table 2. Documentation Conventions

Notation	Meaning	
General Register	General Register Notation	
REGISTER	APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, SRCRn represents any (or all) of the three Software Reset Control registers: SRCR0, SRCR1 , and SRCR2 .	
bit	A single bit in a register.	
bit field	Two or more consecutive and related bits.	
offset 0xnnn	A hexadecimal increment to a register's address, relative to that module's base address as specified in "Memory Map" on page 41.	

Notation	Meaning
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.
reserved	Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set to 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
уу:хх	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.
RC	Software can read this field. The bit or field is cleared by hardware after reading the bit/field.
RO	Software can read this field. Always write the chip reset value.
R/W	Software can read or write this field.
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.
R/W1S	Software can read or write a 1 to this field. A write of a 0 to a R/W1S bit does not affect the bit value in the register.
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.
	This register is typically used to clear the corresponding bit in an interrupt register.
WO	Only a write by software is valid; a read of the register returns no meaningful data.
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.
0	Bit cleared to 0 on chip reset.
1	Bit set to 1 on chip reset.
-	Nondeterministic.
Pin/Signal Notation	
[]	Pin alternate function; a pin defaults to the signal without the brackets.
pin	Refers to the physical connection on the package.
signal	Refers to the electrical signal encoding of a pin.
assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).
deassert a signal	Change the value of the signal from the logically True state to the logically False state.
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.
Numbers	
x	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.

Notation	Meaning
	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF. All other numbers within register tables are assumed to be binary. Within conceptual information,
	binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix.

1 Architectural Overview

The Luminary Micro Stellaris[®] family of microcontrollers—the first ARM® Cortex[™]-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The Stellaris[®] family offers efficient performance and extensive integration, favorably positioning the device into cost-conscious applications requiring significant control-processing and connectivity capabilities. The Stellaris[®] LM3S1000 series extends the Stellaris[®] family with larger on-chip memories, enhanced power management, and expanded I/O and control capabilities.

The LM3S1911 microcontroller is targeted for industrial applications, including remote monitoring, electronic point-of-sale machines, test and measurement equipment, network appliances and switches, factory automation, HVAC and building control, gaming equipment, motion control, medical instrumentation, and fire and security.

For applications requiring extreme conservation of power, the LM3S1911 microcontroller features a Battery-backed Hibernation module to efficiently power down the LM3S1911 to a low-power state during extended periods of inactivity. With a power-up/power-down sequencer, a continuous time counter (RTC), a pair of match registers, an APB interface to the system bus, and dedicated non-volatile memory, the Hibernation module positions the LM3S1911 microcontroller perfectly for battery applications.

In addition, the LM3S1911 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S1911 microcontroller is code-compatible to all members of the extensive Stellaris[®] family; providing flexibility to fit our customers' precise needs.

Luminary Micro offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network. See "Ordering and Contact Information" on page 449 for ordering information for Stellaris[®] family devices.

1.1 **Product Features**

The LM3S1911 microcontroller includes the following product features:

- 32-Bit RISC Performance
 - 32-bit ARM® Cortex[™]-M3 v7M architecture optimized for small-footprint embedded applications
 - System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
 - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
 - 50-MHz operation
 - Hardware-division and single-cycle-multiplication

- Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
- 29 interrupts with eight priority levels
- Memory protection unit (MPU), providing a privileged mode for protected operating system functionality
- Unaligned data access, enabling data to be efficiently packed into memory
- Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
- Internal Memory
 - 256 KB single-cycle flash
 - User-managed flash block protection on a 2-KB block basis
 - User-managed flash data programming
 - User-defined and managed flash-protection block
 - 64 KB single-cycle SRAM
- General-Purpose Timers
 - Four General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers. Each GPTM can be configured to operate independently:
 - As a single 32-bit timer
 - As one 32-bit Real-Time Clock (RTC) to event capture
 - For Pulse Width Modulation (PWM)
 - 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock when using an external 32.768-KHz clock as the input
 - User-enabled stalling in periodic and one-shot mode when the controller asserts the CPU Halt flag during debug
 - 16-bit Timer modes
 - · General-purpose timer function with an 8-bit prescaler
 - Programmable one-shot timer
 - Programmable periodic timer
 - User-enabled stalling when the controller asserts CPU Halt flag during debug

- 16-bit Input Capture modes
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
 - 32-bit down counter with a programmable load register
 - Separate watchdog clock with an enable
 - Programmable interrupt generation logic with interrupt masking
 - Lock register protection from runaway software
 - Reset generation logic with an enable/disable
 - User-enabled stalling when the controller asserts the CPU Halt flag during debug
- Synchronous Serial Interface (SSI)
 - Two SSI modules, each with the following features:
 - Master or slave operation
 - Programmable clock bit rate and prescale
 - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
 - Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
 - Programmable data frame size from 4 to 16 bits
 - Internal loopback test mode for diagnostic/debug testing
- UART
 - Three fully programmable 16C550-type UARTs with IrDA support
 - Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
 - Programmable baud-rate generator allowing speeds up to 3.125 Mbps
 - Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
 - FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
 - Standard asynchronous communication bits for start, stop, and parity

- False-start-bit detection
- Line-break generation and detection
- Analog Comparators
 - Two independent integrated analog comparators
 - Configurable for output to: drive an output pin or generate an interrupt
 - Compare external pin input to external pin input or to internal programmable voltage reference
- I²C
 - Two I²C modules
 - Master and slave receive and transmit operation with transmission speed up to 100 Kbps in Standard mode and 400 Kbps in Fast mode
 - Interrupt generation
 - Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode
- GPIOs
 - 23-60 GPIOs, depending on configuration
 - 5-V-tolerant input/outputs
 - Programmable interrupt generation as either edge-triggered or level-sensitive
 - Low interrupt latency; as low as 6 cycles and never more than 12 cycles
 - Bit masking in both read and write operations through address lines
 - Pins configured as digital inputs are Schmitt-triggered.
 - Programmable control for GPIO pad configuration:
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can be configured with an 18-mA pad drive for high-current applications
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables
- Power
 - On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V

- Hibernation module handles the power-up/down 3.3 V sequencing and control for the core digital logic and analog circuits
- Low-power options on controller: Sleep and Deep-sleep modes
- Low-power options for peripherals: software controls shutdown of individual peripherals
- User-enabled LDO unregulated voltage detection and automatic reset
- 3.3-V supply brown-out detection and reporting via interrupt or reset
- Flexible Reset Sources
 - Power-on reset (POR)
 - Reset pin assertion
 - Brown-out (BOR) detector alerts to system power drops
 - Software reset
 - Watchdog timer reset
 - Internal low drop-out (LDO) regulator output goes unregulated
- Additional Features
 - Six reset sources
 - Programmable clock source control
 - Clock gating to individual peripherals for power savings
 - IEEE 1149.1-1990 compliant Test Access Port (TAP) controller
 - Debug access via JTAG and Serial Wire interfaces
 - Full JTAG boundary scan
- Industrial and extended temperature 100-pin RoHS-compliant LQFP package
- Industrial-range 108-ball RoHS-compliant BGA package

1.2 Target Applications

- Remote monitoring
- Electronic point-of-sale (POS) machines
- Test and measurement equipment
- Network appliances and switches
- Factory automation
- HVAC and building control

- Gaming equipment
- Motion control
- Medical instrumentation
- Fire and security
- Power and energy
- Transportation

1.3 High-Level Block Diagram

Figure 1-1 on page 28 represents the full set of features in the Stellaris[®] 1000 series of devices; not all features may be available on the LM3S1911 microcontroller.




Figure 1-1. Stellaris[®] 1000 Series High-Level Block Diagram

1.4 Functional Overview

The following sections provide an overview of the features of the LM3S1911 microcontroller. The page number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 449.

1.4.1 ARM Cortex[™]-M3

1.4.1.1 Processor Core (see page 35)

All members of the Stellaris[®] product family, including the LM3S1911 microcontroller, are designed around an ARM Cortex[™]-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

"ARM Cortex-M3 Processor Core" on page 35 provides an overview of the ARM core; the core is detailed in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

1.4.1.2 System Timer (SysTick) (see page 38)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

1.4.1.3 Nested Vectored Interrupt Controller (NVIC) (see page 43)

The LM3S1911 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM® Cortex[™]-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 29 interrupts.

"Interrupts" on page 43 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual*.

1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S1911 controller features Pulse Width Modulation (PWM) outputs.

1.4.2.1 PWM

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control. On the LM3S1911, PWM motion control functionality can be achieved through:

• The motion control features of the general-purpose timers using the CCP pins

CCP Pins (see page 207)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

1.4.3 Analog Peripherals

For support of analog signals, the LM3S1911 microcontroller offers two analog comparators.

1.4.3.1 Analog Comparators (see page 373)

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S1911 microcontroller provides two independent integrated analog comparators that can be configured to drive an output or generate an interrupt .

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence.

1.4.4 Serial Communications Peripherals

The LM3S1911 controller supports both asynchronous and synchronous serial communications with:

- Three fully programmable 16C550-type UARTs
- Two SSI modules
- Two I²C modules

1.4.4.1 UART (see page 260)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S1911 controller includes three fully programmable 16C550-type UARTs that support data transfer speeds up to 3.125 Mbps. (Although similar in functionality to a 16C550 UART, it is not register-compatible.) In addition, each UART is capable of supporting IrDA.

Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

1.4.4.2 SSI (see page 301)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface.

The LM3S1911 controller includes two SSI modules that provide the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

Each SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

Each SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

Each SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

1.4.4.3 I²C (see page 338)

The Inter-Integrated Circuit (I²C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL).

The I^2C bus interfaces to external I^2C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I^2C bus may also be used for system testing and diagnostic purposes in product development and manufacture.

The LM3S1911 controller includes two I^2C modules that provide the ability to communicate to other IC devices over an I^2C bus. The I^2C bus supports devices that can both transmit and receive (write and read) data.

Devices on the I^2C bus can be designated as either a master or a slave. Each I^2C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. The four I^2C modes are: Master Transmit, Master Receive, Slave Transmit, and Slave Receive.

A Stellaris[®] I²C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I^2C master and slave can generate interrupts. The I^2C master generates interrupts when a transmit or receive operation completes (or aborts due to an error). The I^2C slave generates interrupts when data has been sent or requested by a master.

1.4.5 System Peripherals

1.4.5.1 **Programmable GPIOs** (see page 160)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris[®] GPIO module is comprised of eight physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 23-60 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 387 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in

both read and write operations through address lines. Pins configured as digital inputs are Schmitt-triggered.

1.4.5.2 Four Programmable Timers (see page 201)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris[®] General-Purpose Timer Module (GPTM) contains four GPTM blocks. Each GPTM block provides two 16-bit timers/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

When configured in 32-bit mode, a timer can run as a Real-Time Clock (RTC), one-shot timer or periodic timer. When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

1.4.5.3 Watchdog Timer (see page 237)

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris[®] Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

1.4.6 Memory Peripherals

The LM3S1911 controller offers both single-cycle SRAM and single-cycle Flash memory.

1.4.6.1 SRAM (see page 136)

The LM3S1911 static random access memory (SRAM) controller supports 64 KB SRAM. The internal SRAM of the Stellaris[®] devices is located at offset 0x0000.0000 of the device memory map. To reduce the number of time-consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

1.4.6.2 Flash (see page 137)

The LM3S1911 Flash controller supports 256 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

1.4.7 Additional Features

1.4.7.1 Memory Map (see page 41)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S1911 controller can be found in "Memory Map" on page 41. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The *ARM*® *Cortex*™-*M*3 *Technical Reference Manual* provides further information on the memory map.

1.4.7.2 JTAG TAP Controller (see page 46)

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is composed of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.

1.4.7.3 System Control and Clocks (see page 57)

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

1.4.7.4 Hibernation Module (see page 116)

The Hibernation module provides logic to switch power off to the main processor and peripherals, and to wake on external or time-based events. The Hibernation module includes power-sequencing logic, a real-time clock with a pair of match registers, low-battery detection circuitry, and interrupt signalling to the processor. It also includes 64 32-bit words of non-volatile memory that can be used for saving state during hibernation.

1.4.8 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 385
- "Signal Tables" on page 387
- "Operating Characteristics" on page 414
- "Electrical Characteristics" on page 415

"Package Information" on page 427

2 ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:


- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7[™] processor family for better performance and power efficiency.
- Full-featured debug solution with a:
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer
- Optimized for single-cycle flash usage
- Three sleep modes with clock gating for low power
- Single-cycle multiply instruction and hardware divide
- Atomic operations
- ARM Thumb2 mixed 16-/32-bit instruction set
- 1.25 DMIPS/MHz

The Stellaris[®] family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motors.

For more information on the ARM Cortex-M3 processor core, see the ARM® Cortex[™]-M3 Technical Reference Manual. For information on SWJ-DP, see the ARM® CoreSight Technical Reference Manual.

2.1 Block Diagram

Figure 2-1. CPU Block Diagram



2.2 Functional Description

Important: The ARM® Cortex[™]-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris[®] implementation.

Luminary Micro has implemented the ARM Cortex-M3 core as shown in Figure 2-1 on page 36. As noted in the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

2.2.1 Serial Wire and JTAG Debug

Luminary Micro has replaced the ARM SW-DP and JTAG-DP with the ARM CoreSight[™]-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. This means Chapter 12, "Debug Port," of the *ARM*® *Cortex[™]-M3 Technical Reference Manual* does not apply to Stellaris[®] devices.

Preliminary


The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *CoreSight™ Design Kit Technical Reference Manual* for details on SWJ-DP.

2.2.2 Embedded Trace Macrocell (ETM)

ETM was not implemented in the Stellaris[®] devices. This means Chapters 15 and 16 of the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* can be ignored.

2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. The Stellaris[®] devices have implemented TPIU as shown in Figure 2-2 on page 37. This is similar to the non-ETM version described in the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual*, however, SWJ-DP only provides SWV output for the TPIU.





2.2.4 ROM Table

The default ROM table was implemented as described in the *ARM*[®] *Cortex*[™]-*M3 Technical Reference Manual*.

2.2.5 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) is included on the LM3S1911 controller and supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

2.2.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC):

Facilitates low-latency exception and interrupt handling

- Controls power management
- Implements system control registers

The NVIC supports up to 240 dynamically reprioritizable interrupts each with up to 256 levels of priority. The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts. The NVIC maintains knowledge of the stacked (nested) interrupts to enable tail-chaining of interrupts.

You can only fully access the NVIC from privileged mode, but you can pend interrupts in user-mode if you enable the Configuration Control Register (see the ARM® Cortex[™]-M3 Technical Reference Manual). Any other user-mode access causes a bus fault.

All NVIC registers are accessible using byte, halfword, and word unless otherwise stated.

2.2.6.1 Interrupts

The *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* describes the maximum number of interrupts and interrupt priorities. The LM3S1911 microcontroller supports 29 interrupts with eight priority levels.

2.2.6.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

Functional Description

The timer consists of three registers:

- A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- The reload value for the counter, used to provide the counter's wrap value.
- The current value of the counter.

A fourth register, the SysTick Calibration Value Register, is not implemented in the Stellaris® devices.

When enabled, the timer counts down from the reload value to zero, reloads (wraps) to the value in the SysTick Reload Value register on the next clock edge, then decrements on subsequent clocks. Writing a value of zero to the Reload Value register disables the counter on the next wrap. When the counter reaches zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

Writing to the Current Value register clears the register and the COUNTFLAG status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

If the core is in debug state (halted), the counter will not decrement. The timer is clocked with respect to a reference clock. The reference clock can be the core clock or an external clock source.

SysTick Control and Status Register

Use the SysTick Control and Status Register to enable the SysTick features. The reset is 0x0000.0000.

Bit/Field	Name	Туре	Reset	Description
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	COUNTFLAG	R/W	0	Count Flag
				Returns 1 if timer counted to 0 since last time this was read. Clears on read by application. If read by the debugger using the DAP, this bit is cleared on read-only if the MasterType bit in the AHB-AP Control Register is set to 0. Otherwise, the COUNTFLAG bit is not changed by the debugger read.
15:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	CLKSOURCE	R/W	0	Clock Source
				Value Description
				0 External reference clock. (Not implemented for Stellaris microcontrollers.)
				1 Core clock
				If no reference clock is provided, it is held at 1 and so gives the same time as the core clock. The core clock must be at least 2.5 times faster than the reference clock. If it is not, the count values are unpredictable.
1	TICKINT	R/W	0	Tick Interrupt
				Value Description
				0 Counting down to 0 does not generate the interrupt request to the NVIC. Software can use the COUNTFLAG to determine if ever counted to 0.
				1 Counting down to 0 pends the SysTick handler.
0	ENABLE	R/W	0	Enable
				Value Description
				0 Counter disabled.
				1 Counter operates in a multi-shot way. That is, counter loads with the Reload value and then begins counting down. On reaching 0, it sets the COUNTFLAG to 1 and optionally pends the SysTick handler, based on TICKINT. It then loads the Reload value again, and begins counting.

SysTick Reload Value Register

Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 1 and 0x00FF.FFFF. A start value

of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0.

Therefore, as a multi-shot timer, repeated over and over, it fires every N+1 clock pulse, where N is any value from 1 to 0x00FF.FFFF. So, if the tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD. If a new value is written on each tick interrupt, so treated as single shot, then the actual count down must be written. For example, if a tick is next required after 400 clock pulses, 400 must be written into the RELOAD.

Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	RELOAD	W1C		Reload Value to load into the SysTick Current Value Register when the counter reaches 0.

SysTick Current Value Register

Use the SysTick Current Value Register to find the current value in the register.

Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	CURRENT	W1C	-	Current Value
				Current value at the time the register is accessed. No read-modify-write protection is provided, so change with care.
				This register is write-clear. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register.

SysTick Calibration Value Register

The SysTick Calibration Value register is not implemented.

3 Memory Map

The memory map for the LM3S1911 controller is provided in Table 3-1 on page 41.

In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the *ARM*® *Cortex*™*-M3 Technical Reference Manual*.

Table 3-1. Memory Map^a

Start	End	Description	For details on registers, see page	
Memory				
0x0000.0000	0x0003.FFFF	On-chip flash ^b	140	
0x0004.0000	0x1FFF.FFFF	Reserved	-	
0x2000.0000	0x2000.FFFF	Bit-banded on-chip SRAM ^c	140	
0x2001.0000	0x21FF.FFFF	Reserved	-	
0x2200.0000	0x221F.FFFF	Bit-band alias of 0x2000.0000 through 0x200F.FFFF	136	
0x2220.0000	0x3FFF.FFFF	Reserved	-	
FiRM Peripherals				
0x4000.0000	0x4000.0FFF	Watchdog timer	239	
0x4000.1000	0x4000.3FFF	Reserved	-	
0x4000.4000	0x4000.4FFF	GPIO Port A	166	
0x4000.5000	0x4000.5FFF	GPIO Port B	166	
0x4000.6000	0x4000.6FFF	GPIO Port C	166	
0x4000.7000	0x4000.7FFF	GPIO Port D	166	
0x4000.8000	0x4000.8FFF	SSI0	312	
0x4000.9000	0x4000.9FFF	SSI1	312	
0x4000.A000	0x4000.BFFF	Reserved	-	
0x4000.C000	0x4000.CFFF	UART0	267	
0x4000.D000	0x4000.DFFF	UART1	267	
0x4000.E000	0x4000.EFFF	UART2	267	
0x4000.F000	0x4001.FFFF	Reserved	-	
Peripherals		· ·	L	
0x4002.0000	0x4002.07FF	I2C Master 0	351	
0x4002.0800	0x4002.0FFF	I2C Slave 0	364	
0x4002.1000	0x4002.17FF	I2C Master 1	351	
0x4002.1800	0x4002.1FFF	I2C Slave 1	364	
0x4002.2000	0x4002.3FFF	Reserved	-	
0x4002.4000	0x4002.4FFF	GPIO Port E	166	
0x4002.5000	0x4002.5FFF	GPIO Port F	166	
0x4002.6000	0x4002.6FFF	GPIO Port G	166	
0x4002.7000	0x4002.7FFF	GPIO Port H	166	
0x4002.8000	0x4002.FFFF	Reserved	-	
0x4003.0000	0x4003.0FFF	Timer0	212	

July 26, 2008

Start	End	Description	For details on registers, see page
0x4003.1000	0x4003.1FFF	Timer1	212
0x4003.2000	0x4003.2FFF	Timer2	212
0x4003.3000	0x4003.3FFF	Timer3	212
0x4003.4000	0x4003.BFFF	Reserved	-
0x4003.C000	0x4003.CFFF	Analog Comparators	373
0x4003.D000	0x400F.BFFF	Reserved	-
0x400F.C000	0x400F.CFFF	Hibernation Module	123
0x400F.D000	0x400F.DFFF	Flash control	140
0x400F.E000	0x400F.EFFF	System control	66
0x400F.F000	0x41FF.FFFF	Reserved	-
0x4200.0000	0x43FF.FFFF	Bit-banded alias of 0x4000.0000 through 0x400F.FFFF	-
0x4400.0000	0xDFFF.FFFF	Reserved	-
Private Peripheral B	us		
0xE000.0000	0xE000.0FFF	Instrumentation Trace Macrocell (ITM)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.1000	0xE000.1FFF	Data Watchpoint and Trace (DWT)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.2000	0xE000.2FFF	Flash Patch and Breakpoint (FPB)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.3000	0xE000.DFFF	Reserved	-
DxE000.E000 0xE000.EFFF		Nested Vectored Interrupt Controller (NVIC)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.F000	0xE003.FFFF	Reserved	-
0xE004.0000	0xE004.0FFF Trace Port Interface Unit (TPIU)		ARM® Cortex™-M3 Technical Reference Manual
0xE004.1000	0xFFFF.FFFF	Reserved	-

a. All reserved space returns a bus fault when read or written.

b. The unavailable flash will bus fault throughout this range.

c. The unavailable SRAM will bus fault throughout this range.

4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 on page 43 lists all exception types. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 29 interrupts (listed in Table 4-2 on page 44).

Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. You also can group priorities by splitting priority levels into pre-emption priorities and subpriorities. All of the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

Internally, the highest user-settable priority (0) is treated as fourth priority, after a Reset, NMI, and a Hard Fault. Note that 0 is the default priority for all the settable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

Important: It may take several processor cycles after a write to clear an interrupt source in order for NVIC to see the interrupt source de-assert. This means if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer).

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* for more information on exceptions and interrupts.

Exception Type	Vector Number	Priority ^a	Description
-	0	-	Stack top is loaded from first entry of vector table on reset.
Reset	1	-3 (highest)	Invoked on power up and warm reset. On first instruction, drops to lowest priority (and then is called the base level of activation). This is asynchronous.
Non-Maskable Interrupt (NMI)	2	-2	Cannot be stopped or preempted by any exception but reset. This is asynchronous.
			An NMI is only producible by software, using the NVIC Interrupt Control State register.
Hard Fault	3	-1	All classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This is synchronous.
Memory Management	4	settable	MPU mismatch, including access violation and no match. This is synchronous.
			The priority of this exception can be changed.

Table 4-1. Exception Types

Exception Type	Vector Number	Priority ^a	Description
Bus Fault	5	settable	Pre-fetch fault, memory access fault, and other address/memory related faults. This is synchronous when precise and asynchronous when imprecise.
			You can enable or disable this fault.
Usage Fault	6	settable	Usage fault, such as undefined instruction executed or illegal state transition attempt. This is synchronous.
-	7-10	-	Reserved.
SVCall	11	settable	System service call with SVC instruction. This is synchronous.
Debug Monitor	12	settable	Debug monitor (when not halting). This is synchronous, but only active when enabled. It does not activate if lower priority than the current activation.
-	13	-	Reserved.
PendSV	14	settable	Pendable request for system service. This is asynchronous and only pended by software.
SysTick	15	settable	System tick timer has fired. This is asynchronous.
Interrupts	16 and above	settable	Asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These are all asynchronous. Table 4-2 on page 44 lists the interrupts on the LM3S1911 controller.

a. 0 is the default priority for all the settable priorities.

Table 4-2. Interrupts

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Description
0-15	-	Processor exceptions
16	0	GPIO Port A
17	1	GPIO Port B
18	2	GPIO Port C
19	3	GPIO Port D
20	4	GPIO Port E
21	5	UART0
22	6	UART1
23	7	SSI0
24	8	I2C0
25-33	9-17	Reserved
34	18	Watchdog timer
35	19	Timer0 A
36	20	Timer0 B
37	21	Timer1 A
38	22	Timer1 B
39	23	Timer2 A
40	24	Timer2 B
41	25	Analog Comparator 0
42	26	Analog Comparator 1
43	27	Reserved
44	28	System Control

Preliminary

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Description
45	29	Flash Control
46	30	GPIO Port F
47	31	GPIO Port G
48	32	GPIO Port H
49	33	UART2
50	34	SSI1
51	35	Timer3 A
52	36	Timer3 B
53	37	I2C1
54-58	38-42	Reserved
59	43	Hibernation Module
60-63	44-47	Reserved

5 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.


The JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions:
 - BYPASS instruction
 - IDCODE instruction
 - SAMPLE/PRELOAD instruction
 - EXTEST instruction
 - INTEST instruction
- ARM additional instructions:
 - APACC instruction
 - DPACC instruction
 - ABORT instruction
- Integrated ARM Serial Wire Debug (SWD)

See the *ARM*® *Cortex*™-*M3 Technical Reference Manual* for more information on the ARM JTAG controller.

5.1 Block Diagram





5.2 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1 on page 47. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-2 on page 53 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 423 for JTAG timing diagrams.

5.2.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST, TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 5-1 on page 48. Detailed information on each pin follows.

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TRST	Input	Enabled	Disabled	N/A	N/A
TCK	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

Table 5-1. JTAG Port Pins Reset State

5.2.1.1 Test Reset Input (TRST)

The $\overline{\text{TRST}}$ pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When $\overline{\text{TRST}}$ is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while $\overline{\text{TRST}}$ is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the $\overline{\text{TRST}}$ pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

5.2.1.2 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source.

5.2.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 50.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

5.2.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.

5.2.1.5 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

5.2.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2 on page 50. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR) or the assertion of TRST. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.




Figure 5-2. Test Access Port State Machine

5.2.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 53.

5.2.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

5.2.4.1 GPIO Functionality

When the controller is reset with either a POR or \overline{RST} , the JTAG/SWD port pins default to their JTAG/SWD configurations. The default configuration includes enabling digital functionality (setting **GPIODEN** to 1), enabling the pull-up resistors (setting **GPIOPUR** to 1), and enabling the alternate hardware function (setting **GPIOAFSEL** to 1) for the PB7 and PC[3:0] JTAG/SWD pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG/SWD port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris[®] microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 176) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 186) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 187) have been set to 1.

Recovering a "Locked" Device

Note: Performing the below sequence will cause the nonvolatile registers discussed in "Nonvolatile Register Programming" on page 139 to be restored to their factory default values. The mass erase of the flash memory caused by the below sequence occurs prior to the nonvolatile registers being restored.

If software configures any of the JTAG/SWD pins as GPIO and loses the ability to communicate with the debugger, there is a debug sequence that can be used to recover the device. Performing a total of ten JTAG-to-SWD and SWD-to-JTAG switch sequences while holding the device in reset mass erases the flash memory. The sequence to recover the device is:

- **1.** Assert and hold the \overline{RST} signal.
- 2. Perform the JTAG-to-SWD switch sequence.
- 3. Perform the SWD-to-JTAG switch sequence.
- 4. Perform the JTAG-to-SWD switch sequence.
- 5. Perform the SWD-to-JTAG switch sequence.
- 6. Perform the JTAG-to-SWD switch sequence.
- 7. Perform the SWD-to-JTAG switch sequence.
- 8. Perform the JTAG-to-SWD switch sequence.
- 9. Perform the SWD-to-JTAG switch sequence.
- 10. Perform the JTAG-to-SWD switch sequence.
- **11.** Perform the SWD-to-JTAG switch sequence.

- **12.** Release the \overline{RST} signal.
- 13. Wait 400 ms.
- **14.** Power-cycle the device.

The JTAG-to-SWD and SWD-to-JTAG switch sequences are described in "ARM Serial Wire Debug (SWD)" on page 52. When performing switch sequences for the purpose of recovering the debug capabilities of the device, only steps 1 and 2 of the switch sequence need to be performed.

5.2.4.2 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, and Test Logic Reset states.

Stepping through this sequences of the TAP state machine enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the ARM® *Cortex*^m-*M3* Technical Reference Manual and the ARM® CoreSight Technical Reference Manual.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

JTAG-to-SWD Switching

To switch the operating mode of the Debug Access Port (DAP) from JTAG to SWD mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to SWD mode is defined as b1110011110011110, transmitted LSB first. This can also be represented as 16'hE79E when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit JTAG-to-SWD switch sequence, 16'hE79E.
- Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in SWD mode, before sending the switch sequence, the SWD goes into the line reset state.

SWD-to-JTAG Switching

To switch the operating mode of the Debug Access Port (DAP) from SWD to JTAG mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to JTAG mode is defined as b1110011100111100, transmitted LSB first. This can also be represented as 16'hE73C when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit SWD-to-JTAG switch sequence, 16'hE73C.
- 3. Send at least 5 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in JTAG mode, before sending the switch sequence, the JTAG goes into the Test Logic Reset state.

5.3 Initialization and Configuration

After a Power-On-Reset or an external reset (\mathbb{RST}), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins ($\mathbb{PB7}$ and $\mathbb{PC}[3:0]$) for their alternate function using the **GPIOAFSEL** register.

5.4 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

5.4.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain with a parallel load register connected between the JTAG TDI and TDO pins. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 5-2 on page 53. A detailed explanation of each instruction, along with its associated Data Register, follows.

IR[3:0]	Instruction	Description
0000	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0001	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0010	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
1000	ABORT	Shifts data into the ARM Debug Port Abort Register.
1010	DPACC	Shifts data into and out of the ARM DP Access Register.
1011	APACC	Shifts data into and out of the ARM AC Access Register.
1110	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
1111	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that TDI is always connected to TDO.

Table 5-2. JTAG Instruction Register Commands

5.4.1.1 EXTEST Instruction

The EXTEST instruction does not have an associated Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register,

the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows tests to be developed that drive known values out of the controller, which can be used to verify connectivity.

5.4.1.2 INTEST Instruction

The INTEST instruction does not have an associated Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable.

5.4.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 56 for more information.

5.4.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 56 for more information.

5.4.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 56 for more information.

5.4.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this

register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 56 for more information.

5.4.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a power-on-reset (POR) is asserted, TRST is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 55 for more information.

5.4.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 55 for more information.

5.4.2 Data Registers

The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

5.4.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3 on page 55. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x3BA00477. This value indicates an ARM Cortex-M3, Version 1 processor. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.

Figure 5-3. IDCODE Register Format




5.4.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4 on page 56. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS

Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.

Figure 5-4. BYPASS Register Format




5.4.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5 on page 56. Each GPIO pin, in a counter-clockwise direction from the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as can be seen in the figure. In addition to the GPIO pins, the controller reset pin, \overline{RST} , is included in the chain. Because the reset pin is always an input, only the input signal is included in the Data Register chain.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

Figure 5-5. Boundary Scan Register Format



For detailed information on the order of the input, output, and output enable bits for each of the GPIO ports, please refer to the Stellaris[®] Family Boundary Scan Description Language (BSDL) files, downloadable from www.luminarymicro.com.

5.4.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

5.4.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual.*

5.4.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual.*

6 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking to the core and individual peripherals, and handles reset detection and reporting.

6.1 Functional Description

The System Control module provides the following capabilities:

- Device identification, see "Device Identification" on page 57
- Local control, such as reset (see "Reset Control" on page 57), power (see "Power Control" on page 60) and clock control (see "Clock Control" on page 60)
- System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 63

6.1.1 Device Identification

Seven read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, flash size, and other features. See the **DID0**, **DID1**, and **DC0-DC4** registers.

6.1.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

6.1.2.1 CMOD0 and CMOD1 Test-Mode Control Pins

Two pins, CMOD0 and CMOD1, are defined for use by Luminary Micro for testing the devices during manufacture. They have no end-user function and should not be used. The CMOD pins should be connected to ground.

6.1.2.2 Reset Sources

The controller has five sources of reset:

- **1.** External reset input pin (\overline{RST}) assertion, see "RST Pin Assertion" on page 57.
- 2. Power-on reset (POR), see "Power-On Reset (POR)" on page 58.
- 3. Internal brown-out (BOR) detector, see "Brown-Out Reset (BOR)" on page 58.
- 4. Software-initiated reset (with the software reset registers), see "Software Reset" on page 59.
- 5. A watchdog timer reset condition violation, see "Watchdog Timer Reset" on page 59.

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an internal POR is the cause, and then all the other bits in the **RESC** register are cleared except for the POR indicator.

6.1.2.3 **RST** Pin Assertion

The external reset pin (\mathbb{RST}) resets the controller. This resets the core and all the peripherals except the JTAG TAP controller (see "JTAG Interface" on page 46). The external reset sequence is as follows:

- **1.** The external reset pin (\overline{RST}) is asserted and then de-asserted.
- The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution. A few clocks cycles from RST de-assertion to the start of the reset sequence is necessary for synchronization.


The external reset timing is shown in Figure 19-10 on page 425.

6.1.2.4 Power-On Reset (POR)

The Power-On Reset (POR) circuit monitors the power supply voltage (V_{DD}). The POR circuit generates a reset signal to the internal logic when the power supply ramp reaches a threshold value (V_{TH}). If the application only uses the POR circuit, the \overline{RST} input needs to be connected to the power supply (V_{DD}) through a pull-up resistor (1K to 10K Ω).

The device must be operating within the specified operating parameters at the point when the on-chip power-on reset pulse is complete. The 3.3-V power supply to the device must reach 3.0 V within 10 msec of it crossing 2.0 V to guarantee proper operation. For applications that require the use of an external reset to hold the device in reset longer than the internal POR, the \overline{RST} input may be used with the circuit as shown in Figure 6-1 on page 58.

Figure 6-1. External Circuitry to Extend Reset



The R_1 and C_1 components define the power-on delay. The R_2 resistor mitigates any leakage from the \overline{RST} input. The diode (D₁) discharges C₁ rapidly when the power supply is turned off.

The Power-On Reset sequence is as follows:

- **1.** The controller waits for the later of external reset (\overline{RST}) or internal POR to go inactive.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The internal POR is only active on the initial power-up of the controller. The Power-On Reset timing is shown in Figure 19-11 on page 426.

Note: The power-on reset also resets the JTAG controller. An external reset does not.

6.1.2.5 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if the power supply (V_{DD}) drops below a brown-out threshold voltage (V_{BTH}) . If a brown-out condition is detected, the system may generate a controller interrupt or a system reset.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset.

The brown-out reset is equivelent to an assertion of the external \overline{RST} input and the reset is held active until the proper V_{DD} level is restored. The **RESC** register can be examined in the reset interrupt handler to determine if a Brown-Out condition was the cause of the reset, thus allowing software to determine what actions are required to recover.

The internal Brown-Out Reset timing is shown in Figure 19-12 on page 426.

6.1.2.6 Software Reset

Software can reset a specific peripheral or generate a reset to the entire system .

Peripherals can be individually reset by software via three registers that control reset signals to each peripheral (see the **SRCRn** registers). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 63). Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset is initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- 3. The internal reset is deasserted and the controller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 19-13 on page 426.

6.1.2.7 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.


The watchdog reset timing is shown in Figure 19-14 on page 426.

6.1.3 Power Control

The Stellaris[®] microcontroller provides an integrated LDO regulator that may be used to provide power to the majority of the controller's internal logic. The LDO regulator provides software a mechanism to adjust the regulated value, in small increments (VSTEP), over the range of 2.25 V to 2.75 V (inclusive)—or 2.5 V \pm 10%. The adjustment is made by changing the value of the VADJ field in the **LDO Power Control (LDOPCTL)** register. Figure 6-2 on page 60 shows the power architecture.

Note: On the printed circuit board, use the LDO output as the source of VDD25 input. In addition, the LDO requires decoupling capacitors. See "On-Chip Low Drop-Out (LDO) Regulator Characteristics" on page 416.





6.1.4 Clock Control

System control determines the control of clocks in this part.

6.1.4.1 Fundamental Clock Sources

There are four clock sources for use in the device:


- Internal Oscillator (IOSC): The internal oscillator is an on-chip clock source. It does not require the use of any external components. The frequency of the internal oscillator is 12 MHz ± 30%. Applications that do not depend on accurate clock sources may use this clock source to reduce system cost. The internal oscillator is the clock source the device uses during and following POR. If the main oscillator is required, software must enable the main oscillator following reset and allow the main oscillator to stabilize before changing the clock reference.
- Main Oscillator (MOSC): The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSC1 output pins. If the PLL is being used, the crystal value must be one of the supported frequencies between 3.579545 MHz through 8.192 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 8.192 MHz. The single-ended clock source range is from DC through the specified speed of the device. The supported crystals are listed in the XTAL bit field in the RCC register (see page 75).
- Internal 30-kHz Oscillator: The internal 30-kHz oscillator is similar to the internal oscillator, except that it provides an operational frequency of 30 kHz ± 50%. It is intended for use during Deep-Sleep power-saving modes. This power-savings mode benefits from reduced internal switching and also allows the main oscillator to be powered down.
- External Real-Time Oscillator: The external real-time oscillator provides a low-frequency, accurate clock reference. It is intended to provide the system with a real-time clock source. The real-time oscillator is part of the Hibernation Module ("Hibernation Module" on page 116) and may also provide an accurate source of Deep-Sleep or Hibernate mode power savings.

The internal system clock (SysClk), is derived from any of the four sources plus two others: the output of the main internal PLL, and the internal oscillator divided by four (3 MHz \pm 30%). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 8.192 MHz (inclusive).

The **Run-Mode Clock Configuration (RCC)** and **Run-Mode Clock Configuration 2 (RCC2)** registers provide control for the system clock. The **RCC2** register is provided to extend fields that offer additional encodings over the **RCC** register. When used, the **RCC2** register field values are used by the logic over the corresponding field in the **RCC** register. In particular, **RCC2** provides for a larger assortment of clock configuration options.

Figure 6-3 on page 62 shows the logic for the main clock tree. The peripheral blocks are driven by the system clock signal and can be programmatically enabled/disabled.

Figure 6-3. Main Clock Tree



a. Control provided by RCC register bit/field.

b. Control provided by RCC register bit/field or RCC2 register bit/field, if overridden with RCC2 register bit USERCC2.

c. Control provided by RCC2 register bit/field.

d. Also may be controlled by DSLPCLKCFG when in deep sleep mode.

Note: The figure above shows all features available on all Stellaris® Fury-class devices.

6.1.4.2 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 8.192 MHz, otherwise, the range of supported crystals is 1 to 8.192 MHz.

The XTAL bit in the **RCC** register (see page 75) describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

6.1.4.3 Main PLL Frequency Configuration

The main PLL is disabled by default during power-on reset and is enabled later by software if required. Software specifies the output divisor to set the system clock frequency, and enables the main PLL to drive the output.

If the main oscillator provides the clock reference to the main PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation** (**PLLCFG**) register (see page 79). The internal translation provides a translation within \pm 1% of the targeted PLL VCO frequency.

The Crystal Value field (XTAL) on page 75 describes the available crystal choices and default programming of the **PLLCFG** register. The crystal number is written into the XTAL field of the **Run-Mode Clock Configuration (RCC)** register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

6.1.4.4 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC/RCC2 register fields (see page 75 and page 80).

6.1.4.5 PLL Operation

If a PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is T_{READY} (see Table 19-7 on page 418). During the relock time, the affected PLL is not usable as a clock reference.

The PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the T_{READY} requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 µs at an 8.192 MHz external oscillator clock). Hardware is provided to keep the PLL from being used as a system clock until the T_{READY} condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC/RCC2** register is switched to use the PLL.

If the main PLL is enabled and the system clock is switched to use the PLL in one step, the system control hardware continues to clock the controller from the oscillator selected by the **RCC/RCC2** register until the main PLL is stable (T_{READY} time met), after which it changes to the PLL. Software can use many methods to ensure that the system is clocked from the main PLL, including periodically polling the PLLLRIS bit in the **Raw Interrupt Status (RIS)** register, and enabling the PLL Lock interrupt.

6.1.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively.

In Run mode, the processor executes code. In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor is not clocked and therefore no longer executes code. In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the device to Run mode from one of the sleep modes; the sleep modes are entered on request from the code. Each mode is described in more detail below.

There are four levels of operation for the device defined as:

- Run Mode. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. Sleep mode is entered by the Cortex-M3 core executing a WFI (Wait for Interrupt) instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® CortexTM-M3 Technical Reference Manual for more details.

In Sleep mode, the Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

■ **Deep-Sleep Mode.** Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® CortexTM-M3 Technical Reference Manual for more details.

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled. When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware will power the PLL down and override the SYSDIV field of the active **RCC/RCC2** register to be /16 or /64, respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration.

Hibernate Mode. In this mode, the power supplies are turned off to the main part of the device and only the Hibernation module's circuitry is active. An external wake event or RTC event is required to bring the device back to Run mode. The Cortex-M3 processor and peripherals outside of the Hibernation module see a normal "power on" sequence and the processor starts running code. It can determine that it has been restarted from Hibernate mode by inspecting the Hibernation module registers.

6.2 Initialization and Configuration

The PLL is configured using direct register writes to the **RCC/RCC2** register. If the **RCC2** register is being used, the USERCC2 bit must be set and the appropriate **RCC2** bit/field is used. The steps required to successfully change the PLL-based system clock are:

- Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the RCC register. This configures the system to run off a "raw" clock source (using the main oscillator or internal oscillator) and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN bit in RCC/RCC2. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN bit powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC/RCC2 and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC/RCC2.

6.3 Register Map

Table 6-1 on page 65 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

Note: Spaces in the System Control register space that are not used are reserved for future or internal use by Luminary Micro, Inc. Software should not modify any reserved memory address.

Offset	Name	Туре	Reset	Description	See page
0x000	DID0	RO	-	Device Identification 0	67
0x004	DID1	RO	-	Device Identification 1	83
0x008	DC0	RO	0x00FF.007F	Device Capabilities 0	85
0x010	DC1	RO	0x0000.30DF	Device Capabilities 1	86
0x014	DC2	RO	0x030F.5037	Device Capabilities 2	88
0x018	DC3	RO	0xBF00.0FC0	Device Capabilities 3	90
0x01C	DC4	RO	0x0000.C0FF	Device Capabilities 4	92
0x030	PBORCTL	R/W	0x0000.7FFD	Brown-Out Reset Control	69
0x034	LDOPCTL	R/W	0x0000.0000	LDO Power Control	70
0x040	SRCR0	R/W	0x0000000	Software Reset Control 0	112
0x044	SRCR1	R/W	0x0000000	Software Reset Control 1	113
0x048	SRCR2	R/W	0x0000000	Software Reset Control 2	115
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	71
0x054	IMC	R/W	0x0000.0000	Interrupt Mask Control	72
0x058	MISC	R/W1C	0x0000.0000	Masked Interrupt Status and Clear	73
0x05C	RESC	R/W	-	Reset Cause	74

Table 6-1. System Control Register Map

July 26, 2008

Offset	Name	Туре	Reset	Description	See page
0x060	RCC	R/W	0x0780.3AD1	Run-Mode Clock Configuration	75
0x064	PLLCFG	RO	-	XTAL to PLL Translation	79
0x070	RCC2	R/W	0x0780.2810	Run-Mode Clock Configuration 2	80
0x100	RCGC0	R/W	0x00000040	Run Mode Clock Gating Control Register 0	94
0x104	RCGC1	R/W	0x0000000	Run Mode Clock Gating Control Register 1	97
0x108	RCGC2	R/W	0x0000000	Run Mode Clock Gating Control Register 2	106
0x110	SCGC0	R/W	0x00000040	Sleep Mode Clock Gating Control Register 0	95
0x114	SCGC1	R/W	0x0000000	Sleep Mode Clock Gating Control Register 1	100
0x118	SCGC2	R/W	0x0000000	Sleep Mode Clock Gating Control Register 2	108
0x120	DCGC0	R/W	0x00000040	Deep Sleep Mode Clock Gating Control Register 0	96
0x124	DCGC1	R/W	0x0000000	Deep Sleep Mode Clock Gating Control Register 1	103
0x128	DCGC2	R/W	0x0000000	Deep Sleep Mode Clock Gating Control Register 2	110
0x144	DSLPCLKCFG	R/W	0x0780.0000	Deep Sleep Clock Configuration	82

6.4 Register Descriptions

All addresses given are relative to the System Control base address of 0x400F.E000.

Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the device.

Dev	rice Ider	ntificatio	on 0 (DI	D0)													
Offse	e 0x400F.E et 0x000 RO, reset																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	reserved		VER	1		res	erved	CLASS									
Type Reset	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		14	1	r	JOR	10	, , ,	0			i J	1	I NOR	1	r '	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription								
	31		reserv	ved	RO 0			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.									
	30:28		VEF	R	R	0	0x1	DID	0 Versio	n							
									s field det umeric. 1			-				number	
								Val	ue Desc	ription							
								0x1		•	on of the	e DID0 re	egister fo	ormat.			
	27:24		reserv	ved	R	0	0x0	com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	f a reserv			
	23:16		CLAS	SS	R	0	0x1	Dev	ice Clas	S							
								sets field (for field	CLASS f are gen value is example s require is encoo	erated fo change , a remap e differer	or all devi d for nev o or shrir ntiation fr	ces in a product (k), or any om prior	particula t lines, fo y case w devices	r product or change here the . The va	t line. The es in fab MAJOR C lue of the	e CLASS process or MINOR	
								Val	ue Desc	ription							
								0v1	Stoll	nric@ Eu	ny_class	dovicos					

0x1 Stellaris® Fury-class devices.

Bit/Field	Name	Туре	Reset	Description
15:8	MAJOR	RO	-	Major Revision
				This field specifies the major revision number of the device. The major revision reflects changes to base layers of the design. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on). This field is encoded as follows:
				Value Description
				0x0 Revision A (initial device)
				0x1 Revision B (first base layer revision)
				0x2 Revision C (second base layer revision)
				and so on.
7:0	MINOR	RO	-	Minor Revision
				This field specifies the minor revision number of the device. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:
				Value Description
				0x0 Initial device, or a major revision update.
				0x1 First metal layer change.
				0x2 Second metal layer change.
				and so on.

Register 2: Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Base Offse	0x400F.E t 0x030 R/W, res	E000	0.7FFD		012)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1				т т 	rese	erved		1	1	1	I	I	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reset	U	0	U	0	0	0	U	0	U	0	U	U	U	0	0	U		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		•					reser	ved					I	•	BORIOR	reserved		
Туре	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO	RO	RO 0	R/W	RO		
Reset	0	0	U	0	0	0	0	0	U	0	U	0	0	0	0	0		
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription									
	31:2		reserv	/ed	R	0	0x0	com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•			
	1		BORI	OR	R/W		0	BOF	BOR Interrupt or Reset									
									This bit controls how a BOR event is signaled to the controller. If set, a reset is signaled. Otherwise, an interrupt is signaled.									
	0		reserved		RO		0	com	Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bi preserved across a read-modify-write operation.									

Brown-Out Reset Control (PBORCTL)

Register 3: LDO Power Control (LDOPCTL), offset 0x034

The <code>VADJ</code> field in this register adjusts the on-chip output voltage (V $_{OUT}$).

Base Offset	0x400F.E t 0x034		DI (LDO	PCTL)														
71	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
ſ			1	r	r		т т	rese	rved	1	1	1	1	1	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	l		1	•	rese	rved				•		1	VA	DJ	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription									
	31:6		reserved			0	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shoup preserved across a read-modify-write operation.										
	5:0		VAD)J	R/	W	0x0	LDC	Output	Voltage								
										ts the on ld are pr			age. The	progran	nming va	lues for		
								Value V _{OUT} (V)										
								0x0	0	2.50								
								0x0	1	2.45								
								0x0	2	2.40								
								0x0		2.35								
								0x0		2.30								
								0x0		2.25								
										Reserve	ed							
								0x1		2.75								
								0x1		2.70								
								0x1		2.65								
								0x1		2.60								
								0x1	F	2.55								

Register 4: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

Base Offse	/ Interru 0x400F.E t 0x050 RO, reset	000	us (RIS))															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
			1				1 1	rese	rved			ì	1	1	1	•			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	•		•		reserved					PLLLRIS		rese	erved		BORRIS	reserved			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Bit/Field Name Type Reset Descri									Description										
	31:7		reserved		RO		0	com	patibility	ould not r with futu cross a re	re prod	ucts, the	value of	a reserv					
	6			ิสเธ	R	0	0			aw Interru et when th	•		imer ass	serts.					
	5:2		reserv	ved	R	0	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.											
1 BORRIS RO 0								Brown-Out Reset Raw Interrupt Status											
								This bit is the raw interrupt status for any brown-out condition a brown-out condition is currently active. This is an unregister from the brown-out detection circuit. An interrupt is reported if bit in the IMC register is set and the BORIOR bit in the PBORC is cleared.						registere orted if the	ed signal BORIM				
0 reserved RO 0 Software should no compatibility with f preserved across a							with futu	re prod	ucts, the	value of	a reserv								

Register 5: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

Interrupt Mask Control (IMC)

Base 0x400F.E000 Offset 0x054

Type R/W, r	reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
	ſ		1 1					rese	rved						1						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
	I				reserved					PLLLIM		rese	rved		BORIM	reserved					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0					
Reset	0	0	0	0	0	U	0	0	0	0	0	0	0	0	0	0					
					-		. .	-													
В	Bit/Field Name Type Reset									Description											
	31:7		reserv	ved	R	C	0	Software should not rely on the value of a reserved compatibility with future products, the value of a reserved across a read-modify-write operation.						a reserv	•						
	6 PLLLIM					N	0	PLL	Lock Int	terrupt M	ask										
								cont	roller int	cifies whe errupt. If vise, an i	set, an i	nterrupt	is gener	ated if ₽							
	5:2	reserved RO 0 Software shoul compatibility wi preserved acro								with futu	ire produ	ucts, the	value of	a reserv							
	1	1 BORIM R/W 0 Brown-Out Reset Interrupt Mask																			
								cont	roller int	cifies whe errupt. If n interrup	set, an i	nterrupt	is gener	•							
0 reserved RO						0	Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.														

Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058

On a read, this register gives the current masked status value of the corresponding interrupt. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the **RIS** register (see page 71).

Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000 Offset 0x058 Type R/W1C, reset 0x0000.0000

31 30 29 28 26 25 24 23 22 21 20 27 19 18 17 16 reserved Туре RO 0 0 0 0 0 0 0 0 0 0 0 Reset 0 0 0 0 0 7 6 15 13 12 11 10 9 8 5 4 3 2 0 14 1 reserved PLLLMIS BORMIS reserved reserved RO RO RO RO RO RO RO RO R/W1C RO RO RO RO R/W1C RO Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Type Reset 31:7 RO 0 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 6 PLLLMIS R/W1C 0 PLL Lock Masked Interrupt Status This bit is set when the PLL T_{READY} timer asserts. The interrupt is cleared by writing a 1 to this bit. 5:2 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. BORMIS 1 R/W1C 0 **BOR Masked Interrupt Status** The BORMIS is simply the BORRIS ANDed with the mask value, BORIM. 0 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 7: Reset Cause (RESC), offset 0x05C

This register is set with the reset cause after reset. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

Offse	0x400F.E t 0x05C R/W, rese																	
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[r		1						erved		1	1			1			
Туре	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO	RO	RO 0	RO 0	RO 0	RO	RO	RO 0	RO	RO 0		
Reset	0	0	0	0	0	U	0	0	0	U	U	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
					rese				, ,		LDO	SW	WDT	BOR	POR	EXT		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	U	0	0	0	0	0	0	0	0	-	-	-	-	-	-		
В	it/Field		Nam	ne	Ty	ре	Reset	Des	cription									
	31:6		reserv	/ed	R	0	0	com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv				
	5		LDC	C	R/	W	- LDO Reset											
									en set, in erated a			circuit h	as lost re	egulation	and has	6		
	4		SW	/	R/	W	-	Soft	ware Re	set								
								Whe	When set, indicates a software reset is the cause of the reset event									
	3		WD.	т	R/	W	-	Wat	chdog Ti	mer Res	set							
	C C			-					•						.			
								vvne	en set, in	dicates	a watcho	log rese	is the c	ause of t	ne reset	event.		
	2		BOF	२	R/	W	-	Bro	wn-Out F	Reset								
								Whe	en set, in	dicates	a brown-	out rese	t is the c	ause of	the reset	t event.		
	1		POF	२	R/	W	-	Pow	ver-On R	eset								
								Whe	en set, in	dicates	a power-	on reset	is the ca	ause of t	he reset	event.		
	0		EX	Г	R/	W	-	Exte	ernal Res	set								
	When set, the reset e				-		an exteri	nal reset	(RST as	sertion)	is the ca	use of						

Register 8: Run-Mode Clock Configuration (RCC), offset 0x060

This register is defined to provide source control and frequency speed.

Base Offse	-Mode (0x400F.E t 0x060 R/W, rese	000	Configur D.3AD1	ation (F	RCC)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[r	rese	l erved	1	ACG		SYS	i Sdiv	1	USESYSDIV		1	rese	rved	1	
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	resei	rved	PWRDN	reserved	BYPASS	reserved		I X1	TAL	1	OSC	I SRC	rese	rved	IOSCDIS	MOSCDIS
Туре	RO	RO	R/W	RO	R/W	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	R/W	R/W
Reset	0	0	1	1	1	0	1	0	1	1	0	1	0	0	0	1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	Bit/FieldNameType31:28reservedRO		0	0x0	com	patibility	ould not i / with futu cross a re	ire prod	ucts, the	value of	a reserv	•				
	27		AC	G	R/	W	0	Auto	o Clock	Gating						
								Gat Gat	ing Cor ing Cor	cifies whe trol (SC) trol (DC)	GCn) reg GCn) reg	gisters a gisters if	nd Deep the cont	-Sleep-	Mode CI nters a SI	ock eep or

Gating Control (DCGCn) registers and Deep-oneep-index order Deep-Sleep mode (respectively). If set, the SCGCn or DCGCn registers are used to control the clocks distributed to the peripherals when the controller is in a sleep mode. Otherwise, the **Run-Mode Clock Gating Control (RCGCn)** registers are used when the controller enters a sleep mode.

The $\ensuremath{\textbf{RCGCn}}$ registers are always used to control the clocks in Run mode.

This allows peripherals to consume less power when the controller is in a sleep mode and the peripheral is unused.

Bit/Field	Name	Туре	Reset	Description
26:23	SYSDIV	R/W	0xF	System Clock Divisor
				Specifies which divisor is used to generate the system clock from the PLL output.
				The PLL VCO frequency is 400 MHz.
				Value Divisor (BYPASS=1) Frequency (BYPASS=0)
				0x0 reserved reserved
				0x1 /2 reserved
				0x2 /3 reserved
				0x3 /4 50 MHz
				0x4 /5 40 MHz
				0x5 /6 33.33 MHz
				0x6 /7 28.57 MHz
				0x7 /8 25 MHz
				0x8 /9 22.22 MHz
				0x9 /10 20 MHz
				0xA /11 18.18 MHz
				0xB /12 16.67 MHz
				0xC /13 15.38 MHz
				0xD /14 14.29 MHz
				0xE /15 13.33 MHz
				0xF /16 12.5 MHz (default)
				When reading the Run-Mode Clock Configuration (RCC) register (see page 75), the SYSDIV value is MINSYSDIV if a lower divider was requested and the PLL is being used. This lower value is allowed to divide a non-PLL source.
22	USESYSDIV	R/W	0	Enable System Clock Divider
				Use the system clock divider as the source for the system clock. The system clock divider is forced to be used when the PLL is selected as the source.
21:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	PWRDN	R/W	1	PLL Power Down
				This bit connects to the PLL PWRDN input. The reset value of 1 powers down the PLL.
12	reserved	RO	1	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	BYPASS	R/W	1	PLL Bypass
				Chooses whether the system clock is derived from the PLL output or the OSC source. If set, the clock that drives the system is the OSC source. Otherwise, the clock that drives the system is the PLL output clock divided by the system divider.

Bit/Field	Name	Туре	Reset	Description					
10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.					
9:6	XTAL	R/W	0xB	Crystal Valu	e				
				•	ecifies the crystal value attacl r this field is provided below.	ned to the main oscillator. The			
				Value	Crystal Frequency (MHz) Not Using the PLL	Crystal Frequency (MHz) Using the PLL			
				0x0	1.000	reserved			
				0x1	1.8432	reserved			
				0x2	2.000	reserved			
				0x3	2.4576	reserved			
				0x4	3.579	545 MHz			
				0x5	3.686	64 MHz			
				0x6	4	MHz			
				0x7	4.09	6 MHz			
				0x8	4.91	52 MHz			
				0x9	5	MHz			
				0xA	5.12	2 MHz			
				0xB	6 MHz (r	eset value)			
				0xC	6.14	4 MHz			
				0xD	7.372	28 MHz			
				0xE	8	MHz			
				0xF	8.19	2 MHz			
5:4	OSCSRC	R/W	0x1	Oscillator Se	ource				
				Picks amon	g the four input sources for th	e OSC. The values are:			
				Value Inpu	t Source				
				0x0 Mair	n oscillator				
				0x1 Inter	nal oscillator (default)				
				0x2 Inter	nal oscillator / 4 (this is neces	ssary if used as input to PLL)			
				0x3 30 K	Hz internal oscillator				
3:2	reserved	RO	0x0	compatibility	ould not rely on the value of a / with future products, the value cross a read-modify-write ope	ue of a reserved bit should be			
1	IOSCDIS	R/W	0	Internal Osc	illator Disable				
				0: Internal o	scillator (IOSC) is enabled.				
				1: Internal o	scillator is disabled.				

Bit/Field	Name	Туре	Reset	Description
0	MOSCDIS	R/W	1	Main Oscillator Disable
				0: Main oscillator is enabled .
				1: Main oscillator is disabled (default).

Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 75).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq * F / (R + 1)

Base 0x400F.E000

Offset 0x064 Type RO, reset -

iype	110,1030	·														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ï		1	1	1	1	1 I	rese	erved		1		1		1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved		1	1	I	F		י י י		1		r	R	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	-	-	-	-	-	-	-	-	-	-	-	-	-	-
В	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:14		reser	ved	R	0	0x0	com	ware sho patibility served ac	with fut	ure produ	ucts, the	value of	a reserv		
	13:5		F		R	0	-		F Value			ounaliad	to the D	l l 'o E in	-	
	4:0		R		R	0	-		s field spe . R Value		ie value	supplied		LLS F IN	iput.	
									· ·							

This field specifies the value supplied to the PLL's R input.

Register 10: Run-Mode Clock Configuration 2 (RCC2), offset 0x070

This register overrides the **RCC** equivalent register fields when the USERCC2 bit is set. This allows RCC2 to be used to extend the capabilities, while also providing a means to be backward-compatible to previous parts. The fields within the **RCC2** register occupy the same bit positions as they do within the **RCC** register as LSB-justified.

The SYSDIV2 field is wider so that additional larger divisors are possible. This allows a lower system clock frequency for improved Deep Sleep power consumption.

Offse	0x400F.E0 t 0x070 R/W, reset		0.2810													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	USERCC2	rese	rved		r 	SYS	DIV2		1				reserved	ſ		
Type Reset	R/W 0	RO 0	RO 0	R/W 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10000	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[reserv		PWRDN2		BYPASS2	10	rese		·		oscsrc2			Z reser		
Туре	RO	RO	R/W	RO	R/W	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO
Reset	0	0	1	0	1	0	0	0	0	0	0	1	0	0	0	0
F	Bit/Field		Nam		Тур		Reset	Dec	cription							
L			Nan		1 71		Reset	Dea	cription							
	31		USER	CC2	R/\	N	0	Use	RCC2							
								Whe	en set, o	verrides	the RCC	registe	r fields.			
	30:29		reserv	ved	R	C	0x0	con	npatibility	with futu	ure produ	ucts, the	of a reservalue of a operation	reserv	•	
	28:23		SYSD	IV2	R/\	N	0x0F	Sys	tem Cloc	k Diviso	r					
									cifies wh . output.	ich divis	or is use	d to gen	erate the	system	clock fro	om the
								The	PLL VC	O freque	ency is 40	00 MHz.				
								add muo the	itional div ch lower f RCC reg	visor vali requenc ister SYS	ues. This ies durin	s permits g Deep coding o	er SYSDIV s the syste Sleep mod f 1111 pro provides	em clock de. For vides /1	to be ri example	un at e, where
	22:14		reserv	ved	R	C	0x0	com	npatibility	with futu	ure produ	ucts, the	of a reservalue of a operation	reserv	•	
	13		PWRD	DN2	R/\	N	1	Pov	ver-Dowr	1 PLL						
								Whe	en set, p	owers do	own the F	PLL.				
	12		reserv	ved	R	C	0	com	npatibility	with futu	ure produ	ucts, the	of a reservalue of a operation	reserv	•	
	11		BYPAS	SS2	R/\	N	1	Вур	ass PLL							
								Whe	en set, b	passes	the PLL	for the c	clock sour	ce.		

Run-Mode Clock Configuration 2 (RCC2)

Bit/Field	Name	Туре	Reset	Description
10:7	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:4	OSCSRC2	R/W	0x1	Oscillator Source
				Picks among the input sources for the OSC. The values are:
				Value Description
				0x0 Main oscillator (MOSC)
				0x1 Internal oscillator (IOSC)
				0x2 Internal oscillator / 4
				0x3 30 kHz internal oscillator
				0x7 32 kHz external oscillator
3:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 11: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register provides configuration information for the hardware control of Deep Sleep Mode.

Deep Sleep Clock Configuration (DSLPCLKCFG)

Base 0x400F.E000

Offset 0x144 Type R/W, reset 0x0780.0000

	04	00	00	00	07	00	05	04	00	00	04	00	40	40	47	40
ſ	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17 1	16
_ [reserved			I		/ORIDE						reserved			
Type Reset	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	1	1	reserved		1	r r		[I DSOSCSR	l C		rese	rved	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
P	sit/Field		Nan	ne	Ty	ne	Reset	Desc	cription							
L			Null		ı y	pe	Reset									
	31:29		reser	ved	R	0	0x0						of a resolution of a resolutio			
													operatio		icu bit si	
	28:23		DSDIVC	ORIDE	R/	W	0x0F	Divio	ler Field	Overrid	е					
												verride w	/hen Dee	n-Sleen	occurs v	with PI I
								runn	•	unnaer i				,p oloop		
	22:7		reser	ved	R	0	0x0	Soft	ware sh	ould not	rely on t	he value	of a res	erved bit	t. To prov	/ide
								com	patibility	with fut	ure prod	ucts, the	value of	a reserv		
								pres	erved a	cross a r	ead-moo	dify-write	operatio	on.		
	6:4		DSOSC	CSRC	R/	W	0x0	Cloc	k Sourc	е						
								Spec	cifies the	e clock s	ource du	uring Dee	ep-Sleep	mode.		
								Valu	ie Desc	ription						
								0x0	NOC	RIDE						
									No o	verride t	o the os	cillator cl	lock sour	ce is do	ne.	
								0x1	IOSC)						
									Use	internal ⁻	12 MHz	oscillato	r as sour	ce.		
								0x3	30kH	lz						
									Use	30 kHz i	nternal c	scillator.				
								0x7	32k⊦	lz						
									Use	32 kHz e	external	oscillator	r.			
					_	_									_	
	3:0		reser	ved	R	0	0x0						of a resolution of a resolutio			
													operatio			

Register 12: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, pin count, and package type.

Base Offse	i ce Ide 0x400F.I t 0x004 RO, rese		n 1 (DI	D1)												
г	31	30	29	28	27	26	25	24	23	22	21	20	19 1	18	17	16
		VE	R			F	AM					PAR	RTNO			
Type Reset	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 1	RO 1	RO 1	RO 0	RO 1
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		PINCOUNT				reserved				TEMP	•	PI	ĸĠ	ROHS	QI	JAL
Type Reset	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO -	RO -	RO -	RO -	RO -	RO 1	RO -	RO -
B	it/Field		Nam	ne	Ту	/pe	Reset	Des	cription							
	31:28		VEI	R	R	0	0x1	DID	1 Versio	n						
								is nı	umeric.		e of the			sion. The ded as fo		
								Valu	ue Deso	cription						
								0x1	Seco	ond versi	on of the	e DID1 re	egister fo	ormat.		
27:24 FAM RO 0x0 Family																
								Lum	inary M		uct portf	olio. The		the devic s encode		
								Valu	ue Deso	cription						
								0x0		aris famil mal part	•			t is, all de ⁄/3S.	vices w	ith
	23:16		PART	NO	R	0	0xDD	Part	Numbe	r						
														rice withir		
								Valı	ue Deso	cription						
									D LM3							
	15:13		PINCO	UNT	R	0	0x2	Pac	kage Pir	n Count						
														evice pac e reserve		he value
								Vali	ue Deso	cription						
								0x2 100-pin or 108-ball package								
										-		U U				

Bit/Field	Name	Туре	Reset	Description
12:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:5	TEMP	RO	-	Temperature Range
				This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Commercial temperature range (0°C to 70°C)
				0x1 Industrial temperature range (-40°C to 85°C)
				0x2 Extended temperature range (-40°C to 105°C)
4:3	PKG	RO	-	Package Type
				This field specifies the package type. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 SOIC package
				0x1 LQFP package
				0x2 BGA package
2	ROHS	RO	1	RoHS-Compliance
				This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.
1:0	QUAL	RO	-	Qualification Status
				This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Engineering Sample (unqualified)
				0x1 Pilot Production (unqualified)
				0x2 Fully Qualified

Register 13: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

	31	t 0x00FF 30	.007F 29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ			1	1	27	1	1 1		MSZ		1	1	1	10	1	10
Туре [RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1		1		FLAS	SHSZ		1	1		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		SRAM	ISZ	R	0	0x00FF	SRA	AM Size							
								Indie	cates the	e size of	the on-c	hip SRA	M memo	ory.		
								Valu	ue De	scription	1					
								0x0	0FF 64							
	15:0		FLASI	HSZ	R	0	0x007F	Flas	h Size							
								Indie	cates the	e size of	the on-c	hip flash	memory	Ι.		
								Valu	ue De	scription	l					
								0.20	07F 256		lach					

Device Capabilities 1 (DC1)

Register 14: Device Capabilities 1 (DC1), offset 0x010

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: CANs, PWM, ADC, Watchdog timer, Hibernation module, and debug capabilities. This register also indicates the maximum clock frequency and maximum ADC sample rate. The format of this register is consistent with the **RCGC0**, **SCGC0**, and **DCGC0** clock control registers and the **SRCR0** software reset control register.

Base Offse	e 0x400F.E0 et 0x010 RO, reset	000	-	,,,,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	erved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14 MINS	13 I YSDIV	12	11	10	9 I I erved	8	7 MPU	6 HIB	5 reserved	4 PLL	3 WDT	2 SWO	1 SWD	0 JTAG
Type Reset	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1
E	Bit/Field		Nan	ne	Тур	be	Reset	Des	cription							
	31:16		reser	ved	R	C	0	com	npatibility	with fut	rely on th ure produ read-mod	ucts, the	value of	f a reserv	•	
	15:12		MINSY	SDIV	R	C	0x3	Sys	tem Cloc	k Divide	er					
								hard	dware-de	penden	er value fo t. See the using the	e RČC r	egister fo			
								Val	ue Desc	ription						
								0x3	3 Spec	ifies a 5	0-MHz C	PU cloc	k with a	PLL divi	der of 4.	
	11:8		reser	ved	R	C	0	com	npatibility	with fut	rely on th ure produ read-mod	ucts, the	value of	f a reserv	•	
	7		MP	U	R	C	1	MP	U Preser	ıt						
								mod		esent. Se	that the C ee the AR PU.					
	6		HI	В	R	С	1	Hib	ernation	Module	Present					
								Whe	en set, in	dicates	that the H	Hibernat	tion mod	ule is pre	esent.	
	5		reser	ved	R	C	0	com	npatibility	with fut	rely on th ure produ read-mod	ucts, the	value of	f a reserv	•	
	4		PL	L	R	C	1	PLL	. Present							
									en set, in sent.	dicates	that the c	on-chip l	Phase Lo	ocked Lo	op (PLL)) is

Bit/Field	Name	Туре	Reset	Description
3	WDT	RO	1	Watchdog Timer Present
				When set, indicates that a watchdog timer is present.
2	SWO	RO	1	SWO Trace Port Present
				When set, indicates that the Serial Wire Output (SWO) trace port is present.
1	SWD	RO	1	SWD Present
				When set, indicates that the Serial Wire Debugger (SWD) is present.
0	JTAG	RO	1	JTAG Present
				When set, indicates that the JTAG debugger interface is present.

Device Capabilities 2 (DC2)

Register 15: Device Capabilities 2 (DC2), offset 0x014

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparators, General-Purpose Timers, I2Cs, QEIs, SSIs, and UARTs. The format of this register is consistent with the RCGC1, SCGC1, and DCGC1 clock control registers and the SRCR1 software reset control register.

Offse	0x400F.E et 0x014 RO, reset		.5037	-												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			reser	ved			COMP1	COMP0		rese	erved	1	TIMER3	TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1
Reset																0
	15 reserved	14 I2C1	13 reserved	12 I2C0	11	10	9 rese	8 erved	7	6	5 SSI1	4 SSI0	3 reserved	2 UART2	1 UART1	UART0
Type	RO	RO	RO	RO	RO	RO	RO	RO 0	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	1	0	1	0	0	0	U	0	0	1	1	0	1	1	1
E	Bit/Field		Nam	е	Ту	ре	Reset	Des	cription							
	31:26		reserv	ed	R	0	0	com	patibility	with fut	ure prod	ucts, the	e of a res value of e operatio	a reserv		
	25		COMF	² 1	R	0	1	Ana	log Com	parator	1 Preser	nt				
								Whe	en set, ir	dicates	that ana	log com	parator 1	is prese	nt.	
	24		COMF	> 0	R	0	1	Ana	log Corr	parator (0 Preser	nt				
								Whe	en set, ir	dicates	that ana	log com	parator 0	is prese	nt.	
	23:20		reserv	ed	R	0	0	com	patibility	with fut	ure prod	ucts, the	e of a res value of e operatio	a reserv		
	19		TIME	२३	R	0	1	Time	er 3 Pre	sent						
								Whe	en set, ir	dicates	that Gen	eral-Pu	rpose Tin	ner modu	ule 3 is p	resent.
	18		TIME	R2	R	0	1	Time	er 2 Pre	sent						
								Whe	en set, ir	dicates	that Gen	eral-Pu	rpose Tin	ner modu	ule 2 is p	resent.
	17		TIME	٦1	R	0	1	Time	er 1 Pre	sent						
								Whe	en set, ir	ndicates	that Gen	eral-Pu	rpose Tin	ner modu	ule 1 is p	resent.
	16		TIME	२०	R	0	1	Time	er 0 Pre	sent						
								Whe	en set, ir	dicates	that Gen	eral-Pu	rpose Tin	ner modu	ule 0 is p	resent.
	15		reserv	ed	R	0	0	com	patibility	with fut	ure prod	ucts, the	e of a rese value of e operatio	a reserv		
	14		I2C1	l	R	0	1	I2C	Module	1 Preser	nt					
								Whe	en set, ir	ndicates	that I2C	module	1 is pres	ent.		

88

Bit/Field	Name	Туре	Reset	Description
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	RO	1	I2C Module 0 Present
				When set, indicates that I2C module 0 is present.
11:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	RO	1	SSI1 Present
				When set, indicates that SSI module 1 is present.
4	SSI0	RO	1	SSI0 Present
				When set, indicates that SSI module 0 is present.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	RO	1	UART2 Present
				When set, indicates that UART module 2 is present.
1	UART1	RO	1	UART1 Present
				When set, indicates that UART module 1 is present.
0	UART0	RO	1	UART0 Present
				When set, indicates that UART module 0 is present.

Register 16: Device Capabilities 3 (DC3), offset 0x018

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparator I/Os, CCP I/Os, ADC I/Os, and PWM I/Os.

Offset	0x400F.I t 0x018 RO, rese	E000 et 0xBF00.	0FC0	- ,												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	32KHZ	reserved	CCP5	CCP4	CCP3	CCP2	CCP1	CCP0				rese	erved			
Туре	RO	RO	RO 1	RO	RO	RO	RO	RO	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO	RO
Reset	1	0		1	1	1	1	1			0				0	0
Г	15	14 I I reser	13	12	11 C10	10 C1PLUS	9 C1MINUS	8 C0O		6 COMINUS	5	4	3 rese	2	1	0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
В	lit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31		32KF	łΖ	R	0	1	32K	Hz Input	Clock Av	ailable					
									en set, in KHz inpu	dicates a t clock.	n even	CCP pin	is prese	nt and c	an be us	ed as a
	30 reserve				R	0	0	com	npatibility	ould not re with futur	re produ	ucts, the	value of	a reserv		
	29		CCP	5	R	0	1	CCI	P5 Pin Pi	resent						
		29 CCP5								dicates th	nat Cap	ture/Cor	npare/PV	VM pin 5	5 is prese	ent.
	20				R	0	1		P4 Pin Pi							
	28		CCF	4	К	0	1			dicates th	at Can	huro/Cor	nnaro/D\/	VM nin /		nt
					_	~					lat Cap			vivi piri -	r is piese	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	27		CCP	3	R	0	1		P3 Pin Pi							
								VVhe	en set, in	dicates th	nat Capi	ture/Cor	npare/PV	VM pin 3	s is prese	ent.
	26		CCP	2	R	0	1	CCI	P2 Pin Pi	resent						
								Whe	en set, in	dicates th	nat Capi	ture/Cor	npare/PV	VM pin 2	2 is prese	ent.
	25		CCP	'1	R	0	1	CCI	P1 Pin Pi	resent						
								Whe	en set, in	dicates th	nat Capi	ture/Cor	npare/PV	VM pin 1	l is prese	ent.
	24		CCP	0	R	0	1	CCI	P0 Pin Pi	resent						
								Whe	en set, in	dicates th	nat Capi	ture/Cor	npare/PV	VM pin () is prese	ent.
	23:12		reserv	ved	R	0	0	com	npatibility	ould not re with futur cross a re	re produ	ucts, the	value of	a reserv		
	11		C10)	R	0	1	C1c	Pin Pre	sent						
								Whe	en set, in	dicates th	at the a	inalog co	omparato	or 1 outp	ut pin is p	present.

Device Capabilities 3 (DC3)

90

Bit/Field	Name	Туре	Reset	Description
10	C1PLUS	RO	1	C1+ Pin Present
				When set, indicates that the analog comparator 1 (+) input pin is present.
9	C1MINUS	RO	1	C1- Pin Present
				When set, indicates that the analog comparator 1 (-) input pin is present.
8	C0O	RO	1	C0o Pin Present
				When set, indicates that the analog comparator 0 output pin is present.
7	COPLUS	RO	1	C0+ Pin Present
				When set, indicates that the analog comparator 0 (+) input pin is present.
6	COMINUS	RO	1	C0- Pin Present
				When set, indicates that the analog comparator 0 (-) input pin is present.
5:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 17: Device Capabilities 4 (DC4), offset 0x01C

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Ethernet MAC and PHY, GPIOs, and CCP I/Os. The format of this register is consistent with the **RCGC2**, **SCGC2**, and **DCGC2** clock control registers and the **SRCR2** software reset control register.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						•	· ·	res	erved	•				•	•	
Type eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CCP7	CCP6			rese	rved	1 1		GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPI0/
ype eset	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	scription							
	31:16		reserv	ved	R	0	0	con	tware sho npatibility served a	with futu	ure produ	ucts, the	value of	a reserv		
	15		CCF	77	R	0	1	CC	P7 Pin P	resent						
								Wh	en set, ir	dicates f	that Cap	ture/Cor	npare/P\	VM pin 7	7 is pres	ent.
	14		CCF	P6	R	0	1	СС	P6 Pin P	resent						
								Wh	en set, ir	dicates 1	that Cap	ture/Cor	npare/P\	VM pin 6	6 is pres	ent.
	13:8		reserv	ved	R	0	0	con	tware sho npatibility served a	with futu	ure produ	ucts, the	value of	a reserv	•	
	7		GPIC	ЭН	R	0	1	GP	IO Port H	Presen	t					
								Wh	en set, ir	dicates f	that GPI	O Port H	l is prese	ent.		
	6		GPIC)G	R	0	1	GP	IO Port G	B Presen	t					
								Wh	en set, ir	dicates f	that GPI	O Port G	is prese	ent.		
	5		GPIC	DF	R	0	1	GP	IO Port F	Present						
								Wh	en set, ir	dicates f	that GPI	O Port F	is prese	ent.		
	4		GPIC	DE	R	0	1	GP	IO Port E	Present	t					
								Wh	en set, ir	dicates f	that GPI	O Port E	is prese	ent.		
	3		GPIC	DD	R	0	1	GP	IO Port D	Presen	t					
								Wh	en set, ir	idicates f	that GPI	O Port D	is prese	ent.		
	2		GPIC	C	R	0	1	GP	IO Port C	Presen	t					
								Wh	en set, ir	dicates f	that GPI	O Port C	is prese	ent.		

Device Capabilities 4 (DC4) Base 0x400F.E000 Offset 0x01C

Bit/Field	Name	Туре	Reset	Description
1	GPIOB	RO	1	GPIO Port B Present
				When set, indicates that GPIO Port B is present.
0	GPIOA	RO	1	GPIO Port A Present
				When set, indicates that GPIO Port A is present.

Register 18: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base Offse	0x400F.E 0x400F.E t 0x100 R/W, rese	000	C	ontrol	Register	U (RC	GC0)									
.) po	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[r		1	I	1		1 1	rese	rved		l	1	l	I	r	·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	, I			•	reserved	l				HIB	rese	erved	WDT		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
31:7 reserved RO 0 Software should compatibility wi preserved acros											ure prod	ucts, the	value of	a reserv		
	6		HIE	3	R/	W	0	HIB	Clock G	ating Co	ntrol					
								unit							odule. If is uncloc	
	5:4		reserv	ved	R	0	0	com	patibility	with futu	ure prod		value of	a reserv	t. To prov ved bit sh	
	3		WD	т	R/	W	0	WD	T Clock	Gating C	ontrol					
This bit controls the clock gating to receives a clock and functions. O disabled. If the unit is unclocked, a bus fault.										s. Other	wise, the	e unit is i	unclocke	d and		
	2:0		reserv	ved	R	0	0	com	patibility	with futu	ure prod		value of	a reserv	t. To prov ved bit sh	

Run Mode Clock Gating Control Register 0 (RCGC0)

Register 19: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base Offset	0x400F.E : 0x110		C		riegiot		,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		'			reserved					нів	rese	rved	WDT		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:7		reserv	ved	R	0	0	com	patibility	with futu	ure prod	ucts, the		a reserv	t. To prov ved bit sh	
	6		HIB	3	R/	W	0	HIB	Clock G	ating Co	ontrol					
								unit							iodule. If is uncloc	
	5:4		reserv	/ed	R	0	0	com	patibility	with futu	ure prod	ucts, the		a reserv	t. To prov ved bit sh	
	3		WD.	т	R/	W	0	WD	T Clock	Gating C	Control					
								rece disa	eives a c	lock and	function	s. Other	wise, the	e unit is i	If set, th unclocke unit ger	d and
	2:0		reserv	ved	R	0	0	com	patibility	with futu	ure prod	ucts, the		a reserv	t. To prov ved bit sł	

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Register 20: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F.E t 0x120 R/W, res		00040	0		U	,	,								
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				•		'		rese	erved	'		•		•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				•	reserved					HIB	rese	erved	WDT		reserved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	R/W	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_					-		-	_								
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:7		reser	ved	R	0	0	com	patibility	with futu	ure prod	ucts, the		a reser	it. To prov ved bit sh	
				_	_							,				
	6		HIE	3	R/	W	0	HIB	Clock G	ating Co	ntrol					
								unit							nodule. If is uncloc	
	5:4		reser	ved	R	0	0	com	patibility	with futu	ure prod	ucts, the		a reser	it. To prov ved bit sh	
	3		WD	т	R	W	0	WD	T Clock	Gating C	ontrol					
								rece disa	eives a c	lock and	function	is. Other	wise, the	e unit is	. If set, th unclocke e unit ger	d and
	2:0		reser	ved	R	0	0	com	patibility	with futu	ure prod	ucts, the		a reser	it. To prov ved bit sh	

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

Register 21: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F.E t 0x104 R/W, rese		0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'		reser	ved			COMP1	COMP0		rese	rved		TIMER3	TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	I2C1	reserved	I2C0			rese	rved			SSI1	SSI0	reserved	UART2	UART1	UART0
Type Reset	RO 0	R/W 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	e	Тур	be	Reset	Des	cription							
	31:26		reserv	ed	R	C	0	Software should not rely on the value of a reserved bit. compatibility with future products, the value of a reserved preserved across a read-modify-write operation.								
	25 COMP1				R/	N	0	Ana	log Com	parator 1	Clock C	Gating				
								rece disa	eives a cl	ock and	function	s. Other	nalog cor wise, the s or write	unit is u	inclocke	d and
	24		COMF	> 0	R/	N	0	Ana	log Com	parator () Clock (Gating				
24 COMP0 R/W 0 Analog Comparator This bit controls the or receives a clock and disabled. If the unit is a bus fault.							ock and	function	s. Other	wise, the	unit is u	Inclocke	d and			
23:20 reserved RO 0							0	com	patibility	with futu	ire produ	ucts, the	of a reso value of operatio	a reserv		
	19		TIME	२३	R/	N	0	Tim	er 3 Cloc	k Gating	Control					
								lf se unc	t, the un ocked a	it receive	es a cloc led. If the	k and fu	General-F nctions. unclocke	Otherwis	se, the u	nit is

Run Mode Clock Gating Control Register 1 (RCGC1)

Bit/Field	Name	Туре	Reset	Description
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	R/W	0	I2C1 Clock Gating Control
				This bit controls the clock gating for I2C module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	R/W	0	SSI1 Clock Gating Control
				This bit controls the clock gating for SSI module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
2	UART2	R/W	0	UART2 Clock Gating Control
				This bit controls the clock gating for UART module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 22: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

	0x400F.E		coung				,									
	t 0x114 R/W, rese	et 0x000	00000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[reser	ved			COMP1	COMP0		rese	rved	1	TIMER3	TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	I2C1	reserved	I2C0			rese	rved		I	SSI1	SSI0	reserved	UART2	UART1	UART0
Type Reset	RO 0	R/W 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0
В	Bit/Field Name Type					Reset	Des	cription								
	31:26		reserv		R		0	Software should not rely on the value of a rese compatibility with future products, the value of preserved across a read-modify-write operation					a reserv			
	25 COMP1			² 1	R/	W	0	Ana	log Com	parator ⁻	1 Clock (Gating				
								rece disa	ives a c	lock and	function	s. Other	nalog cor wise, the s or write	e unit is u	inclocke	d and
	24		COM	>0	R/	W	0	Ana	log Com	parator (0 Clock (Gating				
								rece disa	ives a c	lock and	function	s. Other	nalog cor wise, the 's or write	e unit is u	inclocke	d and
23:20 reserved RO 0 Software should not rely or compatibility with future pro preserved across a read-m							ure produ	ucts, the	value of	a reserv						
	19		TIME	२३	R/	W	0	Time	er 3 Cloo	k Gating	g Control					
							lf se uncl	t, the un ocked a	it receive	es a cloc led. If the	k and fu	General-F inctions. unclocke	Otherwis	se, the u	nit is	

Sleep Mode Clock Gating Control Register 1 (SCGC1)

100

Bit/Field	Name	Туре	Reset	Description
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	R/W	0	I2C1 Clock Gating Control
				This bit controls the clock gating for I2C module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	R/W	0	SSI1 Clock Gating Control
				This bit controls the clock gating for SSI module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
2	UART2	R/W	0	UART2 Clock Gating Control
				This bit controls the clock gating for UART module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 23: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

	0x400F.E t 0x124	000														
Туре	R/W, rese															
ſ	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			resei		L		COMP1	COMP0		rese			TIMER3	TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	I2C1	reserved	I2C0			rese	rved		I	SSI1	SSI0	reserved	UART2	UART1	UART0
Type Reset	RO 0	R/W 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0
В	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
31:26 reserved RO 0 Software sh compatibility preserved a								patibility	with futu	ire produ	ucts, the	value of	a reserv			
25 COMP1 R/W 0 Analog Comparator								Clock (Gating							
								rece disa	eives a cl	rols the c lock and ne unit is	function	s. Other	wise, the	unit is u	inclocke	d and
	24		COM	P0	R/	W	0	Ana	log Com	parator () Clock (Gating				
								rece disa	eives a cl	rols the c lock and ne unit is	function	s. Other	wise, the	unit is u	inclocke	d and
23:20 reserved RO 0 Software should not rely compatibility with future preserved across a read								ire produ	ucts, the	value of	a reserv					
	19		TIME	R3	R/	W	0	Time	er 3 Cloc	k Gating	Control					
								lf se uncl	t, the un ocked a	rols the c it receive nd disabl erate a b	es a cloc led. If the	k and fu	nctions.	Otherwis	se, the u	nit is

Deep Sleep Mode Clock Gating Control Register 1 (DCGC1)

July 26, 2008

Bit/Field	Name	Туре	Reset	Description
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	R/W	0	I2C1 Clock Gating Control
				This bit controls the clock gating for I2C module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	R/W	0	SSI1 Clock Gating Control
				This bit controls the clock gating for SSI module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
2	UART2	R/W	0	UART2 Clock Gating Control
				This bit controls the clock gating for UART module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 24: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base Offse	0x400F.E t 0x108 R/W, rese	000	00000	ontrori	(cgiotei	2 (110	.002)									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'							rese	erved	•	•					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved				GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	 R/W0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	scription							
	31:8		reserv	ved	R	0	0	Software should not rely or compatibility with future pro preserved across a read-m				ucts, the	value of	a reserv	•	
		GPIC	ЭН	R/	W	0	Por	t H Clock	Gating	Control						
								cloc	s bit cont k and fu unit is un	nctions.	Otherwis	e, the u	nit is unc	locked a	ind disat	oled. If
	6		GPIC)G	R/	W	0	Por	t G Clock	Gating	Control					
								cloc	This bit controls the clock gating for Port G. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If he unit is unclocked, reads or writes to the unit will generate a bus fault.							
	5		GPIC	DF	R/	W	0	Por	t F Clock	Gating	Control					
clo									This bit controls the clock gating for Port F. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.							
	4		GPIC	DE	R/	W	0	Por	t E Clock	Gating	Control					
								cloc	s bit cont k and fu unit is un	nctions.	Otherwis	e, the u	nit is unc	locked a	ind disat	oled. If

Run Mode Clock Gating Control Register 2 (RCGC2)

Bit/Field	Name	Туре	Reset	Description
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 25: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F.E t 0x118 R/W, rese		000000		C	·											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
[Î		Í		i i	rese	rved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	ĩ		1	rese	rved		1 1		GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
E	Bit/Field		Nam	ne	Тур	be	Reset	Description									
	31:8 reserved			ved	R	C	0	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•		
	7 GPIOH			ЭН	R/\	N	0	Port	Port H Clock Gating Control								
								cloc	bit conti k and fui unit is un	nctions.	Otherwis	e, the u	nit is und	locked a	nd disat	led. If	
	6		GPIC)G	R/\	N	0	Port	G Clock	Gating	Control						
								cloc	This bit controls the clock gating for Port G. If set, the u clock and functions. Otherwise, the unit is unclocked an the unit is unclocked, reads or writes to the unit will gene					nd disat	led. If		
	5		GPIC	DF	R/\	N	0	Port	F Clock	Gating	Control						
						cloc	bit contr k and fur unit is un	nctions.	Otherwis	e, the u	nit is und	locked a	nd disat	led. If			
	4		GPIC	DE	R/\	N	0	Port	E Clock	Gating	Control						
					cloc	bit conti k and fui unit is un	nctions.	Otherwis	e, the u	nit is und	locked a	nd disat	led. If				

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Bit/Field	Name	Туре	Reset	Description
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 26: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F.E t 0x128 R/W, rese		00000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			, ,		î		, ,	rese	rved		1		r 1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1 1		GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	ie	Ту	be	Reset	Des	cription							
31:8 reserved RO 0 Software should not rely on the compatibility with future produc preserved across a read-modify										ucts, the	value of	a reserv	•			
	7		GPIC	ЮН	R/	0 Port H Clock Gating Control										
								0 Port H Clock Gating Control This bit controls the clock gating for Port H. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.								
	6		GPIC)G	R/	N	0	Port	G Clock	Gating	Control					
		GPIOG R/W 0 Port G Clock Gating Control This bit controls the clock gating clock and functions. Otherwise the unit is unclocked, reads or								e, the u	nit is unc	locked a	ind disat	oled. If		
	5	GPIOF R/W 0 Port F Clock Gating Control														
		This bit controls the clock gating for Port F. I clock and functions. Otherwise, the unit is un the unit is unclocked, reads or writes to the un								nit is unc	clocked and disabled. If					
	4		GPIC	DE	R/	N	0	Port	E Clock	Gating	Control					
						This bit controls the clock gating for Port E. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.										

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

Bit/Field	Name	Туре	Reset	Description
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 27: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register.

	t 0x040 R/W, res	et 0x000	00000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1	Î				rese	erved	1		Ì	i		Í	·	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	-	3	2	1	0	
[15	14	1	12	reserved	10		0	1	HIB		4 erved	WDT	2	reserved		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	
В	lit/Field		Nar	me	Ту	be	Reset	Des	cription								
	31:7			rved	R	C	0	com	patibility	with futu	ure prod	ucts, the		a reserv	t. To prov ved bit sh		
	6		н	В	R/	N	0	HIB	Reset C	ontrol							
								Res	et contro	ol for the	Hiberna	tion mod	lule.				
	5:4 reserved RO 0 Software should not compatibility with fut								with futu	ld not rely on the value of a reserved bit. To provide ith future products, the value of a reserved bit should be ss a read-modify-write operation.							
	3		WE	от	R/	N	0	WD	T Reset	set Control							
								Res	et contro	ol for Wat	tchdog u	ınit.					
	2:0		resei	rved	R	C	0	0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									

Register 28: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the Device Capabilities 2 (DC2) register.

Offse	0x400F.E t 0x044 R/W, rese		00000																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	1		reser	ved	, , , , , , , , , , , , , , , , , , ,		COMP1	COMP0		rese	rved	I	TIMER3	TIMER2	TIMER1	TIMER0			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	reserved	I2C1	reserved	I2C0			rese	rved	, , ,		SSI1	SSI0	reserved	UART2	UART1	UART0			
Type Reset	RO 0	R/W 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0			
В	lit/Field		Nam	е	Ту	ре	Reset	Des	cription										
	31:26		reserv	ed	R	0	0	com	patibility	with futu	ure produ	ucts, the	of a resolution of a resolutio	a reserv					
	25		COM	> 1	R/	W	Analog Comp 1 Reset Control Reset control for analog comparator 1.												
	24		COMP0 R/W 0 Analog Comp 0 Reset Control Reset control for analog comparator 0.																
	23:20		reserv	ed	R	0	0	com	patibility	with futu	ure produ	ucts, the	of a resolution of a resolutio	a reserv					
	19		TIME	₹3	R/	W	0		er 3 Reso et contro			rpose Ti	mer mod	ule 3.					
	18		TIME	₹2	R/	W	0		er 2 Reso et contro			rpose Ti	mer mod	ule 2.					
	17		TIME	٦1	R/	W	0		er 1 Res										
	40		TIN 4 51	70			0					rpose Ti	mer mod	ule 1.					
	16		TIMEI	. 0	R/	vv	0		er 0 Reso et contro			rpose Ti	mer mod	ule 0.					
	15		reserv	ed	R	0	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
	14		12C2	1	R/	W	0		1 Reset (et contro		unit 1.								
	13		reserv	ed	R	0	0	 Reset control for I2C unit 1. Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 											

Software Reset Control 1 (SRCR1) Base 0x400EE000

July 26, 2008

Bit/Field	Name	Туре	Reset	Description
12	I2C0	R/W	0	I2C0 Reset Control
				Reset control for I2C unit 0.
11:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	R/W	0	SSI1 Reset Control
				Reset control for SSI unit 1.
4	SSI0	R/W	0	SSI0 Reset Control
				Reset control for SSI unit 0.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	R/W	0	UART2 Reset Control
				Reset control for UART unit 2.
1	UART1	R/W	0	UART1 Reset Control
				Reset control for UART unit 1.
0	UART0	R/W	0	UART0 Reset Control
				Reset control for UART unit 0.

Register 29: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the Device Capabilities 4 (DC4) register.

Base Offsei	0x400F.E t 0x048 R/W, rese	000	0000		~)															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
								rese	erved			1	1	•	•	•				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
				rese	1				GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0				
В	it/Field		Nam	ie	Ту	pe	Reset	Des	scription											
	31:8		reserv	ved	R	0	0	con	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
7 GPIOH R/W 0 Port H Reset Control																				
	Reset control for GPIO Port H.																			
	6	GPIOG R/W 0 Port G Reset Control																		
								Res	set contro	ol for GP	IO Port (Э.								
	5		GPIC	DF	R/	W	0	Por	t F Rese	t Control										
								Res	set contro	ol for GP	IO Port F	₹.								
	4		GPIC	DE	R/	W	0	Por	t E Rese	t Control										
								Res	set contro	ol for GP	IO Port E	Ξ.								
	3		GPIC	D	R/	W	0	Por	t D Rese	t Control										
								Res	set contro	ol for GP	IO Port I	D.								
	2 GPIOC R/W 0 Port C Reset Control																			
								Res	set contro	ol for GP	IO Port (С.								
	1		GPIC)B	R/	W	0	Por	t B Rese	t Control										
								Res	set contro	ol for GP	IO Port E	3.								
	0		GPIC	A	R/	W	0	Por	t A Rese	t Control										
								Res	set contro	ol for GP	IO Port /	۹.								

Software Reset Control 2 (SRCR2)

7 Hibernation Module

The Hibernation Module manages removal and restoration of power to the rest of the microcontroller to provide a means for reducing power consumption. When the processor and peripherals are idle, power can be completely removed with only the Hibernation Module remaining powered. Power can be restored based on an external signal, or at a certain time using the built-in real-time clock (RTC). The Hibernation module can be independently supplied from a battery or an auxiliary power supply.

The Hibernation module has the following features:

- Power-switching logic to discrete external regulator
- Dedicated pin for waking from an external signal
- Low-battery detection, signaling, and interrupt generation
- 32-bit real-time counter (RTC)
- Two 32-bit RTC match registers for timed wake-up and interrupt generation
- Clock source from a 32.768-kHz external oscillator or a 4.194304-MHz crystal
- RTC predivider trim for making fine adjustments to the clock rate
- 64 32-bit words of non-volatile memory
- Programmable interrupts for RTC match, external wake, and low battery events

7.1 Block Diagram




Figure 7-1. Hibernation Module Block Diagram

7.2 Functional Description

The Hibernation module controls the power to the processor with an enable signal (HIB) that signals an external voltage regulator to turn off. The Hibernation module power is determined dynamically. The supply voltage of the Hibernation module is the larger of the main voltage source (VDD) or the battery/auxilliary voltage source (VBAT). A voting circuit indicates the larger and an internal power switch selects the appropriate voltage source. The Hibernation module also has a separate clock source to maintain a real-time clock (RTC). Once in hibernation, the module signals an external voltage regulator to turn back on the power when an external pin (WAKE) is asserted, or when the internal RTC reaches a certain value. The Hibernation module can also detect when the battery voltage is low, and optionally prevent hibernation when this occurs.

Power-up from a power cut to code execution is defined as the regulator turn-on time (specified at $t_{\text{HIB TO VDD}}$ maximum) plus the normal chip POR (see "Hibernation Module" on page 420).

7.2.1 Register Access Timing

Because the Hibernation module has an independent clocking domain, certain registers must be written only with a timing gap between accesses. The delay time is $t_{HIB_REG_WRITE}$, therefore software must guarantee that a delay of $t_{HIB_REG_WRITE}$ is inserted between back-to-back writes to certain


Hibernation registers, or between a write followed by a read to those same registers. There is no restriction on timing for back-to-back reads from the Hibernation module.

7.2.2 Clock Source

The Hibernation module must be clocked by an external source, even if the RTC feature will not be used. An external oscillator or crystal can be used for this purpose. To use a crystal, a 4.194304-MHz crystal is connected to the xosco and xoscl pins. This clock signal is divided by 128 internally to produce the 32.768-kHz clock reference. To use a more precise clock source, a 32.768-kHz oscillator can be connected to the xosco pin. See Figure 7-2 on page 118 and Figure 7-3 on page 119. Note that these diagrams only show the connection to the Hibernation pins and not to the full system. See "Hibernation Module" on page 420 for specific values.

The clock source is enabled by setting the CLK32EN bit of the **HIBCTL** register. The type of clock source is selected by setting the CLKSEL bit to 0 for a 4.194304-MHz clock source, and to 1 for a 32.768-kHz clock source. If the bit is set to 0, the input clock is divided by 128, resulting in a 32.768-kHz clock source. If a crystal is used for the clock source, the software must leave a delay of t_{XOSC_SETTLE} after setting the CLK32EN bit and before any other accesses to the Hibernation module registers. The delay allows the crystal to power up and stabilize. If an oscillator is used for the clock source, no delay is needed.

Figure 7-2. Clock Source Using Crystal



Note: R_{TERM} = Optional series termination resistor.

 R_{PU} = Pull-up resistor (1 M¹/₂).

See "Hibernation Module" on page 420 for specific parameter values.




Figure 7-3. Clock Source Using Dedicated Oscillator

Note: X_1 = Crystal frequency is f_{XOSC_XTAL} .

 R_L = Load resistor is R_{XOSC_LOAD} .

 $C_{1,2}$ = Capacitor value derived from crystal vendor load capacitance specifications.

 R_{PU} = Pull-up resistor (1 M¹/₂).

See "Hibernation Module" on page 420 for specific parameter values.

7.2.3 Battery Management

The Hibernation module can be independently powered by a battery or an auxiliary power source. The module can monitor the voltage level of the battery and detect when the voltage drops below 2.35 V. When this happens, an interrupt can be generated. The module also can be configured so that it will not go into Hibernate mode if the battery voltage drops below this threshold. Battery voltage is not measured while in Hibernate mode.

Important: System level factors may affect the accuracy of the low battery detect circuit. The designer should consider battery type, discharge characteristics, and a test load during battery voltage measurements.

Note that the Hibernation module draws power from whichever source (VBAT or VDD) has the higher voltage. Therefore, it is important to design the circuit to ensure that VDD is higher that VBAT under nominal conditions or else the Hibernation module draws power from the battery even when VDD is available.

The Hibernation module can be configured to detect a low battery condition by setting the LOWBATEN bit of the **HIBCTL** register. In this configuration, the LOWBAT bit of the **HIBRIS** register will be set when the battery level is low. If the VABORT bit is also set, then the module is prevented from entering Hibernation mode when a low battery is detected. The module can also be configured to generate an interrupt for the low-battery condition (see "Interrupts and Status" on page 121).

7.2.4 Real-Time Clock

The Hibernation module includes a 32-bit counter that increments once per second with a proper clock source and configuration (see "Clock Source" on page 118). The 32.768-kHz clock signal is fed into a predivider register which counts down the 32.768-kHz clock ticks to achieve a once per second clock rate for the RTC. The rate can be adjusted to compensate for inaccuracies in the clock source by using the predivider trim register, **HIBRTCT**. This register has a nominal value of 0x7FFF, and is used for one second out of every 64 seconds to divide the input clock. This allows the software to make fine corrections to the clock rate by adjusting the predivider trim register up or down from 0x7FFF. The predivider trim should be adjusted up from 0x7FFF in order to slow down the RTC rate, and down from 0x7FFF in order to speed up the RTC rate.

The Hibernation module includes two 32-bit match registers that are compared to the value of the RTC counter. The match registers can be used to wake the processor from hibernation mode, or to generate an interrupt to the processor if it is not in hibernation.

The RTC must be enabled with the RTCEN bit of the **HIBCTL** register. The value of the RTC can be set at any time by writing to the **HIBRTCLD** register. The predivider trim can be adjusted by reading and writing the **HIBRTCT** register. The predivider uses this register once every 64 seconds to adjust the clock rate. The two match registers can be set by writing to the **HIBRTCM0** and **HIBRTCM1** registers. The RTC can be configured to generate interrupts by using the interrupt registers (see "Interrupts and Status" on page 121).

7.2.5 Non-Volatile Memory

The Hibernation module contains 64 32-bit words of memory which are retained during hibernation. This memory is powered from the battery or auxiliary power supply during hibernation. The processor software can save state information in this memory prior to hibernation, and can then recover the state upon waking. The non-volatile memory can be accessed through the **HIBDATA** registers.

7.2.6 Power Control

Important: The Hibernation Module requires special system implementation considerations since it is intended to power-down all other sections of its host device. The system power-supply distribution and interfaces of the system must be driven to 0 V_{DC} or powered down with the same regulator controlled by HIB. See "Hibernation Module" on page 420 for more details.

The Hibernation module controls power to the processor through the use of the HIB pin, which is intended to be connected to the enable signal of the external regulator(s) providing 3.3 V and/or 2.5 V to the microcontroller. When the HIB signal is asserted by the Hibernation module, the external regulator is turned off and no longer powers the microcontroller. The Hibernation module remains powered from the VBAT supply, which could be a battery or an auxiliary power source. Hibernation mode is initiated by the microcontroller setting the HIBREQ bit of the **HIBCTL** register. Prior to doing this, a wake-up condition must be configured, either from the external WAKE pin, or by using an RTC match.

The Hibernation module is configured to wake from the external \overline{WAKE} pin by setting the PINWEN bit of the **HIBCTL** register. It is configured to wake from RTC match by setting the RTCWEN bit. Either one or both of these bits can be set prior to going into hibernation. The \overline{WAKE} pin includes a weak internal pull-up. Note that both the \overline{HIB} and \overline{WAKE} pins use the Hibernation module's internal power supply as the logic 1 reference.

When the Hibernation module wakes, the microcontroller will see a normal power-on reset. It can detect that the power-on was due to a wake from hibernation by examining the raw interrupt status

register (see "Interrupts and Status" on page 121) and by looking for state data in the non-volatile memory (see "Non-Volatile Memory" on page 120).

When the $\overline{\text{HIB}}$ signal deasserts, enabling the external regulator, the external regulator must reach the operating voltage within t_{HIB TO VDD}.

7.2.7 Interrupts and Status

The Hibernation module can generate interrupts when the following conditions occur:

- Assertion of WAKE pin
- RTC match
- Low battery detected

All of the interrupts are ORed together before being sent to the interrupt controller, so the Hibernate module can only generate a single interrupt request to the controller at any given time. The software interrupt handler can service multiple interrupt events by reading the **HIBMIS** register. Software can also read the status of the Hibernation module at any time by reading the **HIBRIS** register which shows all of the pending events. This register can be used at power-on to see if a wake condition is pending, which indicates to the software that a hibernation wake occurred.

The events that can trigger an interrupt are configured by setting the appropriate bits in the **HIBIM** register. Pending interrupts can be cleared by writing the corresponding bit in the **HIBIC** register.

7.3 Initialization and Configuration

The Hibernation module can be set in several different configurations. The following sections show the recommended programming sequence for various scenarios. The examples below assume that a 32.768-kHz oscillator is used, and thus always show bit 2 (CLKSEL) of the **HIBCTL** register set to 1. If a 4.194304-MHz crystal is used instead, then the CLKSEL bit remains cleared. Because the Hibernation module runs at 32 kHz and is asynchronous to the rest of the system, software must allow a delay of $t_{\text{HIB}_\text{REG}_\text{WRITE}}$ after writes to certain registers (see "Register Access Timing" on page 117). The registers that require a delay are listed in a note in "Register Map" on page 122 as well as in each register description.

7.3.1 Initialization

The clock source must be enabled first, even if the RTC will not be used. If a 4.194304-MHz crystal is used, perform the following steps:

- 1. Write 0x40 to the **HIBCTL** register at offset 0x10 to enable the crystal and select the divide-by-128 input path.
- 2. Wait for a time of t_{XOSC_SETTLE} for the crystal to power up and stabilize before performing any other operations with the Hibernation module.
- If a 32.678-kHz oscillator is used, then perform the following steps:
- 1. Write 0x44 to the HIBCTL register at offset 0x10 to enable the oscillator input.
- 2. No delay is necessary.

The above is only necessary when the entire system is initialized for the first time. If the processor is powered due to a wake from hibernation, then the Hibernation module has already been powered

up and the above steps are not necessary. The software can detect that the Hibernation module and clock are already powered by examining the CLK32EN bit of the **HIBCTL** register.

7.3.2 RTC Match Functionality (No Hibernation)

Use the following steps to implement the RTC match functionality of the Hibernation module:

- 1. Write the required RTC match value to one of the HIBRTCMn registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Set the required RTC match interrupt mask in the RTCALT0 and RTCALT1 bits (bits 1:0) in the HIBIM register at offset 0x014.
- 4. Write 0x0000.0041 to the **HIBCTL** register at offset 0x010 to enable the RTC to begin counting.

7.3.3 RTC Match/Wake-Up from Hibernation

Use the following steps to implement the RTC match and wake-up functionality of the Hibernation module:

- 1. Write the required RTC match value to the **HIBRTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Write any data to be retained during power cut to the **HIBDATA** register at offsets 0x030-0x12C.
- 4. Set the RTC Match Wake-Up and start the hibernation sequence by writing 0x0000.004F to the **HIBCTL** register at offset 0x010.

7.3.4 External Wake-Up from Hibernation

Use the following steps to implement the Hibernation module with the external \overline{WAKE} pin as the wake-up source for the microcontroller:

- 1. Write any data to be retained during power cut to the HIBDATA register at offsets 0x030-0x12C.
- 2. Enable the external wake and start the hibernation sequence by writing 0x0000.0056 to the **HIBCTL** register at offset 0x010.

7.3.5 RTC/External Wake-Up from Hibernation

- 1. Write the required RTC match value to the **HIBRTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Write any data to be retained during power cut to the **HIBDATA** register at offsets 0x030-0x12C.
- 4. Set the RTC Match/External Wake-Up and start the hibernation sequence by writing 0x0000.005F to the **HIBCTL** register at offset 0x010.

7.4 Register Map

Table 7-1 on page 123 lists the Hibernation registers. All addresses given are relative to the Hibernation Module base address at 0x400F.C000.

Note: HIBRTCC, **HIBRTCM0**, **HIBRTCM1**, **HIBRTCLD**, **HIBRTCT**, and **HIBDATA** are on the Hibernation module clock domain and require a delay of t_{HIB_REG_WRITE} between write accesses. See "Register Access Timing" on page 117.

Table 7-1. Hibernation Module Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	HIBRTCC	RO	0x0000.0000	Hibernation RTC Counter	124
0x004	HIBRTCM0	R/W	0xFFFF.FFFF	Hibernation RTC Match 0	125
0x008	HIBRTCM1	R/W	0xFFFF.FFFF	Hibernation RTC Match 1	126
0x00C	HIBRTCLD	R/W	0xFFFF.FFFF	Hibernation RTC Load	127
0x010	HIBCTL	R/W	0x0000.0000	Hibernation Control	128
0x014	НІВІМ	R/W	0x0000.0000	Hibernation Interrupt Mask	130
0x018	HIBRIS	RO	0x0000.0000	Hibernation Raw Interrupt Status	131
0x01C	HIBMIS	RO	0x0000.0000	Hibernation Masked Interrupt Status	132
0x020	HIBIC	R/W1C	0x0000.0000	Hibernation Interrupt Clear	133
0x024	HIBRTCT	R/W	0x0000.7FFF	Hibernation RTC Trim	134
0x030- 0x12C	HIBDATA	R/W	0x0000.0000	Hibernation Data	135

7.5 Register Descriptions

The remainder of this section lists and describes the Hibernation module registers, in numerical order by address offset.

Register 1: Hibernation RTC Counter (HIBRTCC), offset 0x000

This register is the current 32-bit value of the RTC counter.

Note: HIBRTCC, **HIBRTCM0**, **HIBRTCM1**, **HIBRTCLD**, **HIBRTCT**, and **HIBDATA** are on the Hibernation module clock domain and require a delay of t_{HIB_REG_WRITE} between write accesses. See "Register Access Timing" on page 117.

Hibernation RTC Counter (HIBRTCC)

Offse	0x400F.0 t 0x000 RO, rese	C000 et 0x0000.	0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I	1	1		1 1	RT					1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		1			RT	CC 1						1	'
[D O	DO	DO	DO	L	DO	PO	D O	L	DO	DO	DO		D O	DO	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
		0								0	0	0	0	0	0	U
	Bit/Field		Nam	le	iy	ре	Reset	Des	cription							
	31:0		RTC	C	R	0 0	x0000.0000	RTC	C Counter	-						
								A re	ad return	is the 32	-bit cour	nter valu	e This r	eaister is	s read-o	nly To

A read returns the 32-bit counter value. This register is read-only. To change the value, use the **HIBRTCLD** register.

1

1

Register 2: Hibernation RTC Match 0 (HIBRTCM0), offset 0x004

This register is the 32-bit match 0 register for the RTC counter.

Note: HIBRTCC, HIBRTCM0, HIBRTCM1, HIBRTCLD, HIBRTCT, and HIBDATA are on the Hibernation module clock domain and require a delay of t_{HIB REG WRITE} between write accesses. See "Register Access Timing" on page 117.

Hibernation RTC Match 0 (HIBRTCM0) Base 0x400F.C000 Offset 0x004 Type R/W, reset 0xFFFF.FFFF 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 RTCM0 R/W Туре R/W R/W Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 13 9 8 7 6 3 2 0 15 14 12 11 10 5 4 1 RTCM0 R/W Туре Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 Bit/Field Description Name Туре Reset RTCM0 0xFFFF.FFFF RTC Match 0 31:0 R/W A write loads the value into the RTC match register. A read returns the current match value.


July 26, 2008

Register 3: Hibernation RTC Match 1 (HIBRTCM1), offset 0x008

This register is the 32-bit match 1 register for the RTC counter.

Note: HIBRTCC, **HIBRTCM0**, **HIBRTCM1**, **HIBRTCLD**, **HIBRTCT**, and **HIBDATA** are on the Hibernation module clock domain and require a delay of t_{HIB_REG_WRITE} between write accesses. See "Register Access Timing" on page 117.

Hibernation RTC Match 1 (HIBRTCM1)




A read returns the current match value.

Register 4: Hibernation RTC Load (HIBRTCLD), offset 0x00C

This register is the 32-bit value loaded into the RTC counter.

Note: HIBRTCC, **HIBRTCM0**, **HIBRTCM1**, **HIBRTCLD**, **HIBRTCT**, and **HIBDATA** are on the Hibernation module clock domain and require a delay of t_{HIB_REG_WRITE} between write accesses. See "Register Access Timing" on page 117.



A read returns the 32-bit load value.

Register 5: Hibernation Control (HIBCTL), offset 0x010

This register is the control register for the Hibernation module.

Base Offset	ernation 0x400F.C t 0x010 R/W, rese	000	rol (HIBC	TL)												
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						•	· ·	rese	erved		•		1	•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved				VABORT	CLK32EN	LOWBATEN	PINWEN	RTCWEN	CLKSEL	HIBREQ	RTCEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	con		with fut	ure prod	ucts, the	e value o	f a reser	t. To prov ved bit sł	
	7		VABC	RT	R/	W	0	Pov	ver Cut A	bort Ena	able					
		 Value Description 0 Power cut occurs during a low-battery alert. 1 Power cut is aborted. 														
	6		CLK32	2EN	R/	W	0	32-1	kHz Osci	llator En	able					
								Val	ue Desc	ription						
								C) Disa	oled						
								1	Enat	led						
								use		oftware	should w	ait 20 m			ile. If a cr is bit to a	
	5		LOWBA	ATEN	R/	W	0	Low	/ Battery	Monitori	ng Enab	le				
								Val	ue Desc	ription						
								C) Disa	oled						
								1	Enat	led						
								Wh	en set, lo	w batter	y voltage	e detecti	ion is en	abled (V	BAT < 2.	35 V).
	4		PINW	'EN	R/	W	0	Exte	ernal WAR	E Pin E	nable					
								Val	ue Desc	ription						
								C) Disa	oled						
								1	Enat	led						
								14/1-			al avant					

When set, an external event on the \overline{WAKE} pin will re-power the device.

Bit/Field	Name	Туре	Reset	Description
3	RTCWEN	R/W	0	RTC Wake-up Enable
				Value Description 0 Disabled 1 Enabled When set, an RTC match event (RTCM0 or RTCM1) will re-power the device based on the RTC counter value matching the corresponding
				match register 0 or 1.
2	CLKSEL	R/W	0	 Hibernation Module Clock Select Value Description 0 Use Divide by 128 output. Use this value for a 4-MHz crystal. 1 Use raw output. Use this value for a 32-kHz oscillator.
1	HIBREQ	R/W	0	Hibernation Request Value Description
				0 Disabled
				1 Hibernation initiated
				After a wake-up event, this bit is cleared by hardware.
0	RTCEN	R/W	0	RTC Timer Enable
				Value Description 0 Disabled 1 Enabled

Register 6: Hibernation Interrupt Mask (HIBIM), offset 0x014

This register is the interrupt mask register for the Hibernation module interrupt sources.

Base Offse	0x400F.C t 0x014 R/W, rese	000).0000	אושווי) א	vi)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								reser	ved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•					res	erved		1				EXTW	LOWBAT	RTCALT1	RTCALT0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
B	it/Field		Nam	ie	Тур	e	Reset	Desc	cription							
	31:4		reserv	/ed	RC) (0x000.0000	com	patibility		ire prodi	ucts, the	value of	erved bit f a reserv on.		
	3		EXT	W	R/V	V	0	Exte	rnal Wa	ke-Up In	terrupt N	lask				
								Valu	ie Desc	ription						
								0	Mask	ked						
								1	Unm	asked						
	2		LOWE	BAT	R/V	V	0	Low	Battery	Voltage	Interrupt	Mask				
								Valu	ie Desc	ription						
								0	Mask	ked						
								1	Unm	asked						
	1		RTCA	LT1	R/V	V	0	RTC	Alert1 I	nterrupt	Mask					
								Valu	ie Desc	ription						
								0	Mask	ked						
								1	Unm	asked						
	0		RTCA	LT0	R/V	V	0	RTC	Alert0 I	nterrupt	Mask					
								Valu	ie Desc	ription						
								0	Mask	ked						
								1	Unm	asked						

Hibernation Interrupt Mask (HIBIM)

Register 7: Hibernation Raw Interrupt Status (HIBRIS), offset 0x018

This register is the raw interrupt status for the Hibernation module interrupt sources.

Hibernation Raw Interrupt Status (H	HBRIS)
-------------------------------------	--------

Base 0x400F.C000 Offset 0x018 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	Î	r r		1 1	rese	rved	I	1	1	Í	Ì	Í	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	'	1	, , ,	re	served		1	1	1	1	EXTW	LOWBAT	RTCALT1	RTCALT0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field 31:4		Na rese		Tyr R(Reset 0x000.0000) Soft com	patibility	with futu	ure prod	the value ducts, the odify-write	value of	f a reserv	•	
	3		EX	TW	R)	0	Exte	ernal Wa	ke-Up R	aw Inte	rrupt Stat	us			
	2		LOW	'BAT	R)	0	Low	Battery	Voltage	Raw In	terrupt St	atus			
	1		RTC	ALT1	R	D	0	RTC	CAlert1	Raw Inte	rrupt St	atus				
	0		RTC	ALT0	R	C	0	RTC	C Alert0 I	Raw Inte	rrupt Si	atus				

Register 8: Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C

This register is the masked interrupt status for the Hibernation module interrupt sources.

Hibernation Masked Interrupt Status (HIBMIS)

Base 0x400F.C000

Offset 0x01C Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1 1	rese	rved			1		1	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	1	1	г т	res	served		1 1			1	EXTW	LOWBAT	RTCALT1	RTCALT0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field 31:4		Nar resei		Tyr R(Reset 0x000.0000	Soft corr	patibility	with futu	ure proc	the value lucts, the dify-write	value of	a reserv	•	
	3		EXT	ΓW	R	C	0	Exte	ernal Wal	ke-Up M	asked I	nterrupt S	Status			
	2		LOW	BAT	R	C	0	Low	Battery	Voltage	Masked	l Interrupt	t Status			
	1		RTCA	ALT1	R	C	0	RTC	C Alert1 M	Aasked I	nterrup	t Status				
	0		RTCA	ALT0	R	C	0	RTC	C Alert0 N	Aasked I	nterrup	t Status				

Register 9: Hibernation Interrupt Clear (HIBIC), offset 0x020

This register is the interrupt write-one-to-clear register for the Hibernation module interrupt sources.

Base Offse	0x400F. t 0x020		000.0000	. (,											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•					1 1	rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•				re	eserved					•	EXTW	LOWBAT	RTCALT1	RTCALT0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ie	Ty	ре	Reset	Des	scription							
	31:4		reserv	ved	R	0	0x000.0000	con	tware sho npatibility served ac	with futu	ure produ	ucts, the	value of	a reserv		
	3		EXT	W	R/W	/1C	0	Exte	External Wake-Up Masked Interrupt Clear							
								Rea	ads returr	n an inde	eterminat	te value.				
	2		LOWE	BAT	R/W	/1C	0	Low Battery Voltage Masked Interrupt Clear								
								Rea	ads returr	n an inde	eterminat	te value.				
	1		RTCA	LT1	R/W	/1C	0	RT	C Alert1 M	Aasked I	nterrupt	Clear				
								Rea	ads returr	n an inde	eterminat	te value.				
	0		RTCA	LT0	R/W	/1C	0	RT	C Alert0 N	Aasked I	nterrupt	Clear				
								Rea	ads returr	n an inde	eterminat	te value.				

Hibernation Interrupt Clear (HIBIC)

Register 10: Hibernation RTC Trim (HIBRTCT), offset 0x024

This register contains the value that is used to trim the RTC clock predivider. It represents the computed underflow value that is used during the trim cycle. It is represented as 0x7FFF ± N clock cycles.

Note: HIBRTCC, HIBRTCM0, HIBRTCM1, HIBRTCLD, HIBRTCT, and HIBDATA are on the Hibernation module clock domain and require a delay of $t_{HIB\ REG\ WRITE}$ between write accesses. See "Register Access Timing" on page 117.

Hibe	ernatior	n RTC T	rim (Hll	BRTCT)											
Offse	0x400F.0 t 0x024 R/W, res	C000 et 0x0000).7FFF													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	I	1	, , , , , , , , , , , , , , , , , , ,		1 1	rese	erved	I	1	1	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	1	r	r 1 1		1 1	TF	RIM	r	r	1	1 1	I	1	
Type Reset	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
В	lit/Field		Nam	ne	Ту	be	Reset	Des	cription							
	31:16		reserv	ved	R	C	0x0000	com	patibility	with fut	ure prod	ucts, the	of a res value of operatio	a reserv		
	15:0		TRI	М	R/	N	0x7FFF	RTC	C Trim Va	alue						
								to a	djust the	RTC rat	te to acc	ount for	ivider ev drift and / softwar	inaccura	acy in the	

value of 0x7FFF up or down.

DTC Tri 11:6

134

Register 11: Hibernation Data (HIBDATA), offset 0x030-0x12C

This address space is implemented as a 64x32-bit memory (256 bytes). It can be loaded by the system processor in order to store any non-volatile state data and will not lose power during a power cut operation.

Note: HIBRTCC, **HIBRTCM0**, **HIBRTCM1**, **HIBRTCLD**, **HIBRTCT**, and **HIBDATA** are on the Hibernation module clock domain and require a delay of t_{HIB_REG_WRITE} between write accesses. See "Register Access Timing" on page 117.

Base Offse	0x400F.0 et 0x030-0	2000 0x12C		ГА)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I	1	1		1	R	TD	I	î	Ì		i		
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	I	1	1			R	I TD I	I	I	1		1		1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	pe R/W R/															

July 26, 2008


8 Internal Memory

The LM3S1911 microcontroller comes with 64 KB of bit-banded SRAM and 256 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

8.1 Block Diagram

Figure 8-1 on page 136 illustrates the Flash functions. The dashed boxes in the figure indicate registers residing in the System Control module rather than the Flash Control module.

Figure 8-1. Flash Block Diagram



8.2 Functional Description

This section describes the functionality of the SRAM and Flash memories.

8.2.1 SRAM Memory

The internal SRAM of the Stellaris[®] devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

bit-band alias = bit-band base + (byte offset * 32) + (bit number * 4)

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

0x2200.0000 + (0x1000 * 32) + (3 * 4) = 0x2202.000C

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual.*

8.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. An individual 32-bit word can be programmed to change bits that are currently 1 to a 0. These blocks are paired into a set of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

See also "Serial Flash Loader" on page 431 for a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface.

8.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register.

On reset, the **USECRL** register is loaded with a value that configures the flash timing so that it works with the maximum clock rate of the part. If software changes the system operating frequency, the new operating frequency minus 1 (in MHz) must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 (20-1) must be written to the **USECRL** register.

8.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in four pairs of 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If set, the block may be executed or read by software or debuggers. If cleared, the block may only be executed and contents of the memory block are prohibited from being accessed as data.

The policies may be combined as shown in Table 8-1 on page 137.

Table 8-1. Flash Protection Policy Combinations

FMPPEn	FMPREn	Protection	
0	0	Execute-only protection. The block may only be executed and may not be written or erased. This mode	
		is used to protect code.	

FMPPEn	FMPREn	Protection
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0		Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

An access that attempts to program or erase a PE-protected block is prohibited. A controller interrupt may be optionally generated (by setting the AMASK bit in the **FIM** register) to alert software developers of poorly behaving software during the development and debug phases.

An access that attempts to read an RE-protected block is prohibited. Such accesses return data filled with all 0s. A controller interrupt may be optionally generated to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. Details on programming these bits are discussed in "Nonvolatile Register Programming" on page 139.

8.3 Flash Memory Initialization and Configuration

8.3.1 Flash Programming

The Stellaris[®] devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD**, and **FMC**.

8.3.1.1 To program a 32-bit word

- 1. Write source data to the **FMD** register.
- 2. Write the target address to the **FMA** register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
- 4. Poll the **FMC** register until the WRITE bit is cleared.

8.3.1.2 To perform an erase of a 1-KB page

- 1. Write the page address to the **FMA** register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA442.0002) to the **FMC** register.
- 3. Poll the **FMC** register until the ERASE bit is cleared.

8.3.1.3 To perform a mass erase of the flash

- 1. Write the flash write key and the MERASE bit (a value of 0xA442.0004) to the **FMC** register.
- 2. Poll the **FMC** register until the MERASE bit is cleared.

8.3.2 Nonvolatile Register Programming

This section discusses how to update registers that are resident within the flash memory itself. These registers exist in a separate space from the main flash array and are not affected by an ERASE or MASS ERASE operation. These nonvolatile registers are updated by using the COMT bit in the **FMC** register to activate a write operation. For the **USER_DBG** register, the data to be written must be loaded into the **FMD** register before it is "committed". All other registers are R/W and can have their operation tried before committing them to nonvolatile memory.

Important: These registers can only have bits changed from 1 to 0 by user programming, but can be restored to their factory default values by performing the sequence described in the section called "Recovering a "Locked" Device" on page 51. The mass erase of the main flash array caused by the sequence is performed prior to restoring these registers.

In addition, the **USER_REG0**, **USER_REG1**, and **USER_DBG** use bit 31 (NW) of their respective registers to indicate that they are available for user write. These three registers can only be written once whereas the flash protection registers may be written multiple times. Table 8-2 on page 139 provides the FMA address required for commitment of each of the registers and the source of the data to be written when the COMT bit of the **FMC** register is written with a value of 0xA442.0008. After writing the COMT bit, the user may poll the **FMC** register to wait for the commit operation to complete.

Register to be Committed	FMA Value	Data Source
FMPRE0	0x0000.0000	FMPRE0
FMPRE1	0x0000.0002	FMPRE1
FMPRE2	0x0000.0004	FMPRE2
FMPRE3	0x0000.0008	FMPRE3
FMPPE0	0x0000.0001	FMPPE0
FMPPE1	0x0000.0003	FMPPE1
FMPPE2	0x0000.0005	FMPPE2
FMPPE3	0x0000.0007	FMPPE3
USER_REG0	0x8000.0000	USER_REG0
USER_REG1	0x8000.0001	USER_REG1
USER_DBG	0x7510.0000	FMD

Table 8-2. Flash Resident Registers^a

a. Which FMPREn and FMPPEn registers are available depend on the flash size of your particular Stellaris[®] device.

8.4 Register Map

Table 8-3 on page 140 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, and **FCMISC** registers are relative to the Flash control base address of 0x400F.D000. The **FMPREn**, **FMPPEn**, **USECRL**, **USER_DBG**, and **USER_REGn** registers are relative to the System Control base address of 0x400F.E000.

Table 8-3. Flash Register Map

Offset	Name	Туре	Reset	Description	See page
Flash Reg	gisters (Flash Control	Offset)			_
0x000	FMA	R/W	0x0000.0000	Flash Memory Address	141
0x004	FMD	R/W	0x0000.0000	Flash Memory Data	142
0x008	FMC	R/W	0x0000.0000	Flash Memory Control	143
0x00C	FCRIS	RO	0x0000.0000	Flash Controller Raw Interrupt Status	145
0x010	FCIM	R/W	0x0000.0000	Flash Controller Interrupt Mask	146
0x014	FCMISC	R/W1C	0x0000.0000	Flash Controller Masked Interrupt Status and Clear	147
Flash Reg	gisters (System Contr	rol Offset)			
0x130	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	149
0x200	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	149
0x134	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	150
0x400	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	150
0x140	USECRL	R/W	0x31	USec Reload	148
0x1D0	USER_DBG	R/W	0xFFFF.FFFE	User Debug	151
0x1E0	USER_REG0	R/W	0xFFFF.FFFF	User Register 0	152
0x1E4	USER_REG1	R/W	0xFFFF.FFFF	User Register 1	153
0x204	FMPRE1	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 1	154
0x208	FMPRE2	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 2	155
0x20C	FMPRE3	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 3	156
0x404	FMPPE1	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 1	157
0x408	FMPPE2	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 2	158
0x40C	FMPPE3	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 3	159

8.5 Flash Register Descriptions (Flash Control Offset)

This section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.

Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

	R/W, res	et 0x0000	0000.0													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			rese	rved	1	I	1	1	1	1	OFF	SET
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I	I			1 1	OFF	I SET	I	1	1	ı I	1	I	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	Bit/Field Name Type F 31:18 reserved RO						0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	17:0		OFFS	ΒET	R/	W	0x0	Add	Iress Off	set						
									lress offs volatile r			•	•	-	•	


139 for details on values for this field).

Flash Memory Address (FMA)

Base 0x400F.D000 Offset 0x000 Type R/W, reset 0x0000.0

Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.



Data value for write operation.

Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 141). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 142) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

Base	h Mem 0x400F.E t 0x008	-	ntrol (FN	/IC)														
Туре	R/W, rese	et 0x0000 30	0.0000 29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[1		1	r	1	r	1 1		I KEY	I	r	1	T	r – – –	r	r		
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			1		1	res	erved		1	1	1	1	COMT	MERASE	ERASE	WRITE		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0		
B	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription									
	31:16		WRK	FY	W	'n	0x0	Flas	sh Write	Kev								
	15:4		resen	ved	R	0	0x0	of accidental flash writes. The value 0xA442 must be written in field for a write to occur. Writes to the FMC register without thi value are ignored. A read of this field returns the value 0. Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.								wrkey		
	3		CON	1T	R/	W	0	Con	nmit Reg	it Register Value								
									nmit (wri effect on	, ,	•		nvolatile	storage.	A write	of 0 has		
								prev	-	nmit acc	ess is co	omplete,	a 0 is re	ss is prov eturned; c d.				
								This	s can tak	e up to 5	50 µs.							
	2		MERA	SE	R/	W	0	Mas	s Erase	Flash M	emory							
									is bit is s e of 0 ha					device is	all eras	ed. A		
								prev	/ious ma	ss erase	access	is comp	lete, a 0	access is is returne ete, a 1 is	ed; othe	rwise, if		
								This	s can tak	e up to 2	250 ms.							

Bit/Field	Name	Туре	Reset	Description
1	ERASE	R/W	0	Erase a Page of Flash Memory
				If this bit is set, the page of flash main memory as specified by the contents of FMA is erased. A write of 0 has no effect on the state of this bit.
				If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned.
				This can take up to 25 ms.
0	WRITE	R/W	0	Write a Word into Flash Memory
				If this bit is set, the data stored in FMD is written into the location as specified by the contents of FMA . A write of 0 has no effect on the state of this bit.
				If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.
				This can take up to 50 up

This can take up to 50 µs.

Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000 Offset 0x00C Type RO, reset 0x0000.0000

71	-,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			1	í –			1 1	rese	rved	1		1		r	ı	
Ţ					L				ļ			50			RO	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10000	Ũ	Ũ	Ũ	Ũ	Ŭ	0	Ũ	Ũ	Ũ	Ũ	Ũ	Ũ	Ũ	0	Ũ	Ũ
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	•			reser	ved		•				•	PRIS	ARIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
2					.,	PO		200	0							
	31:2	,														vide
		reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should														nould be
								pres	erved a	cross a r	ead-mo	dify-write	operatio	on.		
				_	_	_		_								
	1		PRI	S	R	0	0	Proę	grammin	g Raw Ir	nterrupt	Status				
								This	bit indic	ates the	current	state of t	he proa	rammino	cvcle. If	set, the
												d; if clea				
									-		•	cycles a				
								gen	erated th	nrough th	e Flash	Memory	Contro	I (FMC)	register l	oits (see
								page	e 143).							
				~	_	~			_							
	0		ARI	S	R	0	0	Acc	ess Raw	Interrup	t Status					
								This	bit indic	ates if the	e flash w	as impro	perly acc	essed. If	set, the	orogram
								tried	to acce	ss the fla	sh count	er to the	policy as	set in th	e Flash İ	Nemory
								Pro	tection	Read En	able (Fl	MPREn)	and Fla	sh Mem	ory Prot	ection
									•	•	,	registers	s. Other	vise, no	access h	nas tried
								to in	nproperl	y access	the flas	h.				

Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the flash controller generates interrupts to the controller.

Base Offse	0x400F.E t 0x010 R/W, rese	0000	0.0000	ndok (i	Civity											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1		1		1 I		erved		1	1	1		1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1		1		reser	ved	1		1		1		PMASK	AMASK
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field 31:2		Nam reserv	/ed	Ty R	0	Reset 0x0	Soft com pres	ware sho patibility served ac	with futu cross a r	ure produ ead-mod	ucts, the lify-write	value of	a reserv	•	
	1		PMA	SK	R/	W	0	Prog	grammin	g Interru	pt Mask					
								to th to th	s bit cont ne contro ne contro controlle	ller. If se ller. Othe	et, a prog	ramminę	g-genera	ted inter	rupt is pi	romoted
	0		AMA	SK	R/	W	0	Acc	ess Inter	rupt Ma	sk					
								cont cont	bit cont troller. If troller. O troller.	set, an a	iccess-g	enerated	d interrup	t is pron	noted to	the

Flash Controller Interrupt Mask (FCIM)

Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

Offse	0x400F.E t 0x014 R/W1C, r		0000.0000	·			,	,								
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[T				т г		rved		1		1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[i -				reser	ved	1		i i		1	Ì	PMISC	AMISC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field 31:2		Nam reserv	ved	R		Reset 0x0	Soft com pres	patibility served a	with futu cross a r	rely on ti ure produ read-mod	ucts, the lify-write	value of operation	a reservon.		
	1		PMIS	SC	R/M	/1C	0	This prog by w	bit indic gramming vriting a 1	ates whe g cycle c l. The PF	ed Interru ether an complete RIS bit in RISC bit is	interrupt d and wa the FCF	t was sig as not m RIS regis	naled be asked. T	his bit is	cleared
	0		AMIS	SC	R/V	/1C	0	Acc	ess Mas	ked Inter	rrupt Sta	tus and	Clear			
								acce a 1.	ess was a	attempte s bit in t	ther an ir d and wa he FCRI	is not ma	sked. Th	nis bit is d	cleared b	y writing

Flash Controller Masked Interrupt Status and Clear (FCMISC)

8.6 Flash Register Descriptions (System Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

Register 7: USec Reload (USECRL), offset 0x140

Note: Offset is relative to System Control base address of 0x400F.E000

This register is provided as a means of creating a 1-µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

USe	c Relo	ad (US	ECRL)													
Offse	0x400F.I t 0x140 R/W, res															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[I	T	1			1 1		rved	1	1	1) I	1	ĺ	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ı	T	rese	rved		1 I			I	r	US	EC	r	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	vide hould be
	7:0		USE	C	R/	W	0x31	Mici	rosecono	d Reload	Value					
									z -1 of th grammed		ller clocł	k when th	ne flash i	s being (erased o	or
								If the	e maxim	um syste	em frequ	ency is b	eing use	d, USEC	should	be set to

If the maximum system frequency is being used, USEC should be set to 0x31 (50 MHz) whenever the flash is being erased or programmed.

Register 8: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (FMPPEn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the FMPREn and FMPPEn registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 0 (FMPRE0)

Base 0x400F.E000 Offset 0x130 and 0x200 Type R/W, reset 0xFFF.FFF



READ_ENABLE 31:0 R/W

> Enables 2-KB flash blocks to be executed or read. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Description Value

0xFFFFFFF Enables 256 KB of flash.

Register 9: Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 0 (FMPPE0)

Base 0x400F.E000 Offset 0x134 and 0x400 Type R/W, reset 0xFFFF.FFFF



31:0 PROG_ENABLE R/W 0xFFFFFFF Flash Programming Enable

Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0xFFFFFFF Enables 256 KB of flash.

Register 10: User Debug (USER_DBG), offset 0x1D0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides a write-once mechanism to disable external debugger access to the device in addition to 27 additional bits of user-defined data. The DBG0 bit (bit 0) is set to 0 from the factory and the DBG1 bit (bit 1) is set to 1, which enables external debuggers. Changing the DBG1 bit to 0 disables any external debugger access to the device permanently, starting with the next power-up cycle of the device. The NOTWRITTEN bit (bit 31) indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once.

Base Offse	r Debug 0x400F.E t 0x1D0 R/W, res	Ξ000	R_DBG)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NW		1						DATA	1	1	1	1	1	1	•
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1				DA	TA	1	1	1	1	1	1	DBG1	DBG0
Туре	R/W 1	R/W 1	R/W 1	R/W	R/W	R/W	R/W	R/W 1	R/W	R/W	R/W 1	R/W	R/W 1	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
-	Bit/Field		Nam		т.		Reset	Dee								
E	sit/Field	eld Name Type						Des	scription							
	31		NW	V	R/	1	Use	er Debug	Not Writ	tten						
								Spe	cifies that	at this 32	2-bit dwo	rd has n	ot been v	written.		
	30:2		DAT	A	R/	W 0>	(1FFFFF	FF Use	er Data							
									ntains the			. This fie	ld is initi	alized to	all 1s ar	nd can
								only	/ be writt	en once.						
	1		DBG	G1	R/	W	1	Deb	oug Cont	rol 1						
											o 1 opd :		at he Of	ardahua	a to bo o	voilable
								ine	DBG1 bi	t must D		DBGO MU	ISL DE UT		y to be a	valiable.
	0		DBG	G O	R/	W	0	Deb	oug Cont	rol 0						
								The	DBG1 bi	t must b	e 1 and 1	DBG0 mu	ist be 0 f	or debug	g to be a	vailable.

Register 11: User Register 0 (USER_REG0), offset 0x1E0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

Use	r Regist	er 0 (U	SER_R	EG0)												
Offse	0x400F.E t 0x1E0 R/W, rese		F.FFFF													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NW		1 1		г г 1		т г		DATA		1	I	1	1	1	
Type Reset	R/W	R/W 1	R/W	R/W 1	R/W 1	R/W	R/W 1	R/W 1	R/W	R/W						
Reset	1	I	I	1	I	I	I	1	I	1	I	I	I	I	I	I
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1		I I		1 1	DA	ATA		I	I	1	1	1	1
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W
	' Bit/Field	I	Nam		Тур	·	Reset		cription	I	I	I	I	I	I	I
	31		NW	1	R/	N	1	Not	Written							
								Spe	cifies tha	t this 32	-bit dwo	rd has n	ot been v	written.		
	30:0		DAT	A	R/	W 02	x7FFFFF	F Use	r Data							
									tains the			. This fie	eld is initi	alized to	all 1s ar	nd can

Register 12: User Register 1 (USER_REG1), offset 0x1E4

Note: Offset is relative to System Control base address of 0x400FE000.


This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

Use	r Regist	er 1 (L	JSER_R	EG1)												
Offse	0x400F.E t 0x1E4 R/W, rese		F.FFFF													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[NW		1 1		, , , , , , , , , , , , , , , , , , ,		т т		DATA			1	1 1		1	
Туре	R/W 1	R/W	R/W 1	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W 1	R/W	R/W	R/W 1	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	r		1				т т	D/	ATA		ſ	1	1		1	
Туре	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W	R/W 1	R/W 1	R/W 1	R/W	R/W 1	R/W	R/W
Reset B	' Bit/Field	I	Nam		Ту	·	Reset		1 scription	I	I	I	1	I	1	1
	31		NM	1	R/	W	1	Not	Written							
								Spe	ecifies tha	it this 32	-bit dwo	rd has n	ot been \	written.		
	30:0		DAT	A	R/	W 02	x7FFFFF	FF Use	er Data							
									ntains the			. This fie	ld is initi	alized to	all 1s ar	nd can

Register 13: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.




0xFFFFFFF Enables 256 KB of flash.

Flash Memory Protection Read Enable 1 (FMPRE1)

Register 14: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.




0xFFFFFFF Enables 256 KB of flash.

Flash Memory Protection Read Enable 2 (FMPRE2)

Register 15: Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.



0xFFFFFFF Enables 256 KB of flash.

Flash Memory Protection Read Enable 3 (FMPRE3)

Register 16: Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offset 0x404 Type R/W, reset 0xFFF.FFFF 31 25 30 29 28 27 26 24 23 22 21 20 19 18 17 16 PROG ENABLE R/W Туре Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 15 14 13 12 11 10 9 8 7 6 5 3 2 0 1 PROG ENABLE R/W R/W R/W R/W R/W R/W R/W R/W R/W R/M R/W R/W R/W R/W R/W R/W Туре Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 **Bit/Field** Name Туре Reset Description PROG_ENABLE 0xFFFFFFFF Flash Programming Enable 31:0 R/W Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations". Value Description 0xFFFFFFF Enables 256 KB of flash.

Flash Memory Protection Program Enable 1 (FMPPE1) Base 0x400F.E000 Offset 0x404

Register 17: Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offset 0x408 Type R/W, reset 0xFFF.FFF 31 25 30 29 28 27 26 24 23 22 21 20 19 18 17 16 PROG ENABLE R/W Туре Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 15 14 13 12 11 10 9 8 7 6 5 3 2 0 1 PROG ENABLE R/W R/W R/W R/W R/W R/W R/W R/W R/W R/M R/W R/W R/W R/W R/W Туре Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 **Bit/Field** Name Туре Reset Description PROG_ENABLE 0xFFFFFFFF Flash Programming Enable 31:0 R/W Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations". Value Description 0xFFFFFFF Enables 256 KB of flash.

Flash Memory Protection Program Enable 2 (FMPPE2) Base 0x400F.E000

Register 18: Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offset 0x40C Type R/W, reset 0xFFFF.FFFF 31 25 30 29 28 27 26 24 23 22 21 20 19 18 17 16 PROG ENABLE R/W Туре Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 15 14 13 12 11 10 9 8 7 6 5 3 2 0 1 PROG ENABLE R/W R/W R/W R/W R/W R/W R/W R/W R/W R/M R/W R/W R/W R/W R/W R/W Туре Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 **Bit/Field** Name Туре Reset Description PROG_ENABLE 0xFFFFFFFF Flash Programming Enable 31:0 R/W Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations". Value Description 0xFFFFFFF Enables 256 KB of flash.

Flash Memory Protection Program Enable 3 (FMPPE3) Base 0x400F.E000 Offset 0x400C

9 General-Purpose Input/Outputs (GPIOs)

The GPIO module is composed of eight physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E, Port F, Port G, and Port H). The GPIO module supports 23-60 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:


- Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
- 5-V-tolerant input/outputs
- Bit masking in both read and write operations through address lines
- Pins configured as digital inputs are Schmitt-triggered.
- Programmable control for GPIO pad configuration:
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can be configured with an 18-mA pad drive for high-current applications
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

9.1 Functional Description

Important: All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1, GPIODEN=1 and GPIOPUR=1). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 9-1 on page 161). The LM3S1911 microcontroller contains eight ports and thus eight of these physical GPIO blocks.





9.1.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

9.1.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 168) is used to configure each individual pin as an input or output. When the data direction bit is set to 0, the GPIO is configured as an input and the corresponding data register bit will capture and store the value on the GPIO port. When the data direction bit is set to 1, the GPIO is configured as an output and the corresponding data register bit will be driven out on the GPIO port.


9.1.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 167) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 9-2 on page 162, where u is data unchanged by the write.

Figure 9-2. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 9-3 on page 162.

Figure 9-3. GPIODATA Read Example



9.1.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- **GPIO Interrupt Sense (GPIOIS)** register (see page 169)
- **GPIO Interrupt Both Edges (GPIOIBE)** register (see page 170)
- **GPIO Interrupt Event (GPIOIEV)** register (see page 171)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 172).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 173 and page 174). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

Interrupts are cleared by writing a 1 to the appropriate bit of the **GPIO Interrupt Clear (GPIOICR)** register (see page 175).

When programming the following interrupt control registers, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

9.1.3 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 176), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

9.1.4 Commit Control

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 176) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 186) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 187) have been set to 1.

9.1.5 Pad Control

The pad control registers allow for GPIO pad configuration by software based on the application requirements. The pad control registers include the GPIODR2R, GPIODR4R, GPIODR8R, GPIOODR, GPIOPUR, GPIOPDR, GPIOSLR, and GPIODEN registers. These registers control drive strength, open-drain configuration, pull-up and pull-down resistors, slew-rate control and digital input enable.

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the V_{OL} value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package.

9.1.6 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

9.2 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) are configured out of reset to be undriven (tristate): **GPIOAFSEL=**0, **GPIODEN=**0, **GPIOPDR=**0, and **GPIOPUR=**0. Table 9-1 on page 164 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 9-2 on page 164 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

July 26, 2008

Configuration	GPIO Reg	gister Bit V	/alue ^a							
	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR
Digital Input (GPIO)	0	0	0	1	?	?	Х	Х	Х	X
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?
Open Drain Input (GPIO)	0	0	1	1	X	X	X	X	X	X
Open Drain Output (GPIO)	0	1	1	1	X	X	?	?	?	?
Open Drain Input/Output (I ² C)	1	X	1	1	X	X	?	?	?	?
Digital Input (Timer CCP)	1	X	0	1	?	?	X	X	X	X
Digital Output (Timer PWM)	1	X	0	1	?	?	?	?	?	?
Digital Input/Output (SSI)	1	X	0	1	?	?	?	?	?	?
Digital Input/Output (UART)	1	X	0	1	?	?	?	?	?	?
Analog Input (Comparator)	0	0	0	0	0	0	X	X	X	X
Digital Output (Comparator)	1	X	0	1	?	?	?	?	?	?

Table 9-1. GPIO Pad Configuration Examples

a. X=Ignored (don't care bit)

?=Can be either 0 or 1, depending on the configuration

Table 9-2. GPIO Interrupt Configuration Example

Register	Desired	Pin 2 Bit Va	lue ^a						
	Interrupt Event Trigger	7	6	5	4	3	2	1	0
GPIOIS	0=edge 1=level	X	X	X	X	X	0	х	Х
GPIOIBE	0=single edge 1=both edges	X	X	X	X	Х	0	Х	X
GPIOIEV	0=Low level, or negative edge 1=High level, or positive edge		x	x	x	X	1	X	X
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0

a. X=Ignored (don't care bit)

9.3 Register Map

Table 9-3 on page 165 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A: 0x4000.4000
- GPIO Port B: 0x4000.5000
- GPIO Port C: 0x4000.6000
- GPIO Port D: 0x4000.7000
- GPIO Port E: 0x4002.4000
- GPIO Port F: 0x4002.5000
- GPIO Port G: 0x4002.6000
- GPIO Port H: 0x4002.7000
- Important: The GPIO registers in this chapter are duplicated in each GPIO block, however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to those unconnected bits has no effect and reading those unconnected bits returns no meaningful data.
- Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

The default register type for the **GPIOCR** register is RO for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these five pins default to non-committable. Because of this, the default reset value of **GPIOCR** for GPIO Port B is 0x0000.007F while the default reset value of GPIOCR for Port C is 0x0000.00F0.

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	R/W	0x0000.0000	GPIO Data	167
0x400	GPIODIR	R/W	0x0000.0000	GPIO Direction	168
0x404	GPIOIS	R/W	0x0000.0000	GPIO Interrupt Sense	169
0x408	GPIOIBE	R/W	0x0000.0000	GPIO Interrupt Both Edges	170
0x40C	GPIOIEV	R/W	0x0000.0000	GPIO Interrupt Event	171

Table 9-3. GPIO Register Map

Offset	Name	Туре	Reset	Description	See page
0x410	GPIOIM	R/W	0x0000.0000	GPIO Interrupt Mask	172
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	173
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	174
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	175
0x420	GPIOAFSEL	R/W	-	GPIO Alternate Function Select	176
0x500	GPIODR2R	R/W	0x0000.00FF	GPIO 2-mA Drive Select	178
0x504	GPIODR4R	R/W	0x0000.0000	GPIO 4-mA Drive Select	179
0x508	GPIODR8R	R/W	0x0000.0000	GPIO 8-mA Drive Select	180
0x50C	GPIOODR	R/W	0x0000.0000	GPIO Open Drain Select	181
0x510	GPIOPUR	R/W	-	GPIO Pull-Up Select	182
0x514	GPIOPDR	R/W	0x0000.0000	GPIO Pull-Down Select	183
0x518	GPIOSLR	R/W	0x0000.0000	GPIO Slew Rate Control Select	184
0x51C	GPIODEN	R/W	-	GPIO Digital Enable	185
0x520	GPIOLOCK	R/W	0x0000.0001	GPIO Lock	186
0x524	GPIOCR	-	-	GPIO Commit	187
0xFD0	GPIOPeriphID4	RO	0x0000.0000	GPIO Peripheral Identification 4	189
0xFD4	GPIOPeriphID5	RO	0x0000.0000	GPIO Peripheral Identification 5	190
0xFD8	GPIOPeriphID6	RO	0x0000.0000	GPIO Peripheral Identification 6	191
0xFDC	GPIOPeriphID7	RO	0x0000.0000	GPIO Peripheral Identification 7	192
0xFE0	GPIOPeriphID0	RO	0x0000.0061	GPIO Peripheral Identification 0	193
0xFE4	GPIOPeriphID1	RO	0x0000.0000	GPIO Peripheral Identification 1	194
0xFE8	GPIOPeriphID2	RO	0x0000.0018	GPIO Peripheral Identification 2	195
0xFEC	GPIOPeriphID3	RO	0x0000.0001	GPIO Peripheral Identification 3	196
0xFF0	GPIOPCellID0	RO	0x0000.000D	GPIO PrimeCell Identification 0	197
0xFF4	GPIOPCellID1	RO	0x0000.00F0	GPIO PrimeCell Identification 1	198
0xFF8	GPIOPCellID2	RO	0x0000.0005	GPIO PrimeCell Identification 2	199
0xFFC	GPIOPCellID3	RO	0x0000.00B1	GPIO PrimeCell Identification 3	200

9.4 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 168).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

GPIO Data (GPIODATA)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x000

Type R/W, reset 0x0000.0000


_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved			1		ſ	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1 1		rved		1 1			-		DA		r	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nam	ie	Ty	ре	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	7:0		DAT	A	R/	W	0x00		O Data	·			0.1			

This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and the data written to the registers are masked by the eight address lines *ipaddr*[9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by *ipaddr*[9:2] and are configured as outputs. See "Data Register Operation" on page 161 for examples of reads and writes.

Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Bits set to 1 in the **GPIODIR** register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

GPIO Direction (GPIODIR)



_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	ſ	1	1			rese	rved					ſ	I	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	1	rese	rved							D	IR	I	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DIR	R/W	0x00	GPIO Data Direction

The DIR values are defined as follows:

- 0 Pins are inputs.
- 1 Pins are outputs.

Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Bits set to 1 in **GPIOIS** configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

GPIO Interrupt Sense (GPIOIS) GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000

IS

R/W

0x00

GPIO GPIO GPIO GPIO GPIO Offse	Port C b Port D b Port E b Port F b Port G b Port H b t 0x404	ase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 et 0x0000	000.6000 000.7000 002.4000 002.5000 002.6000 002.7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ì	1				i i	rese	rved			ì	î 1	ì		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1 1					I ļ	I S I			1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	lit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00		ware sho patibility		,				•	

compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

GPIO Interrupt Sense

The IS values are defined as follows:

Value Description

0 Edge on corresponding pin is detected (edge-sensitive).

1 Level on corresponding pin is detected (level-sensitive).

7:0

Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register is the interrupt both-edges register. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 169) is set to detect edges, bits set to High in **GPIOIBE** configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 171). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

GPIO Interrupt Both Edges (GPIOIBE)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x408 Type R/W, reset 0x0000.0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1			1 1	rese	erved		1	1	1	1	1	1
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	rese	rved		1 1				1	I	I BE	1	1	T
RO	RO	RO	RO	RO	RO	RO	RO	R/W							
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Field		Nan	ıe	Ту	ре	Reset	Des	cription							
31:8		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	ucts, the	value of	f a reser	•	
	RO 0 15 RO 0 Bit/Field	RO RO 0 0 15 14 RO RO 0 0 Bit/Field	RO RO RO RO O O I <thi< th=""> I <thi< th=""> I</thi<></thi<>	RO RO<	RO RO<	RO RO<	RO RO<	RO RO<	RO RO<	RO RO<	RO RO<	RO RO<	RO RO<	RO RO<	RO RO<

The IBE values are defined as follows:

- 0 Interrupt generation is controlled by the **GPIO Interrupt Event** (**GPIOIEV**) register (see page 171).
- 1 Both edges on the corresponding pin trigger an interrupt.
 - Note: Single edge is determined by the corresponding bit in **GPIOIEV**.

Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Bits set to High in **GPIOIEV** configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 169). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in **GPIOIS**. All bits are cleared by a reset.

GPIO Interrupt Event (GPIOIEV)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x40C Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			1		1	1	т т	rese	rved	I		1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
reser		14	13	12	11	10		8	7	-	5	-	3	2	4	0
	15	14	13	12		10	9	0	,	6	5	4	· ·		r ' -	0
				rese	rved					-		IE	V	-	-	
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	R/W 0	R/W 0	R/W 0	R/W	R/W	R/W 0	R/W 0	R/W 0
Reset	0	0	U	0	U	0	0	0	0	U	0	0	0	0	U	0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with fut	ure produ	he value ucts, the dify-write	value of	a reserv	•	
	7:0		IEV	/	R/	W	0x00	GPI	O Interru	ipt Even	t					
								The	IEV val	ues are	defined a	as follow	s:			

- 0 Falling edge or Low levels on corresponding pins trigger interrupts.
- 1 Rising edge or High levels on corresponding pins trigger interrupts.

Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Bits set to High in **GPIOIM** allow the corresponding pins to trigger their individual interrupts and the combined **GPIOINTR** line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

GPIO Interrupt Mask (GPIOIM) GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000

GPIO GPIO GPIO GPIO GPIO Offse	Port D b Port E b Port F b Port G b Port H b t 0x410	ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4	000.6000 000.7000 002.4000 002.5000 002.6000 002.7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I			r	î î	rese	rved	Ì		Ì		Ì	Î	Ì
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I	rese	rved	ľ	1 1			I		I IN	1E	I	Î	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	Soft	ware sh	ould not	rely on t	he value	of a res	erved bit	. To prov	/ide

				com pres
7:0	IME	R/W	0x00	GPI

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

GPIO Interrupt Mask Enable

The IME values are defined as follows:

- 0 Corresponding pin interrupt is masked.
- 1 Corresponding pin interrupt is not masked.

Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. Bits read High in **GPIORIS** reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the **GPIO Interrupt Mask** (**GPIOIM**) register (see page 172). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

GPIO Raw Interrupt Status (GPIORIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4002.4000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.7000 Offset 0x414 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1			1 1	rese	erved		1	1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		1 1			[1	I R	I IS I	1	T	T
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	71 -		Nan	ne	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	the value lucts, the dify-write	value of	a reserv	•	
	7:0		RIS	6	R	0	0x00	GPI	O Interru	ipt Raw	Status					

Reflects the status of interrupt trigger condition detection on pins (raw, prior to masking).

The RIS values are defined as follows:

- 0 Corresponding pin interrupt requirements not met.
- 1 Corresponding pin interrupt has met requirements.

Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.

GPIOMIS is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS)

GPIO GPIO GPIO GPIO GPIO GPIO Offse	Port A ba Port B ba Port C ba Port D ba Port D ba Port E ba Port F ba Port G ba Port H ba t 0x418 RO, reset	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	000.5000 000.6000 000.7000 002.4000 002.5000 002.6000 002.7000	,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[r		1 1		I	r	1 î	rese	rved		r	r i	r	r	1	1
Type RO R													RO	RO	RO	
														0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved MIS																
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	it/Field 31:8		Nam		Ty R	•	Reset 0x00		cription	ould not	rely on t	he value	of a res	erved bit		vide
	51.0		reserv	leu	IX.	0	0,000	com	patibility	with futu	ure prod	ucts, the dify-write	value of	a reserv	•	
	7:0		MIS	6	R	0	0x00	GPI	O Maske	ed Interru	upt Statu	S				
								Mas	ked valu	e of inte	rrupt du	e to corre	espondir	ıg pin.		
								The	MIS val	ues are o	defined a	as follows	s:			
								Valu	ue Desc	ription						
								0		•		line inter	rrunt not	active		

- 0 Corresponding GPIO line interrupt not active.
- 1 Corresponding GPIO line asserting interrupt.

18

RO

0

2

W1C

0

17

RO

0

1

W1C

0

16

RO

0

0

W1C

0

Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The GPIOICR register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.

GPIO Interrupt Clear (GPIOICR) GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x41C Type W1C, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 reserved RO Type Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 4 3 5 reserved IC Туре RO RO RO RO RO RO RO RO W1C W1C W1C W1C W1C Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Туре Reset 31:8 RO 0x00 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

0x00

IC

W1C

GPIO Interrupt Clear

The IC values are defined as follows:

Value Description

- 0 Corresponding interrupt is unaffected.
- Corresponding interrupt is cleared. 1

7:0

Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 176) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 186) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 187) have been set to 1.

Important: All GPIO pins are tri-stated by default (**GPIOAFSEL=**0, **GPIODEN=**0, **GPIOPDR=**0, and **GPIOPUR=**0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (**GPIOAFSEL=**1, **GPIODEN=1** and **GPIOPUR=**1). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris[®] microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

GPIO Alternate Function Select (GPIOAFSEL)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x420 Type R/W, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			ı ı		, ,	rese	rved	Î		, , , , ,				
_ L					L											
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1		r i	1		1 1		1 1			1		1 1				
				rese	erved							AFS	SEL			
L L					I											
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-
В	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
									•							
						~	0 00	~ ~					,		-	
	31:8		reserv	/ed	R	0	0x00				•	he value			•	

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
7:0	AFSEL	R/W	-	GPIO Alternate Function Select
				The AFSEL values are defined as follows:
				Value Description
				0 Software control of corresponding GPIO line (GPIO mode).
				 Hardware control of corresponding GPIO line (alternate hardware function).
				Note: The default reset value for the GPIOAFSEL , GPIOPUR , and GPIODEN registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value

for Port C is 0x0000.000F.

Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A base: 0x4000.4000

GPIC GPIC GPIC GPIC GPIC GPIC Offse		ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4	000.5000 000.6000 000.7000 002.4000 002.5000 002.6000 002.7000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		1				, ,	rese	rved	1 1		1	1		1	'
Туре	RO	RO	RO	RO	RO	RO	RO 0	RO 0	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 14 13 12 11 10 9 8 7 6 5												I DF	1 RV2		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset E	⁰ Bit/Field	0	0 Nam	o ne	o Ty	0 pe	0 Reset	0 Des	1 cription	1	1	1	1	1	1	1
	31:8		reserv	ved	R	0	0x00	com	patibility	ould not i with futu cross a re	ure prod	ucts, the	value of	a reserv		
	7:0		DRV	/2	R/	W	0xFF	Out	out Pad	2-mA Dri	ve Enat	ole				
										to either ng 2-mA						esecond

clock cycle after the write.

Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A base: 0x4000.4000

GPIC GPIC GPIC GPIC GPIC GPIC Offse	Port C b Port D b Port E b Port E b Port F b Port G b Port H b t 0x504	vase: 0x40 vase: 0x40 vase: 0x40 vase: 0x40 vase: 0x40 vase: 0x40 vase: 0x40 vase: 0x40 vase: 0x40	000.6000 000.7000 002.4000 002.5000 002.6000 002.7000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	réserved														'		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved							DRV4									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
Bit/Field		eld Name		Ту	ре	Reset	Des	cription									
31:8			reserved		R	0	0x00	com	patibility	hould not rely on the value of a reserved bit. To provide ty with future products, the value of a reserved bit should be across a read-modify-write operation.							
	7:0		DRV4		R/W		0x00	Output Pad 4-mA Drive Enable									
									A write of 1 to either GPIODR2[n] or GPIODR8[n] clears the corresponding 4-mA enable bit. The change is effective on the second								

clock cycle after the write.

Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

GPIO 8-mA Drive Select (GPIODR8R)

GPIO Port A base: 0x4000.4000

GPIO GPIO GPIO GPIO GPIO GPIO Offse	Port B b Port C b Port D b Port E b Port F b Port G b Port H b t 0x508	vase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40	00.5000 00.6000 00.7000 02.4000 02.5000 02.6000 002.7000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	r i	i i			r r	rese	rved		i i		1	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved								DRV8								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Field			Name		Туре		Reset	Des	Description								
31:8			reserved			0	0x00	com	oftware should not rely on the value of a reserved bit. To provide ompatibility with future products, the value of a reserved bit should be eserved across a read-modify-write operation.								
	7:0		DRV8		R/W		0x00	Output Pad 8-mA Drive Enable									
								A write of 1 to either GPIODR2[n] or GPIODR4[n] clears the corresponding 8-mA enable bit. The change is effective on the second									

A write of 1 to either GPIODR2[n] or GPIODR4[n] clears the corresponding 8-mA enable bit. The change is effective on the second clock cycle after the write.

Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Input Enable (GPIODEN)** register (see page 185). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open drain input if the corresponding bit in the **GPIODIR** register is set to 0; and as an open drain output when set to 1.

When using the l²C module, in addition to configuring the pin to open drain, the **GPIO Alternate Function Select (GPIOAFSEL)** register bit for the l²C clock and data pins should be set to 1 (see examples in "Initialization and Configuration" on page 163).

GPIO Open Drain Select (GPIOODR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x50C Type R/W, reset 0x0000.0000 31 28 25 19 18 30 29 27 26 24 23 22 21 20 17 16 reserved RO Туре RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 3 2 0 4 1 ODE reserved RO RO RO RO RO RO RO RO R/W R/W R/W R/W R/W R/W R/W R/W Туре 0 0 0 0 0 0 0 0 0 0 Reset 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 0x00 31:8 reserved RO Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 ODE R/W 0x00 Output Pad Open Drain Enable The ODE values are defined as follows:

Value Description

- 0 Open drain configuration is disabled.
- 1 Open drain configuration is enabled.

Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 183).

GPIO Pull-Up Select (GPIOPUR)

GPIC GPIC GPIC GPIC GPIC GPIC GPIC Offse	Port D b Port E b Port F b Port G b	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	000.5000 000.6000 000.7000 002.4000	,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1		ı 1				г т	rese	rved			r	1	ı	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1		1 1	rese	rved	·	г т					P	I UE	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-
B	it/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com		with futu	ure produ	ucts, the	value of	a reserv	t. To prov ved bit sh	
	7:0		PUE	E	R/	W	-	Pad	Weak P	ull-Up E	nable					
									bles. The					•	GPIOPU cycle afte	
								Net	т.	م ماملام، با						

Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 182).

GPIO Pull-Down Select (GPIOPDR)

GPIO Port A base: 0x4000.4000

GPIO GPIO GPIO GPIO GPIO GPIO Offse	Port D b Port E b Port F b Port G b	ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4	000.6000 000.7000 002.4000 002.5000 002.6000 002.7000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	erved			1				'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		1 1					P	DE			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset B	⁰ iit/Field	0	0 Nam	0 ne	о Тур	o De	0 Reset	0 Des	0 cription	0	0	0	0	0	0	0
	31:8		reserv	ved	R	C	0x00	com	patibility	with futu	ure prod	the value ucts, the dify-write	value of	a reserv		
	7:0		PDI	Ξ	R/	N	0x00	Pad	Weak P	ull-Dowr	n Enable	è				
												clears the ctive on th		•		

write.

Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 180).

GPIO Slew Rate Control Select (GPIOSLR)

SRL

R/W

0x00

GPIO Port A base: 0x4000.4000

7:0

GPIC GPIC GPIC GPIC GPIC GPIC Offse	Port C b Port D b Port E b Port F b Port G b Port H b t 0x518	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 pase: 0x40 pase: 0x40 et 0x0000	000.6000 000.7000 002.4000 002.5000 002.6000 002.7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[r	I	r	r – – – – – – – – – – – – – – – – – – –		1 1	rese	rved		ſ	ı	1	1	1	i i
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1 1					S	T RL	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00					he value ucts, the			•	

preserved across a read-modify-write operation.

Slew Rate Limit Enable (8-mA drive only)

The SRL values are defined as follows:

Value Description

- 0 Slew rate control disabled.
- 1 Slew rate control enabled.


Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

Note: Pins configured as digital inputs are Schmitt-triggered.

The **GPIODEN** register is the digital enable register. By default, with the exception of the GPIO signals used for JTAG/SWD function, all other GPIO signals are configured out of reset to be undriven (tristate). Their digital function is disabled; they do not drive a logic value on the pin and they do not allow the pin voltage into the GPIO receiver. To use the pin in a digital function (either GPIO or alternate function), the corresponding GPIODEN bit must be set.

GPIO Digital Enable (GPIODEN)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x51C Type R/W, reset -



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DEN	R/W	-	Digital Enable

The DEN values are defined as follows:

Value Description

- 0 Digital functions disabled.
- 1 Digital functions enabled.
 - Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Register 19: GPIO Lock (GPIOLOCK), offset 0x520

The **GPIOLOCK** register enables write access to the **GPIOCR** register (see page 187). Writing 0x1ACC.E551 to the **GPIOLOCK** register will unlock the **GPIOCR** register. Writing any other value to the **GPIOLOCK** register re-enables the locked state. Reading the **GPIOLOCK** register returns the lock status rather than the 32-bit value that was previously written. Therefore, when write accesses are disabled, or locked, reading the **GPIOLOCK** register returns 0x00000001. When write accesses are enabled, or unlocked, reading the **GPIOLOCK** register returns 0x00000000.

GPIC GPIC GPIC GPIC GPIC GPIC GPIC Offse	O Lock) Port A ba) Port B ba) Port C ba) Port C ba) Port E ba) Port F ba) Port F ba) Port H ba) Port H ba t 0x520 R/W, rese	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	000.4000 000.5000 000.6000 000.7000 002.4000 002.5000 002.6000 002.7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1		,		1 1	LO	III ICK		ı		1 1		1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	ſ	ı ı		1 1	LO	I I ICK		I		1	Γ	I	
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	⁰ Bit/Field	0	⁰ Nam	0 Ne	o Tyj	o pe	0 Reset	0 Des	0 cription	0	0	0	0	0	0	1
	31:0		LOC	к	R/	W 0	x0000.000	1 GPI	O Lock							
									rite of the ster for w			551 unic	ocks the (GPIO Co	mmit (G	PIOCR)

A write of any other value or a write to the **GPIOCR** register reapplies the lock, preventing any register updates. A read of this register returns the following values:

Value Description

0x0000.0001 locked

0x0000.0000 unlocked

Register 20: GPIO Commit (GPIOCR), offset 0x524

The **GPIOCR** register is the commit register. The value of the **GPIOCR** register determines which bits of the **GPIOAFSEL** register are committed when a write to the **GPIOAFSEL** register is performed. If a bit in the **GPIOCR** register is a zero, the data being written to the corresponding bit in the **GPIOAFSEL** register will not be committed and will retain its previous value. If a bit in the **GPIOCR** register is a one, the data being written to the corresponding bit of the **GPIOAFSEL** register will be committed to the register and will reflect the new value.


The contents of the **GPIOCR** register can only be modified if the **GPIOLOCK** register is unlocked. Writes to the **GPIOCR** register are ignored if the **GPIOLOCK** register is locked.

Important: This register is designed to prevent accidental programming of the registers that control connectivity to the JTAG/SWD debug hardware. By initializing the bits of the **GPIOCR** register to 0 for PB7 and PC[3:0], the JTAG/SWD debug port can only be converted to GPIOs through a deliberate set of writes to the **GPIOLOCK**, **GPIOCR**, and the corresponding registers.

Because this protection is currently only implemented on the JTAG/SWD pins on PB7 and PC[3:0], all of the other bits in the **GPIOCR** registers cannot be written with 0x0. These bits are hardwired to 0x1, ensuring that it is always possible to commit new values to the **GPIOAFSEL** register bits of these other pins.

GPIO Commit (GPIOCR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x524 Type -, reset -




Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
7:0	CR	-	-	GPIO Commit
				On a bit-wise basis, any bit set allows the corresponding GPIOAFSEL bit to be set to its alternate function.
				Note: The default register type for the GPIOCR register is RO for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the GPIOCR register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.
				The default reset value for the GPIOCR register is 0x0000.00FF for all GPIO pins, with the exception of the five JTAG/SWD pins ($PB7$ and $PC[3:0]$). To ensure that the JTAG port is not accidentally programmed as a GPIO, these five pins default to non-committable. Because of this, the default reset value of GPIOCR for GPIO Port B is 0x0000.007F while the default reset value of GPIOCR for Port C is 0x0000.00FO.

Register 21: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.


GPIO Peripheral Identification 4 (GPIOPeriphID4)



Register 22: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.


GPIO Peripheral Identification 5 (GPIOPeriphID5)



Register 23: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)



Register 24: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.


GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO GPIO GPIO GPIO GPIO GPIO GPIO Offse	Port A b Port B b Port C b Port D b Port E b Port E b Port F b	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	000.5000 000.6000 000.7000 002.4000 002.5000 002.6000 002.7000	, , , , , , , , , , , , , , , , , , ,		•	,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[I			Ì	i i	rese	rved		ſ		r I	Ì	r	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved	•						PI	D7	1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ	ucts, the	of a resolution of a resolutio	a reserv	•	vide nould be
	7:0		PID	7	R	0	0x00	GPI	O Periph	ieral ID F	Register[31:24]				

Register 25: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)



Register 26: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.


GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO GPIO GPIO GPIO GPIO GPIO GPIO Offse	 Port A b Port B b Port C b Port D b Port E b Port F b Port G b Port H b Port H b toxFE4 RO, rese 	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	000.5000 000.6000 000.7000 002.4000 002.5000 002.6000 002.7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I	Î	1	Ì	Î Î	rese	rved	l.	Î				Í	î
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved	1				1	1	PI	D1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0		0	0	0	0	0	0	0							
Reset				0	0			0								
Reset	0		0	ne	o Ty	0	0	0 Des Soft com	o cription ware sho patibility	o ould not with fut	0 rely on ti	0 he value ucts, the	0 of a reso value of	0 erved bit a reserv		0 vide
Reset	⁰ Bit/Field		0 Nam	o ne ved	o Ty R	o	0 Reset	0 Des Soft com pres	o cription ware sho patibility served a	0 Duld not with futu cross a r	0 rely on ti ure produ	0 he value ucts, the dify-write	0 of a reso value of	0 erved bit a reserv	0 t. To prov	0 vide
Reset	o Bit/Field 31:8		0 Nam resen	o ne ved	o Ty R	o pe O	0 Reset 0x00	0 Des Soft com pres GPI	0 cription ware sho patibility served ao O Periph	0 Duld not With futu Cross a r Deral ID F	0 rely on ti ure produ ead-moo Register[0 he value ucts, the dify-write [15:8]	of a reso value of operatio	0 erved bit a reserv on.	0 t. To prov	0 vide nould be

Register 27: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.


GPIO Peripheral Identification 2 (GPIOPeriphID2)



Register 28: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)



Register 29: GPIO PrimeCell Identification 0 (GPIOPCelIID0), offset 0xFF0

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 0 (GPIOPCelIID0)

GPIO GPIO GPIO GPIO GPIO GPIO GPIO Offse	Port A ba Port B ba Port C b Port D b Port E ba Port F ba Port G b Port H b t 0xFF0 RO, rese	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	000.5000 000.6000 000.7000 002.4000 002.5000 002.6000 002.7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ï		I	r	1	r	1 1	rese	rved	I	r	1			1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
l l			1	1	1	1	1 1			I	I	CI			1	
				rese	erved							01	D0 I			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	RO 0	RO 0	RO 0		L	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			RO 1	RO 0	RO 1
				RO	RO							RO	RO			
Reset				RO 0	RO 0			0				RO	RO			
Reset	0		0	RO 0	RO 0	o pe	0	0 Des Soft com	o cription ware sho patibility	o ould not with fut	0 rely on ti ure produ	RO	RO 1 of a reso value of	1 erved bit a reserv	0 t. To prov	1 vide
Reset	₀ 8it/Field		⁰ Nam	RO 0 ne ved	RO 0 Ty	o pe O	0 Reset	0 Des Soft com pres	o cription ware sho patibility served ac	0 Duld not with fut cross a r	0 rely on ti ure produ	RO 0 he value ucts, the dify-write	RO 1 of a reso value of	1 erved bit a reserv	0 t. To prov	1 vide
Reset	o Sit/Field 31:8		0 Nam resen	RO 0 ne ved	RO 0 Ty R	o pe O	0 Reset 0x00	0 Des Soft com pres GPI	o cription ware sho patibility served ac O Prime	0 Duld not With fut Cross a r Cell ID F	0 rely on ti ure produ ead-moo Register[RO 0 he value ucts, the dify-write	RO 1 of a reso value of operatic	1 erved bil a reserv on.	0 t. To prov ved bit sh	1 vide nould be

Register 30: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 1 (GPIOPCellID1)

GPIC GPIC GPIC GPIC GPIC GPIC GPIC Offse) Port A b) Port B b) Port C b) Port D b) Port E b) Port F b) Port G b	ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4	000.4000 000.5000 000.6000 000.7000 002.4000 002.5000 002.6000 002.7000	(, ,									
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			1	т т	rese	rved	1					1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved	i	1 1			1	1	CI	D1	ĺ	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
B	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with fut	rely on th ure produ read-mod	ucts, the	value of	a reserv		
	7:0		CID	1	R	0	0xF0	GPI	O Prime	Cell ID F	Register['	15:8]				
								Prov	ides sol	ftware a	standard	cross-p	eriphera	l identifio	cation sy	stem.

Register 31: GPIO PrimeCell Identification 2 (GPIOPCelIID2), offset 0xFF8

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.


GPIO PrimeCell Identification 2 (GPIOPCelIID2)

GPIC GPIC GPIC GPIC GPIC GPIC GPIC Offse	 Port A b Port B b Port C b Port D b Port E b Port F b Port G b Port H b Port H b t 0xFF8 RO, rese 	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	000.5000 000.6000 000.7000 002.4000 002.5000 002.6000 002.7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Ĩ		Î	î	1	î	1 1	rese	rved		i i		1	ì	Î	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ			1	r	۱. <u> </u>	r –	т т				1		l D2		I	
				rese	erved								1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	RO 0	RO 0	RO 0			RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		I	RO 1	RO 0	RO 1
				RO	RO							RO	RO			
Reset				RO 0	RO	0		0				RO	RO			
Reset	0		0	RO 0	RO 0	o pe	0	0 Des Soft com	0 cription ware sho patibility	o ould not with fut	0 rely on tl ure produ	RO 0 ne value ucts, the	RO 0	1 erved bit a reserv		1 vide
Reset	⁰ Bit/Field		⁰ Nan	RO 0 ne ved	RO 0 Ty	o pe O	0 Reset	0 Des Soft com pres	0 cription ware sho patibility served a	o Duld not with futu cross a r	0 rely on tl ure produ	RO 0 ne value ucts, the lify-write	RO 0 of a reso value of	1 erved bit a reserv	0 t. To prov	1 vide
Reset	o Bit/Field 31:8		0 Nam resen	RO 0 ne ved	RO 0 Ty R	o pe O	0 Reset 0x00	0 Des Soft com pres GPI	0 cription ware sho patibility erved ao O Prime	0 Duld not With futu Cross a r Cell ID F	0 rely on ti ure produ ead-moo Register[2	RO 0 he value Jots, the lify-write 23:16]	RO 0 of a reso value of operatio	1 erved bit a reserv on.	0 t. To prov	1 vide nould be

Register 32: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 3 (GPIOPCellID3)



10 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris[®] General-Purpose Timer Module (GPTM) contains four GPTM blocks (Timer0, Timer1, Timer 2, and Timer 3). Each GPTM block provides two 16-bit timers/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

The General-Purpose Timer Module is one timing resource available on the Stellaris[®] microcontrollers. Other timer resources include the System Timer (SysTick) (see "System Timer (SysTick)" on page 38).

The following modes are supported:

- 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock using 32.768-KHz input clock
 - Software-controlled event stalling (excluding RTC mode)
- 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
 - Programmable one-shot timer
 - Programmable periodic timer
 - Software-controlled event stalling
- 16-bit Input Capture modes
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal

10.1 Block Diagram

Note: In Figure 10-1 on page 202, the specific CCP pins available depend on the Stellaris[®] device. See Table 10-1 on page 202 for the available CCPs.




Figure 10-1. GPTM Module Block Diagram

Table 10-1. Available CCP Pins

Timer	16-Bit Up/Down Counter	Even CCP Pin	Odd CCP Pin
Timer 0	TimerA	CCP0	-
	TimerB	-	CCP1
Timer 1	TimerA	CCP2	-
	TimerB	-	CCP3
Timer 2	TimerA	CCP4	-
	TimerB	-	CCP5
Timer 3	TimerA	CCP6	-
	TimerB	-	CCP7

10.2 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 213), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 214), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 216). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

10.2.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the **GPTM TimerA Interval Load** (**GPTMTAILR**) register (see page 227) and the **GPTM TimerB Interval Load** (**GPTMTBILR**) register (see page 228). The prescale counters are initialized to 0x00: the **GPTM TimerA Prescale** (**GPTMTAPR**) register (see page 231) and the **GPTM TimerB Prescale** (**GPTMTBPR**) register (see page 232).

10.2.2 32-Bit Timer Operating Modes

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- GPTM TimerA Interval Load (GPTMTAILR) register [15:0], see page 227
- **GPTM TimerB Interval Load (GPTMTBILR)** register [15:0], see page 228
- **GPTM TimerA (GPTMTAR)** register [15:0], see page 235
- GPTM TimerB (GPTMTBR) register [15:0], see page 236

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

GPTMTBILR[15:0]:GPTMTAILR[15:0]

Likewise, a read access to GPTMTAR returns the value:

GPTMTBR[15:0]:GPTMTAR[15:0]

10.2.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 214), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 218), the timer begins counting down from its preloaded value. Once the 0x0000.0000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and triggers when it reaches the 0x000.0000 state. The GPTM sets the TATORIS bit in the GPTM Raw Interrupt Status (GPTMRIS) register (see page 223), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 225). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTIMR) register (see page 221), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 224). The trigger is enabled by setting the TAOTE bit in GPTMCTL, and can trigger SoC-level events.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is asserted, the timer freezes counting until the signal is deasserted.

10.2.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 229) by the controller.

The input clock on the CCP0, CCP2, or CCP4 pins is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, it rolls over to a value of 0x0000.0000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

10.2.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 213). This section describes each of the GPTM 16-bit modes of operation. TimerA and TimerB have identical modes, so a single description is given using an *n* to reference both.

10.2.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale (GPTMTnPR)** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTNILR** and **GPTMTNPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTIMR**, the GPTM also sets the TnTOMIS bit in **GPTMISR** and generates a controller interrupt. The trigger is enabled by setting the TnOTE bit in the **GPTMCTL** register, and can trigger SoC-level events.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TnSTALL bit in the **GPTMCTL** register is enabled, the timer freezes counting until the signal is deasserted.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 50-MHz clock with Tc=20 ns (clock period).

Prescale	#Clock (T c) ^a	Max Time	Units
0000000	1	1.3107	mS
00000001	2	2.6214	mS
00000010	3	3.9321	mS
11111100	254	332.9229	mS
11111110	255	334.2336	mS
11111111	256	335.5443	mS

Table 10-2. 16-Bit Timer With Prescaler Configurations

a. Tc is the clock period.

10.2.3.2 16-Bit Input Edge Count Mode

- **Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling-edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.
- Note: The prescaler is not available in 16-Bit Input Edge Count mode.

In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the **GPTMTnMR** register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization, the **GPTM Timern Match** (**GPTMTnMATCHR**) register is configured so that the difference between the value in the **GPTMTnILR** register and the **GPTMTnMATCHR** register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked). The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 10-2 on page 206 shows how input edge count mode works. In this case, the timer start value is set to **GPTMnILR** =0x000A and the match value is set to **GPTMnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMnMR** register.




Figure 10-2. 16-Bit Input Edge Count Mode Example

10.2.3.3 16-Bit Input Edge Time Mode

- **Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.
- **Note:** The prescaler is not available in 16-Bit Input Edge Time mode.

In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of either rising or falling edges, but not both. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCnTL** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current **Tn** counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 10-3 on page 207 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).




Figure 10-3. 16-Bit Input Edge Time Mode Example

10.2.3.4 16-Bit PWM Mode

Note: The prescaler is not available in 16-Bit PWM mode.

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTNILR** and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 10-4 on page 208 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.




Figure 10-4. 16-Bit PWM Mode Example

10.3 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMERO, TIMER1, TIMER2, and TIMER3 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

10.3.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
 - a. Write a value of 0x1 for One-Shot mode.
 - b. Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7 on page 209. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

10.3.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on its CCP0, CCP2, or CCP4 pins. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x0000.0000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

10.3.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
 - a. Write a value of 0x1 for One-Shot mode.
 - **b.** Write a value of 0x2 for Periodic mode.
- If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).
- 5. Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the **TNTOIM** bit in the **GPTM** Interrupt Mask Register (GPTMIMR).
- 7. Set the TREN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the TnTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TnTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8 on page 209. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

10.3.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- 4. Configure the type of event(s) that the timer captures by writing the **TREVENT** field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TREN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 210 through step 9 on page 210.

10.3.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the TREVENT field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the TNEN bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the CnERIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnECINT bit of the **GPTM**

Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the **GPTM Timern (GPTMTnR)** register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

10.3.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TREVENT field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.
- 7. Set the TnEN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

10.4 Register Map

Table 10-3 on page 211 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer0: 0x4003.0000
- Timer1: 0x4003.1000
- Timer2: 0x4003.2000
- Timer3: 0x4003.3000

Table 10-3. Timers Register Map

Offset	Name	Type Reset		Description	See page
0x000	GPTMCFG	R/W	0x0000.0000	GPTM Configuration	213
0x004	GPTMTAMR	R/W	0x0000.0000	GPTM TimerA Mode	214
0x008	GPTMTBMR	R/W	0x0000.0000	GPTM TimerB Mode	216
0x00C	GPTMCTL	R/W	0x0000.0000	GPTM Control	218

July 26, 2008

Offset	Name	Туре	Reset	Description	See page
0x018	GPTMIMR	R/W	0x0000.0000	GPTM Interrupt Mask	221
0x01C	GPTMRIS	RO	0x0000.0000	GPTM Raw Interrupt Status	223
0x020	GPTMMIS	RO	0x0000.0000	GPTM Masked Interrupt Status	224
0x024	GPTMICR	W1C	0x0000.0000	GPTM Interrupt Clear	225
0x028	GPTMTAILR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Interval Load	227
0x02C	GPTMTBILR	R/W	0x0000.FFFF	GPTM TimerB Interval Load	228
0x030	GPTMTAMATCHR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Match	229
0x034	GPTMTBMATCHR	R/W	0x0000.FFFF	GPTM TimerB Match	230
0x038	GPTMTAPR	R/W	0x0000.0000	GPTM TimerA Prescale	231
0x03C	GPTMTBPR	R/W	0x0000.0000	GPTM TimerB Prescale	232
0x040	GPTMTAPMR	R/W	0x0000.0000	GPTM TimerA Prescale Match	233
0x044	GPTMTBPMR	R/W	0x0000.0000	GPTM TimerB Prescale Match	234
0x048	GPTMTAR	RO	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA	235
0x04C	GPTMTBR	RO	0x0000.FFFF	GPTM TimerB	236

10.5 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

GPTM Configuration (GPTMCFG)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x000 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	reserved											1	1		1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		I	1	1	1	Ì	reserved			1 1		T) 		GPTMCFG	1 ;	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	
Bit/Field			Na	me	Туре		Reset	Des	criptior	tion							
	31:3		reserved RO			0	0x00	com	patibili	hould not i ty with futu across a re	ure prod	ucts, the	value of	a reserv			
	2:0		GPTMCFG		R/W		0x0	GPTM Configuration									
								The	GPTMC	CFG values	are de	fined as f	follows:				
								Va	lue D	Description	I						
								0	x0 3	2-bit timer	· configu	uration.					
								0	x1 3	2-bit real-	time clo	ck (RTC)	counter	configu	ration.		
								0	x2 F	Reserved							

- 0x3 Reserved
- 0x4-0x7 16-bit timer configuration, function is controlled by bits 1:0 of **GPTMTAMR** and **GPTMTBMR**.

Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

GPTM TimerA Mode (GPTMTAMR)

Timer Timer Timer Timer Offse	0 base: 0 1 base: 0 2 base: 0 3 base: 0 t 0x004 R/W, rese	x4003.0 x4003.1 x4003.2 x4003.3	000 000 000		,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	'						· ·	rese	rved		•	•					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
						res	erved						TAAMS	TACMR	TA	MR	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	
E	lit/Field		Nan	ne	Ту	pe	Reset	Des	cription								
	31:4		reserved		RO		0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.									
	3		TAAN	MS	R	Ŵ	0	GPTM TimerA Alternate Mode Select									
								The	The TAAMS values are defined as follows:								
								Valu	Value Description								
								0	0 Capture mode is enabled.								
								1	1 PWM mode is enabled.								
									Note				de, you m R field to		clear the	TACMR	
	2		TAC	MR	R	W	0	GP1	M Time	A Captu	ire Mode	9					
								The	TACMR	alues a	re define	ed as foll	ows:				
								Vali	ue Desc	ription							
								0	0 Edge-Count mode								

1 Edge-Time mode

Bit/Field	Name	Туре	Reset	Description							
1:0	TAMR	R/W	0x0	GPTM TimerA Mode							
				The TAMR values are defined as follows:							
				Value Description							
				0x0 Reserved							
				0x1 One-Shot Timer mode							
				0x2 Periodic Timer mode							
				0x3 Capture mode							
				The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register (16-or 32-bit).							
				In 16-bit timer configuration, TAMR controls the 16-bit timer modes for TimerA.							
				In 32-bit timer configuration, this register controls the mode and the							

In 32-bit timer configuration, this register controls the mode and the contents of $\ensuremath{\mathsf{GPTMTBMR}}$ are ignored.

Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

GPTM TimerB Mode (GPTMTBMR)

Time Time Time Time Offse	r0 base: 0 r1 base: 0 r2 base: 0 r3 base: 0 t 0x008 R/W, rese	x4003.0 x4003.1 x4003.2 x4003.3	000 000 000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
							•	rese	rved		•						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
						res	erved						TBAMS	TBCMR	ТВ	MR	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription								
31:4			reserved RO		0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.											
	3		TBAN	NS	R/	W	0	GPTM TimerB Alternate Mode Select									
								The	TBAMS	values a	re define	ed as foll	ows:				
								Value Description									
								0	0 Capture mode is enabled.								
								1	1 PWM mode is enabled.								
									Note		enable P and set				clear the	TBCMR	
	2		TBCMR R/W		W	0	GPTM TimerB Capture Mode										
								The TBCMR values are defined as follows:									
								Value Description									
								0	Edge	e-Count i	mode						

1 Edge-Time mode

Bit/Field	Name	Туре	Reset	Description
1:0	TBMR	R/W	0x0	GPTM TimerB Mode
				The TBMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register.
				In 16-bit timer configuration, these bits control the 16-bit timer modes for TimerB.
				In 32-bit timer configuration, this register's contents are ignored and GPTMTAMR is used.

Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall.

GPTM Control (GPTMCTL)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x00C Type R/W, reset 0x0000.0000

г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
									erved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
[reserved	TBPWML	твоте	reserved	TBE		TBSTALL	TBEN	reserved	TAPWML	TAOTE	RTCEN		I VENT	TASTALL	TAEN		
Т уре	RO	R/W	R/W	RO	R/W	R/W	R/W	R/W	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
					-		_ (-										
B	Bit/Field		Nan	ne	Ту	be	Reset	Des	cription									
	31:15		reser	ved	R	С	0x00				•				t. To prov			
											•	ucts, the dify-write			ved bit sh	ould be		
													operation					
	14		TBPV	ML	R/	W	0	GP	TM Time	rB PWM	Output	_evel						
								The	TBPWMI	values	are defir	ed as fol	lows:					
	Value Description 0 Output is unaffected.																	
	0 Output is unaffected.																	
0 Output is unaffected.1 Output is inverted.																		
	13		ТВО	TE	R/	W	0	GP	TM Time	rB Outpu	ıt Trigge	r Enable						
								The	The TEOTE values are defined as follows:									
								Val	ue Desc	rintion								
								C			merB tri	gger is di	sabled					
								1				gger is er						
												55						
	12		reser	ved	R	C	0	Sof	ware sh	ould not	relv on t	he value	of a res	erved bi	t. To prov	ide		
	. –					-	-	com	patibility	with futu	ure prod	ucts, the	value of	f a reser	ved bit sh			
								pres	served a	cross a r	ead-mod	dify-write	operatio	on.				
	11:10		TBEV	ENT	R/	W	0x0	GP	TM Time	rB Event	Mode							
								The	TBEVEN	T values	s are def	ined as fo	ollows:					
								Value Description										
								0x		tive edge	•							
								0x		ative edg								
								0x	0	0	-							
								0x		edges								
								57	2001	3-300								

Bit/Field	Name	Туре	Reset	Description
9	TBSTALL	R/W	0	GPTM TimerB Stall Enable
				The TBSTALL values are defined as follows:
				Value Description
				0 TimerB stalling is disabled.
				1 TimerB stalling is enabled.
8	TBEN	R/W	0	GPTM TimerB Enable
				The TBEN values are defined as follows:
				Value Description
				0 TimerB is disabled.
				1 TimerB is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	TAPWML	R/W	0	GPTM TimerA PWM Output Level
				The TAPWML values are defined as follows:
				Value Description
				0 Output is unaffected.
				1 Output is inverted.
5	TAOTE	R/W	0	GPTM TimerA Output Trigger Enable
				The TAOTE values are defined as follows:
				Value Description
				0 The output TimerA trigger is disabled.
				1 The output TimerA trigger is enabled.
4	RTCEN	R/W	0	GPTM RTC Enable
				The RTCEN values are defined as follows:
				Value Description
				0 RTC counting is disabled.
				1 RTC counting is enabled.

Bit/Field	Name	Туре	Reset	Description
3:2	TAEVENT	R/W	0x0	GPTM TimerA Event Mode
				The TAEVENT values are defined as follows:
				Value Description
				0x0 Positive edge
				0x1 Negative edge
				0x2 Reserved
				0x3 Both edges
1	TASTALL	R/W	0	GPTM TimerA Stall Enable
				The TASTALL values are defined as follows:
				Value Description
				0 TimerA stalling is disabled.
				1 TimerA stalling is enabled.
0	TAEN	R/W	0	GPTM TimerA Enable
				The TAEN values are defined as follows:
				Value Description
				0 TimerA is disabled.
				1 TimerA is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.

Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

GPTM Interrupt Mask (GPTMIMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x018 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	ľ		т т				1	rese	rved				1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	1		reserved			CBEIM	CBMIM	твтоім		rese	rved		RTCIM	CAEIM	CAMIM	TATOIM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	e	Ту	ре	Reset	Des	cription							
:	31:11		reserv	ed	R	0	0x00	com	patibility	with futu	ure produ	ucts, the	e of a res value of	a reserv	•	
								pres	erved a	cross a r	ead-mod	lify-write	e operatio	on.		
	10		CBEI	M	R/	W	0		•	ureB Eve		•				
								The	CBEIM	alues ar	re define	d as foll	ows:			
		Value Description 0 Interrupt is disabled.														
		0 Interrupt is disabled.														
								1	Interi	rupt is er	habled.					
	9		CBMI	М	R/	W	0	GPT	M Capt	ureB Mat	tch Interi	rupt Mas	sk			
								The	CBMIN	alues ar	re define	d as foll	ows:			
								Valu	ue Desc	ription						
								0	Inter	rupt is di	sabled.					
								1	Inter	rupt is er	nabled.					
	8		твто	IM	R/	W	0	GPT	M Time	rB Time-	Out Inter	rrupt Ma	isk			
								The	TBTOIM	values	are defin	ed as fo	ollows:			
								Valu	ue Desc	ription						
		0 Interrupt is disabled.														
								1	Inter	rupt is er	nabled.					
	7:4		reserv	ed	R	RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										

Bit/Field	Name	Туре	Reset	Description
3	RTCIM	R/W	0	GPTM RTC Interrupt Mask
				Value Description 0 Interrupt is disabled. 1 Interrupt is enabled.
2	CAEIM	R/W	0	 GPTM CaptureA Event Interrupt Mask The CAEIM values are defined as follows: Value Description Interrupt is disabled. Interrupt is enabled.
1	CAMIM	R/W	0	 GPTM CaptureA Match Interrupt Mask The CAMIM values are defined as follows: Value Description Interrupt is disabled. Interrupt is enabled.
0	ΤΑΤΟΙΜ	R/W	0	 GPTM TimerA Time-Out Interrupt Mask The TATOIM values are defined as follows: Value Description Interrupt is disabled. Interrupt is enabled.

Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

GPTM Raw Interrupt Status (GPTMRIS)

Timer0 base: 0x4003.0000

Timer Timer Timer Offsel	0 base: 0 1 base: 0 2 base: 0 3 base: 0 t 0x01C RO, reset	x4003.1 x4003.2 x4003.3	000 000 000														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
								reser	ved			•				·	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			reserved			CBERIS	CBMRIS	TBTORIS		rese	rved	1	RTCRIS	CAERIS	CAMRIS	TATORIS	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
В	it/Field		Nam	е	Ту	ре	Reset	Desc	ription								
	31:11 reserved RO 0x00 Software should not rely on the value compatibility with future products, the preserved across a read-modify-write 10 CBERIS RO 0 GPTM CaptureB Event Raw Interrupt											value of	a reserv	•			
	10	CBERIS RO 0 GPTM CaptureB Event Raw Interrupt															
		This is the CaptureB Event interrupt status prior to masking.															
	9		CBMR	RIS	R	0	0	GPT	M Capti	ureB Mat	ch Raw	Interrup	t				
								This	is the C	aptureB	Match ir	nterrupt	status pr	ior to ma	isking.		
	8		TBTOF	ิสเร	R	0	0	GPT	M Time	rB Time-	Out Raw	/ Interru	pt				
								This	is the T	imerB tin	ne-out in	nterrupt s	status pri	or to ma	sking.		
	7:4		reserv	ed	R	0	0x0	com	oatibility	with futu	ire produ	ucts, the	of a resolution of a resolutio	a reserv	•		
	3		RTCR	IS	R	0	0	GPT	M RTC	Raw Inte	errupt						
					This is the RTC Event interrupt status prior to masking.												
	2		CAER	lS	R	0	0	0 GPTM CaptureA Event Raw Interrupt									
								This	is the C	aptureA	Event in	nterrupt s	status pri	or to ma	sking.		
	1		CAMR	RIS	R	0	0	GPT	M Captı	ureA Mat	ch Raw	Interrup	t				
								This	is the C	aptureA	Match ir	nterrupt	status pr	ior to ma	isking.		
	0		TATOF	RIS	R	0	0	GPT	M Time	rA Time-	Out Raw	/ Interru	pt				
		TATORIS RO 0 GPTM TimerA Time-Out Raw Interrupt This the TimerA time-out interrupt status prior to masking.															

Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

Timer Timer Timer Timer Offse	0 base: 0 1 base: 0 2 base: 0 3 base: 0 t 0x020 RO, rese)x4003.0()x4003.1()x4003.2()x4003.3(000 000 000			,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
						'		resei	ved						'		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			reserved			CBEMIS	CBMMIS	TBTOMIS		rese			RTCMIS	CAEMIS	CAMMIS	TATOMIS	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
B	it/Field		Nam	е	Ту	ре	Reset	Dese	cription								
	31:11		reserv	ed	R	0	0x00	com	patibility	with futu	ire produ	ucts, the	of a resolution of a resolutio	a reserv	•		
10 CBEMIS RO 0 GPTM CaptureB Event Masked Interrupt																	
	10 CBEMIS RO 0 GPTM CaptureB Event Masked Interrupt This is the CaptureB event interrupt status after masking.																
	9		CBMN	1IS	R	0	0	GPT	M Captu	ireB Mat	ch Masł	ed Inter	rupt				
												•	status af	ter mask	ing.		
	8		TBTON	ЛIS	R	0	0	GPT	M Timer	B Time-	Out Mas	ked Inte	errupt				
								This	is the Ti	merB tin	ne-out in	terrupt s	status aft	er mask	ing.		
	7:4		reserv	ed	R	0	0x0	com	patibility	with futu	ire produ	ucts, the	of a resolution of a resolutio	a reserv	•		
	3		RTCM	IIS	R	0	0	GPT	MRTC	Masked	Interrupt	t					
								This	is the R	TC even	t interru	ot status	after ma	asking.			
	2 CAEMIS RO 0 GPTM CaptureA Event Masked Interrupt																
								This is the CaptureA event interrupt status after masking.									
	1		CAMN	1IS	R	0	0	GPT	M Captu	ireA Mat	ch Masł	ed Inter	rupt				
								This	is the C	aptureA	match ir	nterrupt	status af	ter mask	ing.		
	0		TATON	<i>I</i> IS	R	0	0	GPT	M Timer	A Time-	Out Mas	ked Inte	rrupt				

GPTM Masked Interrupt Status (GPTMMIS)

Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

GPTM Interrupt Clear (GPTMICR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x024 Type W1C, reset 0x0000.0000

71	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						•		resei	ved			•		•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resel																
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved		ļ	CBECINT	CBMCINT				rved		RTCCINT			TATOCINT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0
В	it/Field		Nam	ne	Ту	ре	Reset	Desc	cription							
	24.44			امما		0	000	0.4		اهمد املین		h.aa.l		الما امير		uial a
	31:11		reserv	/ea	R	0	0x00						e of a res e value of		•	
													e operatio			
	10		CBEC	INT	W	1C	0	GPT	M Capti	ureB Eve	ent Interr	upt Cle	ar			
10 CBECINT W1C 0 GPTM CaptureB Event Interrupt The CBECINT values are defined																
Value Description																
								0	The i	interrupt	is unaffe	ected.				
								1	The i	interrupt	is cleare	ed.				
	9		CBMC	INT	W	1C	0	GPT	M Capt	ureB Ma	tch Inter	rupt Cle	ear			
								The	CBMCIN	T values	s are def	ined as	follows:			
								Valu	ie Desc	ription						
								0			is unaffe	ected.				
								1		-	is cleare					
										·						
	8		твтос	CINT	W	1C	0	GPT	M Time	rB Time-	Out Inte	rrupt Cl	ear			
8 TBTOCINT W1C 0 GPTM TimerB Time-Out Interrupt Clear The TBTOCINT values are defined as follows:																
Value Description																
								0		-	is unaffe					
								1	The i	interrupt	is cleare	ed.				
	7:4		reserv	/ed	R	0	0x0						e of a res e value of		•	
									, J		•		e operatio			
								-				-	-			

Bit/Field	Name	Туре	Reset	Description
3	RTCCINT	W1C	0	GPTM RTC Interrupt Clear
				The RTCCINT values are defined as follows: Value Description
				0 The interrupt is unaffected.
				1 The interrupt is cleared.
2	CAECINT	W1C	0	GPTM CaptureA Event Interrupt Clear
				The CAECINT values are defined as follows:
				Value Description
				0 The interrupt is unaffected.
				1 The interrupt is cleared.
1	CAMCINT	W1C	0	GPTM CaptureA Match Raw Interrupt
				This is the CaptureA match interrupt status after masking.
0	TATOCINT	W1C	0	GPTM TimerA Time-Out Raw Interrupt
				The TATOCINT values are defined as follows:
				Value Description
				0 The interrupt is unaffected.
				1 The interrunt is cleared

1 The interrupt is cleared.

Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028

This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM TimerB Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

Timer Timer Timer Offse	r1 base: (r2 base: (r3 base: (t 0x028	0x4003.00 0x4003.10 0x4003.20 0x4003.30 0x4003.30	000 000 000	6-bit mode	e) and 0xl	FFFF.F	FFF (32-bit m	ode)										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		T	1	T	ı	I	г т	TAI	I LRH	1	1	1	1	1	1			
Type Reset	R/W 0	R/W 1	R/W 1	R/W 0	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		I	1	I	ı	I	- I I	TAI	LRL	1	I	1	1	1	I			
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1		
В	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription									
	31:16		TAIL	RH	R	w	0xFFFF	GP	TM Time	rA Interv	al Load	Register	High					
			TAILRH			R/W 0xFFFF (32-bit mode) 0x0000 (16-bit mode)				When configured for 32-bit mode via the GPTMCFG register, the GPTM								
									6-bit moo e of GPT	,		ls as 0 ai	nd does	not have	an effec	ct on the		
	15:0		TAIL	RL	R	W	0xFFFF	GP ⁻	TM Time	rA Interv	al Load	Register	Low					
									both 16- erA. A re			,	0			ter for		

GPTM TimerA Interval Load (GPTMTAILR)

Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.

GPTM TimerB Interval Load (GPTMTBILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x02C Type R/W, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			1		rese	rved	1	1	1			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1			1		TBI	LRL	1	1		1	1	1	'
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	0	0x0000	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	15:0		TBIL	RL	R	W	0xFFFF	GP1	rM Time	rB Interv	al Load	Register				
					When the GPTM is not configured as a 32-bit timer, a write to this field updates GPTMTBILR . In 32-bit mode, writes are ignored, and reads											

updates **GPTMTBILR**. In 32-bit mode, writes are ignored, and reads return the current value of **GPTMTBILR**.

Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

GPTM TimerA Match (GPTMTAMATCHR)

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x030 Type R/W, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode) 31 30 24 29 28 27 26 25 23 22 21 20 19 18 17 16 TAMRH R/W Туре Reset 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 15 13 12 11 10 9 8 7 6 5 3 2 0 14 4 1 TAMRL R/W Туре Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 **Bit/Field** Туре Reset Description Name 31:16 TAMRH R/W 0xFFFF GPTM TimerA Match Register High (32-bit mode) When configured for 32-bit Real-Time Clock (RTC) mode via the 0x0000 GPTMCFG register, this value is compared to the upper half of (16-bit mode) GPTMTAR, to determine match events. In 16-bit mode, this field reads as 0 and does not have an effect on the state of GPTMTBMATCHR. 15:0 TAMRL R/W 0xFFFF GPTM TimerA Match Register Low When configured for 32-bit Real-Time Clock (RTC) mode via the GPTMCFG register, this value is compared to the lower half of GPTMTAR, to determine match events. When configured for PWM mode, this value along with GPTMTAILR, determines the duty cycle of the output PWM signal. When configured for Edge Count mode, this value along with GPTMTAILR, determines how many edge events are counted. The total number of edge events counted is equal to the value in GPTMTAILR minus this value.

Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034

This register is used in 16-bit PWM and Input Edge Count modes.

GP1	M Time	erB Ma	tch (GP	тмтвм	1ATCHF	R)										
Timer Timer Timer Offse	r0 base: 0 r1 base: 0 r2 base: 0 r3 base: 0 t 0x034 R/W, rese)x4003.1)x4003.2)x4003.3	000 000 000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1		1 I		1 I	rese	rved	1	1	1	1	1	Ì	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	ſ	T	ſ	1 1 1		1 1	TBI	MRL	1	1	1	1	1	Ι	1
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
	' Bit/Field	I	Nam		' Tyj	·	Reset		cription	I	I	I	I	I	I	I
	31:16		reserv	ved	R	С	0x0000	con	npatibility	with fut	ure produ	ucts, the	of a resolution of a resolutio	a reserv		
	15:0		TBM	RL	R/	W	0xFFFF	GP	TM Time	rB Match	n Registe	er Low				
										•		,	s value a ut PWM	0	GPTM	TBILR,
											0		de, this v		0	The total

GPTMTBILR, determines how many edge events are counted. The total number of edge events counted is equal to the value in GPTMTBILR minus this value.

230

Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerA Prescale (GPTMTAPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x038 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r						1 1	rese	rved	1	1	· · ·		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1	rese	rved		1 1			1	1	TAP	SR	I	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
B	it/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	f a reserv	•	
	7:0		TAPS	SR	R/	W	0x00	GPT	M Time	rA Presc	ale	·				
									register ie registe		is value o	on a write	. A read	returns	the curre	nt value

Refer to Table 10-2 on page 205 for more details and an example.

Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerB Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x03C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		1					rese	rved	1				1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		1 1			I		TBP	SR	I	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	lit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	f a reserv	•	
	7:0		TBPS		R/	۸.	0x00	•		rB Presc		uny-write	operation	511.		
	7.0		IDP	ы	K/	vv	000						A		41	
									register iis regist		s value (on a write	. A read	returns	the curre	nt value

Refer to Table 10-2 on page 205 for more details and an example.

Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register effectively extends the range of **GPTMTAMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerA Prescale Match (GPTMTAPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x040 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		1				, ,	rese	rved			1		1	1	·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	,		1	rese	rved					1		TAP	SMR	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ire prod	he value ucts, the dify-write	value of	a reserv	•	
	7:0		TAPS	MR	R/	W	0x00	GPT	M Time	rA Presc	ale Mate	ch				
										used alo		GPTMT/ er.	AMATCH	IR to de	tect time	r match

Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of **GPTMTBMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerB Prescale Match (GPTMTBPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x044 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[ľ		1				· ·	rese	rved	1				1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reper				-					-			-			-	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved					1		TBP	SMR	•	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	it/Field 31:8		Nan		Ty R		Reset 0x00		cription	ould not	roly on t	ho valuo	of a ros	arved b	it. To prov	vido
	51.0		leser	veu	ĸ	0	0,000	com	patibility	with futu	ure prod		value o	f a reser	ved bit sh	
	7:0		TBPS	MR	R/	W	0x00	GP1	rM Time	rB Presc	ale Mat	ch				
										s used al e using a	•		ВМАТС	HR to de	etect time	er match

Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x048 Type RO, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode) 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 TARH Туре RO Reset 0 1 1 0 1 0 1 1 1 0 1 1 1 0 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 TARL RO RO RO RO RO Туре RO Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 **Bit/Field** Name Туре Reset Description RO 31:16 TARH 0xFFFF GPTM TimerA Register High (32-bit mode) If the GPTMCFG is in a 32-bit mode, TimerB value is read. If the 0x0000 GPTMCFG is in a 16-bit mode, this is read as zero. (16-bit mode) TARL RO 15:0 0xFFFF **GPTM TimerA Register Low** A read returns the current value of the GPTM TimerA Count Register, except in Input Edge Count mode, when it returns the timestamp from the last edge event.

GPTM TimerA (GPTMTAR)

GPTM TimerB (GPTMTBR)

Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x04C Type RO, reset 0x0000.FFFF 30 29 28 25 24 23 31 27 26 22 21 20 19 18 17 16 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 TBRL RO 1 RO RO RO RO RO Туре RO Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 **Bit/Field** Name Туре Reset Description 31:16 RO 0x0000 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. TBRL 0xFFFF **GPTM** TimerB 15:0 RO A read returns the current value of the GPTM TimerB Count Register, except in Input Edge Count mode, when it returns the timestamp from

the last edge event.


11 Watchdog Timer


A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.

The Stellaris[®] Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, a locking register, and user-enabled stalling.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

11.1 Block Diagram





11.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the

Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the **WDTLOAD** register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

11.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the **WDTLOAD** register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

11.4 Register Map

Table 11-1 on page 238 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x4000.0000.

Offset	Name	Туре	Reset	Description	See page
0x000	WDTLOAD	R/W	0xFFFF.FFFF	Watchdog Load	240
0x004	WDTVALUE	RO	0xFFFF.FFFF	Watchdog Value	241
0x008	WDTCTL	R/W	0x0000.0000	Watchdog Control	242
0x00C	WDTICR	WO	-	Watchdog Interrupt Clear	243
0x010	WDTRIS	RO	0x0000.0000	Watchdog Raw Interrupt Status	244
0x014	WDTMIS	RO	0x0000.0000	Watchdog Masked Interrupt Status	245
0x418	WDTTEST	R/W	0x0000.0000	Watchdog Test	246
0xC00	WDTLOCK	R/W	0x0000.0000	Watchdog Lock	247

Table 11-1. Watchdog Timer Register Map


Offset	Name	Туре	Reset	Description	See page
0xFD0	WDTPeriphID4	RO	0x0000.0000	Watchdog Peripheral Identification 4	248
0xFD4	WDTPeriphID5	RO	0x0000.0000	Watchdog Peripheral Identification 5	249
0xFD8	WDTPeriphID6	RO	0x0000.0000	Watchdog Peripheral Identification 6	250
0xFDC	WDTPeriphID7	RO	0x0000.0000	Watchdog Peripheral Identification 7	251
0xFE0	WDTPeriphID0	RO	0x0000.0005	Watchdog Peripheral Identification 0	252
0xFE4	WDTPeriphID1	RO	0x0000.0018	Watchdog Peripheral Identification 1	253
0xFE8	WDTPeriphID2	RO	0x0000.0018	Watchdog Peripheral Identification 2	254
0xFEC	WDTPeriphID3	RO	0x0000.0001	Watchdog Peripheral Identification 3	255
0xFF0	WDTPCellID0	RO	0x0000.000D	Watchdog PrimeCell Identification 0	256
0xFF4	WDTPCellID1	RO	0x0000.00F0	Watchdog PrimeCell Identification 1	257
0xFF8	WDTPCellID2	RO	0x0000.0005	Watchdog PrimeCell Identification 2	258
0xFFC	WDTPCellID3	RO	0x0000.00B1	Watchdog PrimeCell Identification 3	259

11.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.


Register 1: Watchdog Load (WDTLOAD), offset 0x000

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.



Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.



Register 3: Watchdog Control (WDTCTL), offset 0x008


This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

Base Offse	chdog () 0x4000.0 t 0x008 R/W, rese	000	(WDTC	TL)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ſ		1					rese	rved						1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'						reser	ved					· ·		RESEN	INTEN
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	it/Field 31:2		Nam		Ty R		Reset 0x00	Soft					of a rese			
	1		RESI	ΞN	R/	W	0	pres	served a		ead-mod		value of operatio		ved bit sh	ould be
								The	RESEN	alues a	re define	d as foll	ows:			
								Val	ue Desc	ription						
								0	Disal	oled.						
								1	Enab	le the W	/atchdog	module	reset ou	tput.		
	_				_		_									
	0		INTE	EN	R/	W	0	Wat	chdog In	terrupt E	Enable					
								The	INTEN	alues ar	re define	d as foll	OWS:			
								Val	ue Desc	ription						
								0			nt disable hardware		this bit is	s set, it o	can only	be
								1					enabled	, all writ	es are ig	nored.
															-	

Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.



Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

Watchdog Raw Interrupt Status (WDTRIS)

Offse	0x4000.0 t 0x010 RO, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1			· ·	rese			1	1	1	1	1	r I
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1			1 1	reserved			1	1	1 1	1	I	WDTRIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	8it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:1		reser	ved	R	C	0x00	com	patibility	with fut	ure prod	ucts, the	of a res value of operation	a reserv	•	vide hould be
	0		WDT	RIS	R	С	0	Wate	chdog R	aw Inter	rupt Stat	us				
								Give	es the ra	w interru	ipt state	(prior to	masking) of WD	TINTR.	

Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

Watchdog Masked Interrupt Status (WDTMIS)

Base 0x4000.0000 Offset 0x014 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1			1	1	rese	rved	1	1	I	1	1		1
Type	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	U	0	0	0	0	U	U	0	0	U	U	0	U	U	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								reserved	1	•			, I			WDTMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:1		reserv	ved	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	vide nould be
	0		WDT	MIS	R	0	0	Wat	chdog M	lasked li	nterrupt	Status				
								Give	es the m	asked in	terrupt s	tate (afte	er maskii	ng) of the		ITR

interrupt.

July 26, 2008

Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

Base Offse	chdog ⁻ 0x4000.0 t 0x418 R/W, res	0000	/DTTES 0.0000	T)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved	1		1				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	l		1	reserved			•	STALL				rese	rved			
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:9		reser	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		
	8		STA	LL	R/	W	0	Wat	chdog S	tall Enab	le					
								deb	ugger, th	e watcho	dog time	[®] microc r stops co ner resur	ounting.	Once the		
	7:0		reser	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		

Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).

Base Offse	0x4000.0 t 0xC00 R/W, res	0000	00.0000	,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1	Î	1		1 1	WD	Lock	T	1	1	1	r	1	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	1	1	1		1 1	WD1	Lock	1	I	1	1	1	1	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
leset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Na	me	Ту	pe	Reset	Des	cription							
	31:0		WDT	Lock	R/	W	0x0000	Wat	chdog L	ock						
								write	e access		of any	C.E551 ur other val			0 0	
								A re	ad of thi	is registe	er return	s the follo	owing va	lues:		
										D						

Value Description

0x0000.0001 Locked

0x0000.0000 Unlocked

Watchdog Lock (WDTLOCK)

Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 4 (WDTPeriphID4)

Offse	0x4000.0 t 0xFD0 RO, rese		.0000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[1				1	rese	rved	1		1			1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			•	rese	rved		•		PID4									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Field			Name		Туре		Reset	Des	Description									
31:8			reserved		R	0	(Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
7:0			PID4		RO		0x00	WD.	WDT Peripheral ID Register[7:0]									

Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 5 (WDTPeriphID5)

Base 0x4000.0000 Offset 0xFD4 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
									reserved									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
									I Pli	D5	T	1						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Field			Nam	e	Туре		Reset	Des	Description									
31:8			reserved		R	C	C		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
7:0			PID5		RO		0x00	WD	WDT Peripheral ID Register[15:8]									

Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 6 (WDTPeriphID6)

Base 0x4000.0000 Offset 0xFD8 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		l	1					rese	rved				1	•	1	·	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			•	rese	rved			PID6									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
В	it/Field		Nam	ie	Ту	be	Reset	Des	cription								
	31:8		reserved		R	C	C		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
7:0			PID	RO 0x00			WD.	WDT Peripheral ID Register[23:16]									

Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 7 (WDTPeriphID7)

Base 0x4000.0000 Offset 0xFDC Type RO, reset 0x0000.0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 4 15 14 13 11 10 9 8 7 6 5 3 2 0 1 PID7 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Reset Name Туре 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 PID7 RO 0x00 WDT Peripheral ID Register[31:24]

Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 0 (WDTPeriphID0)

Base 0x4000.0000 Offset 0xFE0 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
										reserved									
Туре	RO	RO	RO 0	RO	RO 0	RO 0	RO	RO	RO	RO 0	RO 0	RO	RO	RO 0	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	U	0	0	0	U	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	reserved										1	PI	D0	1	1				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1			
E	Bit/Field		Name			Туре		Des	Description										
31:8			reserved		R	0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
7:0			PID	R	RO 0x05			Watchdog Peripheral ID Register[7:0]											

Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 1 (WDTPeriphID1)

Base 0x4000.0000 Offset 0xFE4 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				т т	rese	erved			1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[15	14	1 1	rese	1	10	· · ·	0	, 			PII		1	' 1	<u> </u>
				lese	lveu							FII				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
E	Bit/Field		Nam	e	Ту	be	Reset	Des	cription							
	21.0			(ad		2	0,400	C off	wara ah	auld pat	roly on t	havalua	of a rac	on ad hit	To prov	ido
	31:8		reserv	rea	R	J	0x00	com	tware sho npatibility served ac	with futu	ure prod	ucts, the	value o	f a reserv	•	
	7:0		PID	1	R	C	0x18	Wat	chdog P	eripheral	ID Reg	ister[15:8	3]			

Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 2 (WDTPeriphID2)

Base 0x4000.0000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					. '			rese	rved		•	•		•	•	•
Type	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO
Reset		U		-		0	U	U	0	U	U	0	U	U	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved						•	PI	D2		•	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
E	Bit/Field		Nam	e	Туј	be	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	7:0 PID2 RO 0x18			Wat	chdog Po	eriphera	I ID Reg	ister[23:	[6]							

Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 3 (WDTPeriphID3)

Base 0x4000.0000 Offset 0xFEC Type RO, reset 0x0000.0001

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		l	•			l		rese	rved		l	1	1	1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved						[I Pl	I D3 I	T	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
B	it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com		with futu	ure produ	ucts, the	value of	erved bit f a reserv on.		
	7:0		PID	3	R	0	0x01	Wat	chdog Po	eripheral	ID Regi	ister[31:2	24]			

Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 0 (WDTPCellID0)

Offse	0x4000.0 t 0xFF0 RO, rese	0000 t 0x0000.	000D		,		,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1				r r	rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1	rese	rved		т т					CI	D0			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
B	lit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
compa			patibility	with futu	ure produ	ucts, the	of a rese value of operatic	a reserv	•							
	7:0		CID	0	R	0	0x0D	Wate	chdog P	rimeCell	ID Regi	ster[7:0]				

Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 1 (WDTPCellID1)

Base 0x4000.0000 Offset 0xFF4 Type RO, reset 0x0000.00F0

~~ ~4

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	T	r	· · · ·		r r	rese	rved					1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved	l						CII	D1	1	I	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
В	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	f a reserv	•	
	7:0		CID	1	R	0	0xF0	Wat	chdog P	rimeCell	ID Regi	ster[15:8]			

Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 2 (WDTPCelIID2)


Offse	0x4000.0 t 0xFF8 RO, rese	0000 et 0x0000.	0005		·											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	I				1 1	rese	rved						ſ	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	rese	rved							CI	D2	1	I	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
В	lit/Field		Nam	ıe	Ту	ре	Reset	Des	cription							
compa			patibility		ure produ	ucts, the	value of	erved bit a reserv on.	•							
	7:0		CID	2	R	0	0x05	Wate	chdog P	rimeCell	ID Regi	ster[23:1	6]			

Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 3 (WDTPCellID3)

Base 0x4000.0000 Offset 0xFFC Type RO, reset 0x0000.00B1



12 Universal Asynchronous Receivers/Transmitters (UARTs)


The Stellaris[®] Universal Asynchronous Receiver/Transmitter (UART) provides fully programmable, 16C550-type serial interface characteristics. The LM3S1911 controller is equipped with three UART modules.

Each UART has the following features:

- Separate transmit and receive FIFOs
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Programmable baud-rate generator allowing rates up to 3.125 Mbps
- Standard asynchronous communication bits for start, stop, and parity
- False start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics:
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing:
 - Programmable use of IrDA Serial Infrared (SIR) or UART input/output
 - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
 - Support of normal 3/16 and low-power (1.41-2.23 µs) bit durations
 - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration

12.1 Block Diagram

Figure 12-1. UART Module Block Diagram



12.2 Functional Description

Each Stellaris[®] UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.

The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 279). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.


The UART peripheral also includes a serial IR (SIR) encoder/decoder block that can be connected to an infrared transceiver to implement an IrDA SIR physical layer. The SIR function is programmed using the UARTCTL register.

12.2.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 12-2 on page 262 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.





12.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 275) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 276). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the BRD and *BRDF* is the fractional part, separated by a decimal place.)

BRD = BRDI + BRDF = UARTSysClk / (16 * Baud Rate)

where UARTSysClk is the system clock connected to the UART.

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control, High Byte (UARTLCRH)** register (see page 277), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- UARTIBRD write, UARTFBRD write, and UARTLCRH write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

12.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit

FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 272) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 261).

The start bit is valid if UnRx is still low on the eighth cycle of Baud16, otherwise a false start bit is detected and it is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 270). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if UnRx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

12.2.4 Serial IR (SIR)

The UART peripheral includes an IrDA serial-IR (SIR) encoder/decoder block. The IrDA SIR block provides functionality that converts between an asynchronous UART data stream, and half-duplex serial SIR interface. No analog processing is performed on-chip. The role of the SIR block is to provide a digital encoded output, and decoded input to the UART. The UART signal pins can be connected to an infrared transceiver to implement an IrDA SIR physical layer link. The SIR block has two modes of operation:

- In normal IrDA mode, a zero logic level is transmitted as high pulse of 3/16th duration of the selected baud rate bit period on the output pin, while logic one levels are transmitted as a static LOW signal. These levels control the driver of an infrared transmitter, sending a pulse of light for each zero. On the reception side, the incoming light pulses energize the photo transistor base of the receiver, pulling its output LOW. This drives the UART input pin LOW.
- In low-power IrDA mode, the width of the transmitted infrared pulse is set to three times the period of the internally generated IrLPBaud16 signal (1.63 µs, assuming a nominal 1.8432 MHz frequency) by changing the appropriate bit in the UARTCR register. See page 274 for more information on IrDA low-power pulse-duration configuration.

Figure 12-3 on page 264 shows the UART transmit and receive signals, with and without IrDA modulation.




Figure 12-3. IrDA Data Modulation

In both normal and low-power IrDA modes:

- During transmission, the UART data bit is used as the base for encoding
- During reception, the decoded bits are transferred to the UART receive logic

The IrDA SIR physical layer specifies a half-duplex communication link, with a minimum 10 ms delay between transmission and reception. This delay must be generated by software because it is not automatically supported by the UART. The delay is required because the infrared receiver electronics might become biased, or even saturated from the optical power coupled from the adjacent transmitter LED. This delay is known as latency, or receiver setup time.

12.2.5 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 268). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 277).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 272) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 281). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8, $\frac{1}{2}$, $\frac{3}{4}$, and 7/8. For example, if the $\frac{1}{4}$ option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the $\frac{1}{2}$ mark.

12.2.6 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error

- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 286).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM**) register (see page 283) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 285).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 287).

The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the **UARTICR** register.

12.2.7 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 279). In loopback mode, data transmitted on UnTx is received on the UnRx input.

12.2.8 IrDA SIR block

The IrDA SIR block contains an IrDA serial IR (SIR) protocol encoder/decoder. When enabled, the SIR block uses the UnTx and UnRx pins for the SIR protocol, which should be connected to an IR transceiver.

The SIR block can receive and transmit, but it is only half-duplex so it cannot do both at the same time. Transmission must be stopped before data can be received. The IrDA SIR physical layer specifies a minimum 10-ms delay between transmission and reception.

12.3 Initialization and Configuration

To use the UARTs, the peripheral clock must be enabled by setting the UART0, UART1, or UART2 bits in the **RCGC1** register.

This section discusses the steps that are required to use a UART module. For this example, the UART clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit

- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 262, the BRD can be calculated:

BRD = 20,000,000 / (16 * 115,200) = 10.8507

which means that the DIVINT field of the **UARTIBRD** register (see page 275) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 276) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the UARTCTL register.
- 2. Write the integer portion of the BRD to the UARTIBRD register.
- 3. Write the fractional portion of the BRD to the UARTFBRD register.
- 4. Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- 5. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

12.4 Register Map

Table 12-1 on page 266 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

- UART0: 0x4000.C000
- UART1: 0x4000.D000
- UART2: 0x4000.E000
- **Note:** The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 279) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Table 12-1. UART Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	UARTDR	R/W	0x0000.0000	UART Data	268
0x004	UARTRSR/UARTECR	R/W	0x0000.0000	UART Receive Status/Error Clear	270
0x018	UARTFR	RO	0x0000.0090	UART Flag	272
0x020	UARTILPR	R/W	0x0000.0000	UART IrDA Low-Power Register	274

Offset	Name	Туре	Reset	Description	See page
0x024	UARTIBRD	R/W	0x0000.0000	UART Integer Baud-Rate Divisor	275
0x028	UARTFBRD	R/W	0x0000.0000	UART Fractional Baud-Rate Divisor	276
0x02C	UARTLCRH	R/W	0x0000.0000	UART Line Control	277
0x030	UARTCTL	R/W	0x0000.0300	UART Control	279
0x034	UARTIFLS	R/W	0x0000.0012	UART Interrupt FIFO Level Select	281
0x038	UARTIM	R/W	0x0000.0000	UART Interrupt Mask	283
0x03C	UARTRIS	RO	0x0000.000F	UART Raw Interrupt Status	285
0x040	UARTMIS	RO	0x0000.0000	UART Masked Interrupt Status	286
0x044	UARTICR	W1C	0x0000.0000	UART Interrupt Clear	287
0xFD0	UARTPeriphID4	RO	0x0000.0000	UART Peripheral Identification 4	289
0xFD4	UARTPeriphID5	RO	0x0000.0000	UART Peripheral Identification 5	290
0xFD8	UARTPeriphID6	RO	0x0000.0000	UART Peripheral Identification 6	291
0xFDC	UARTPeriphID7	RO	0x0000.0000	UART Peripheral Identification 7	292
0xFE0	UARTPeriphID0	RO	0x0000.0011	UART Peripheral Identification 0	293
0xFE4	UARTPeriphID1	RO	0x0000.0000	UART Peripheral Identification 1	294
0xFE8	UARTPeriphID2	RO	0x0000.0018	UART Peripheral Identification 2	295
0xFEC	UARTPeriphID3	RO	0x0000.0001	UART Peripheral Identification 3	296
0xFF0	UARTPCellID0	RO	0x0000.000D	UART PrimeCell Identification 0	297
0xFF4	UARTPCellID1	RO	0x0000.00F0	UART PrimeCell Identification 1	298
0xFF8	UARTPCellID2	RO	0x0000.0005	UART PrimeCell Identification 2	299
0xFFC	UARTPCellID3	RO	0x0000.00B1	UART PrimeCell Identification 3	300

12.5 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

Register 1: UART Data (UARTDR), offset 0x000

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

UART Data (UARTDR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x000 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						1	1 1	rese	rved	1 1				1	1	
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 1	• •
_ [rese			OE	BE	PE	FE								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
B	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:12		reserv	/ed	R	0	0			ould not						
										v with futu cross a re					/ed bit sł	nould be
								prea		CI035 a I	eau-mou	iny-write	operatio	лт.		
	11		OE		R	0	0	UAF	RT Over	run Error						
								The	OE valu	es are de	efined as	follows				
								Val	ue Deso	cription						
								0		e has be	en no da	ata loss o	due to a	FIFO ov	errun.	
								1	New	data was	s receive	ed when	the FIFC) was fu	ll, resulti	ng in
									data	loss.						
	10		BE		R	0	0	UAF	RT Break	< Error						
										et to 1 wh data inpu						•
										n time (de			0			
								In F	IFO mod	de, this e	rror is as	sociated	d with the	e charac	ter at the	e top of
										hen a bre ext chara						
										(marking						•
								-								

Bit/Field	Name	Туре	Reset	Description
9	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				In FIFO mode, this error is associated with the character at the top of the FIFO.
8	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
7:0	DATA	R/W	0	Data Transmitted or Received
				When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.

Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The UARTRSR/UARTECR register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

The **UARTRSR** register cannot be written.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

Read-Only Receive Status (UARTRSR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x004 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei																
I	15	14	13 I	12	11	10	9	8	7	6	5	4	3	2	1	
					1		erved		1				OE	BE	PE	FE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:4		reserv	ved	R	0	0		ware sho						•	
									patibility served a		•				ed bit sl	nould be
								•					oporadi			
	3		OE	Ē	R	0	0	UAF	RT Overr	un Error						
									en this bi s bit is cle) is alrea	ıdy full.
								The	FIFO co	ontents re	emain va	alid since	no furth	ier data i	is writter	when
									FIFO is f					•		vritten.
														sinpty th	01110.	
	2		BE		R	0	0	UAF	RT Break	Error						
									s bit is se received							•
									smission							
								This	s bit is cle	eared to	0 by a w	rite to U	ARTECI	र.		
								In F	IFO mod	le. this e	rror is as	sociated	l with the	e charac	ter at the	e top of
								the	FIFO. W	hen a bre	eak occu	irs, only o	one 0 ch	aracter i	s loaded	into the
									D. The n s to a 1 (•
								yue	3.0 4 1 (marking	sidie) d		SAL VAILU	Start DIL	IS ICCEIV	

Bit/Field	Name	Туре	Reset	Description
1	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				This bit is cleared to 0 by a write to UARTECR .
0	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
				This bit is cleared to 0 by a write to UARTECR .
				In FIFO mode, this error is associated with the character at the top of the FIFO.

Write-Only Error Clear (UARTECR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	1	r			т т	rese	rved	1		1	r 1	1	1	1
Туре	WO	WO	WO	WO	wo	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	erved					1		DA	TA	1	I	•
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	W	0	0	com	patibility		ure prod	ucts, the	value of	a reserv	t. To prov ved bit sł	
	7:0		DAT	A	W	0	0	Erro	r Clear							
								Λ	rita ta thi	a ragiata	r of only	data alar	are the fr	omina r	onity bro	alk and

A write to this register of any data clears the framing, parity, break, and overrun flags.

Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

UART UART UART Offset	0 base: (1 base: (2 base: (0x018	(UART 0x4000.C 0x4000.D 0x4000.E t 0x0000.	000 000 000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	ľ		1					rese	erved	1		I	I	1	, ,	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved		· ·		TXFE	RXFF	TXFF	RXFE	BUSY		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0	com	patibility	with futu	ure prod	ucts, the		a reser	it. To prov ved bit sh	
7 TXFE RO 1 UART Transmit FIFO Empty																
										g of this I register		nds on tl	ne state (of the F	EN bit in th	ne
									e FIFO is ster is ei		d (fen is	0), this t	oit is set v	vhen the	e transmit	holding
									e FIFO i mpty.	s enable	d (fen is	s 1), this	bit is set	when t	he transm	nit FIFO
	6		RXF	F	R	0	0	UAF	RT Rece	ive FIFO	Full					
										g of this I I register	•	nds on tl	ne state (of the F	EN bit in th	ne
								If th is fu		s disable	d, this b	it is set v	when the	receive	e holding r	egister
								If th	e FIFO i	s enable	d, this bi	t is set v	when the	receive	FIFO is f	ull.
	5		TXF	F	R	0	0	UAF	RT Trans	mit FIFC) Full					
										g of this I I register		nds on tl	ne state (of the F	EN bit in th	ne
								lf th is fu		s disable	d, this b	it is set v	vhen the	transm	it holding	register
								lf th	e FIFO i	s enable	d, this bi	t is set v	when the	transmi	it FIFO is	full.

LM3S1911 Microcontroller

Bit/Field	Name	Туре	Reset	Description
4	RXFE	RO	1	UART Receive FIFO Empty
				The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.
				If the FIFO is disabled, this bit is set when the receive holding register is empty.
				If the FIFO is enabled, this bit is set when the receive FIFO is empty.
3	BUSY	RO	0	UART Busy
				When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 4: UART IrDA Low-Power Register (UARTILPR), offset 0x020

The **UARTILPR** register is an 8-bit read/write register that stores the low-power counter divisor value used to derive the low-power SIR pulse width clock by dividing down the system clock (SysClk). All the bits are cleared to 0 when reset.

The internal IrLPBaud16 clock is generated by dividing down SysClk according to the low-power divisor value written to **UARTILPR**. The duration of SIR pulses generated when low-power mode is enabled is three times the period of the IrLPBaud16 clock. The low-power divisor value is calculated as follows:


ILPDVSR = SysClk / F_{IrLPBaud16}

where $F_{IrLPBaud16}$ is nominally 1.8432 MHz.

You must choose the divisor so that $1.42 \text{ MHz} < F_{IrLPBaud16} < 2.12 \text{ MHz}$, which results in a low-power pulse duration of $1.41-2.11 \mu s$ (three times the period of IrLPBaud16). The minimum frequency of IrLPBaud16 ensures that pulses less than one period of IrLPBaud16 are rejected, but that pulses greater than 1.4 μs are accepted as valid pulses.

Note: Zero is an illegal value. Programming a zero value results in no IrLPBaud16 pulses being generated.

UART IrDA Low-Power Register (UARTILPR)



Register 5: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD**=0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 262 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

UAR UAR Offse	T1 base: T2 base: t 0x024	0x4000. 0x4000. 0x4000. set 0x000	D000 E000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
]		1	1	1			1 1		i erved	I		1	1	1	1	1
								rese								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I		1 I	1	î î		r	т г		1	I	r	r	r	r	r	
								DIV	/INT							
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nar	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	0	0	com	tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	f a reserv	•	vide hould be
	15:0		DIVINT R/W			0x0000	Inte	ger Baud	d-Rate D	ivisor						

July 26, 2008

Register 6: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 262 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD)

UART UART Offset	F0 base: (F1 base: (F2 base: (t 0x028 R/W, rese	0x4000.D 0x4000.E	0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1				1 I	rese	rved			1			1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					rese	rved						•	DIVF	RAC	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ıe	Ту	ре	Reset	Des	cription							
	31:6		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ire produ	ucts, the	value of	a reserv	•	
	5:0		DIVFF	RAC	R/	W	0x000	Frac	ctional Ba	aud-Rate	Divisor					

Register 7: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x02C Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I							rese	rved		J	•	• · ·		l	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[î		1 1	rese	rved		i i		SPS	WL	EN	FEN	STP2	EPS	PEN	BRK
Туре	RO	RO	RO	RO	RO	RO	RO	RO 0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	U	0	0	0	0	0	0	0	0
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0	com	patibility	with fut	ure prod	ucts, the	of a reso value of operatio	a reserv		
	7		SPS	5	R/	W	0	UAF	RT Stick	Parity Se	elect					
When bits 1, 2, and 7 of UARTLCRH a and checked as a 0. When bits 1 and parity bit is transmitted and checked a When this bit is cleared, stick parity is							7 are se									
								Whe	en this bi	t is clear	ed, stick	c parity is	disable	d.		
	6:5		WLE	N	R/	W	0	UAF	RT Word	Length						
									bits indi ne as foll		number	of data I	oits trans	mitted o	r receive	ed in a
								Val	ue Desc	ription						
								0x								
								0x	2 7 bits	6						
								0x	1 6 bits	6						
								0x	0 5 bits	s (defaul	t)					
	4		FEN	٨	R/	W	0	UAF	RT Enab	e FIFOs						
								If this bit is set to 1, transmit and receive FIFO buffers are en mode).				e enable	ed (FIFO			
						When cleared to 0, FIFOs are disabled (Character mode). The FIFOs become 1-byte-deep holding registers.										

Bit/Field	Name	Туре	Reset	Description
3	STP2	R/W	0	UART Two Stop Bits Select If this bit is set to 1, two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received.
2	EPS	R/W	0	UART Even Parity Select If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits. When cleared to 0, then odd parity is performed, which checks for an odd number of 1s. This bit has no effect when parity is disabled by the PEN bit.
1	PEN	R/W	0	UART Parity Enable If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break If this bit is set to 1, a Low level is continually output on the UnTX output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For normal use, this bit must be cleared to 0.

Register 8: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

- **Note:** The **UARTCTL** register should not be changed while the UART is enabled or else the results are unpredictable. The following sequence is recommended for making changes to the **UARTCTL** register.
 - 1. Disable the UART.
 - 2. Wait for the end of transmission or reception of the current character.
 - 3. Flush the transmit FIFO by disabling bit 4 (FEN) in the line control register (UARTLCRH).
 - 4. Reprogram the control register.
 - 5. Enable the UART.

UAR UAR UAR Offse	RT Cont 10 base: (11 base: (12 base: (10x030 R/W, rese	0x4000.C 0x4000.D 0x4000.E	000)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1		, , , , , , , , , , , , , , , , , , ,		1 1	rese	rved							1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	U	0	U	U	0	0	0	0	0	U	0	U	0	0	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'		rese	rved			RXE	TXE	LBE		rese	rved		SIRLP	SIREN	UARTEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
E	Bit/Field 31:10	U	Nam	ne	Туן	be	Reset 0	Des	cription							
со			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.													
	9		RXI	E	R/	N	1	If thi	RT Recei is bit is s UART is racter be	et to 1, ti disabled	he receiv in the m					

Note: To enable reception, the UARTEN bit must also be set.

Bit/Field	Name	Туре	Reset	Description
8	TXE	R/W	1	UART Transmit Enable
				If this bit is set to 1, the transmit section of the UART is enabled. When the UART is disabled in the middle of a transmission, it completes the current character before stopping.
				Note: To enable transmission, the UARTEN bit must also be set.
7	LBE	R/W	0	UART Loop Back Enable
				If this bit is set to 1, the $\tt UnTX$ path is fed through the $\tt UnRX$ path.
6:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	SIRLP	R/W	0	UART SIR Low Power Mode
				This bit selects the IrDA encoding mode. If this bit is cleared to 0, low-level bits are transmitted as an active High pulse with a width of 3/16th of the bit period. If this bit is set to 1, low-level bits are transmitted with a pulse width which is 3 times the period of the IrLPBaud16 input signal, regardless of the selected bit rate. Setting this bit uses less power, but might reduce transmission distances. See page 274 for more information.
1	SIREN	R/W	0	UART SIR Enable
				If this bit is set to 1, the IrDA SIR block is enabled, and the UART will transmit and receive data using SIR protocol.
0	UARTEN	R/W	0	UART Enable
				If this bit is set to 1, the UART is enabled. When the UART is disabled in the middle of transmission or reception, it completes the current character before stopping.

Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

UAR UAR UAR Offse	Γ0 base: (Γ1 base: (Γ2 base: (t 0x034 R/W, rese)x4000.C)x4000.D)x4000.E)x4000.E	0000 2000 0.0012			·										
Г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					1			reser	ved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					rese	rved				•		RXIFLSEL			TXIFLSEL	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0
B	Bit/Field		Name			pe	Reset	Desc	criptio	n						
	31:6		reserv	ved	R	0	0x00	comp	patibil	should not ity with futu across a r	ure prod	ucts, the	value of	a reserv		
	5:3		RXIFL	SEL	R/	W	0x2	UAR	T Re	ceive Interr	upt FIF	D Level S	Select			
								The	trigge	r points for	the rec	eive inter	rupt are	as follov	ws:	
								Val	lue	Descriptior	า					
								0x	(0	RX FIFO ≥	1/8 full					
								0x	(1	RX FIFO ≥	¼ full					
								0x	(2	RX FIFO ≥	½ full (c	lefault)				
								0x	(3	RX FIFO ≥	¾ full					
								0x	‹ 4	RX FIFO ≥	7/8 full					
								0x5-	-0x7	Reserved						

July 26, 2008

Bit/Field	Name	Туре	Reset	Description
2:0	TXIFLSEL	R/W	0x2	UART Transmit Interrupt FIFO Level Select The trigger points for the transmit interrupt are as follows:
				Value Description
				$0x0$ TX FIFO $\leq 1/8$ full
				0x1 TX FIFO ≤ ¼ full
				0x2 TX FIFO ≤ ½ full (default)
				0x3 TX FIFO ≤ ¾ full
				0x4 TX FIFO ≤ 7/8 full
				0x5-0x7 Reserved

Register 10: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

UART Interrupt Mask (UARTIM)

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x038 Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13 12 10 9 6 3 2 15 14 11 8 7 5 4 0 1 reserved OEIM BEIM PEIM FEIM RTIM TXIM RXIM reserved RO RO RO RO RO R/W R/W R/W R/W R/W R/W R/W RO RO RO RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 31:11 RO 0x00 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 10 OEIM R/W 0 **UART** Overrun Error Interrupt Mask On a read, the current mask for the OEIM interrupt is returned. Setting this bit to 1 promotes the OEIM interrupt to the interrupt controller. 9 BEIM R/W 0 UART Break Error Interrupt Mask On a read, the current mask for the BEIM interrupt is returned. Setting this bit to 1 promotes the BEIM interrupt to the interrupt controller. 8 PEIM R/W 0 UART Parity Error Interrupt Mask On a read, the current mask for the PEIM interrupt is returned. Setting this bit to 1 promotes the PEIM interrupt to the interrupt controller. 7 FEIM R/W 0 UART Framing Error Interrupt Mask On a read, the current mask for the FEIM interrupt is returned. Setting this bit to 1 promotes the FEIM interrupt to the interrupt controller. 6 RTIM R/W Ω **UART Receive Time-Out Interrupt Mask** On a read, the current mask for the RTIM interrupt is returned. Setting this bit to 1 promotes the RTIM interrupt to the interrupt controller. 5 TXIM R/W 0 UART Transmit Interrupt Mask On a read, the current mask for the TXIM interrupt is returned. Setting this bit to 1 promotes the TXIM interrupt to the interrupt controller.

Bit/Field	Name	Туре	Reset	Description
4	RXIM	R/W	0	UART Receive Interrupt Mask
				On a read, the current mask for the $\ensuremath{\mathtt{RXIM}}$ interrupt is returned.
				Setting this bit to 1 promotes the $\ensuremath{\mathtt{RXIM}}$ interrupt to the interrupt controller.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x03C Type RO, reset 0x0000.000F

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	ľ		1					rese	rved										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
[reserved		r	OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS	ľ	rese	rved				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1			
В	lit/Field		Nam	ne	Ту	ре	Reset	Des	cription										
	31:11		reserved			RO		Soft	ware sho	ould not	relv on tl	he value	of a rese	erved bit	To prov	ide			
	• • • • •					RO 0x00			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
	10		OER	IS	R	0	0	UAF	RT Overr	un Error	Raw Int	errupt St	atus						
												(prior to ı) of this i	nterrupt.				
	9		BER	10	R	0	0		T Prook	Error D	ovu lotori	" rupt Statu	10						
	9		DLK	15		0	0					(prior to i) of this i	ntorrunt				
													-) 01 1115 1	menupi.				
	8		PER	IS	R	0	0					upt Statu							
								Give	es the ra	w interru	pt state	(prior to I	masking) of this i	nterrupt.				
	7		FER	IS	R	0	0	UAF	RT Frami	ing Error	Raw Int	errupt St	atus						
								Give	es the ra	w interru	pt state	(prior to ı	masking) of this i	nterrupt.				
	6		RTR	IS	R	0	0	UAF	RT Recei	ive Time	-Out Rav	w Interrup	ot Status						
								Give	es the ra	w interru	pt state	(prior to i	masking) of this i	nterrupt.				
	5		TXR	IS	R	0	0	UAF	RT Trans	mit Raw	Interrup	t Status							
												(prior to ı	masking) of this i	nterrupt.				
	4		RXR	19	R	0	0		T Recei	ive Raw	Interrunt	Status							
	-		TOUT			0	Ū					(prior to I	masking) of this i	nterrunt				
					_	~	o –								•				
	3:0		reserv	ved	R	0	0xF	com	patibility	with futu	ure produ	he value ucts, the dify-write	value of	a reserv					

Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

UART Masked Interrupt Status (UARTMIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x040 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
								rese	rved		l									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
[reserved			OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS	ľ	rese	rved					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
В	it/Field		Name			ре	Reset	Des	Description											
	31:11		reserved			0	0x00	Soft	ware sho	ould not	rely on tl	ne value	of a rese	erved bit	. To prov	vide				
								compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.												
	10		OEM	IS	R	0	0	UAF	UART Overrun Error Masked Interrupt Status											
								Give	Gives the masked interrupt state of this interrupt.											
	9		BEM	21	RO		0	IΙΔF	UART Break Error Masked Interrupt Status											
	5											tate of th		nt						
	_				_	_	_				•			pt.						
	8		PEM	RO		0		UART Parity Error Masked Interrupt Status Gives the masked interrupt state of this interrupt.												
								Give	es the ma	asked in	terrupt s	tate of th	is interru	pt.						
7			FEM	IS	R	0	0	UAF	UART Framing Error Masked Interrupt Status											
								Give	es the m	asked in	terrupt s	tate of th	is interru	pt.						
	6		RTMIS			0	0	UART Receive Time-Out Masked Interrupt Status												
								Give	es the m	asked in	terrupt s	tate of th	is interru	pt.						
	5		ТХМ	R	0	0	UART Transmit Masked Interrupt Status													
								Give	Gives the masked interrupt state of this interrupt.											
	4		RXMIS			RO		UAF	UART Receive Masked Interrupt Status											
								Gives the masked interrupt state of this interrupt.												
	2.0		r000-	vod	–	0	0				•				To are:	ido				
	3:0		reserved			0	0	com	Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.											

Register 13: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

ART ART ART	0 base: 0 1 base: 0 2 base: 0	x4000.C x4000.C	0000	(IICK)														
	0x044 V1C, rese	et 0x000	0.000															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
								rese	rved									
pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Γ	10	14	reserved	12	1	OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC		r –	rved			
pe	RO	RO	RO	RO	RO	W1C	W1C	W1C	W1C	W1C	W1C	W1C	RO	RO	RO	RO		
set	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bi	t/Field		Nam	е	Ту	pe	Reset	Des	cription									
31:11			reserv	R	0	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.											
10			OEIC		W	1C	0	0 Overrun Error Interrupt Clear										
								The OEIC values are defined as follows:										
								Valu	ue Desc	ription								
								0 No effect on the interrupt.										
								1	Clea	rs interru	ıpt.							
	9		BEIC	2	W	1C	0	Brea	ak Error	Interrupt	Clear							
								The BEIC values are defined as follows:										
								Valu	ue Desc	ription								
								0	No e	ffect on f	the interr	upt.						
								1	Clea	rs interru	upt.							
	8		PEIC)	W	1C	0	Pari	ty Error I	nterrupt	Clear							
								The	PEIC Va	lues are	e defined	as follov	WS:					
								Value Description										
								0	No e	ffect on f	the interi	upt.						
								1	~	rs interru								

Bit/Field	Name	Туре	Reset	Description
7	FEIC	W1C	0	Framing Error Interrupt Clear
				The FEIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
6	RTIC	W1C	0	Receive Time-Out Interrupt Clear
				The RTIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
5	TXIC	W1C	0	Transmit Interrupt Clear
				The TXIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
4	RXIC	W1C	0	Receive Interrupt Clear
				The RXIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 14: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFD0 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					•		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							PII	D4	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	8it/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	tware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	4	R	0	0x0000		RT Periph		0		ne prese	nce of th	is periph	neral.

Register 15: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					т т	rese	erved		1	1			1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		r r			ſ	T	I Pli	D5	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ıe	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with fut	ure prod		value of	a reser	it. To prov ved bit sł	
	7:0		PID	5	R	0	0x0000	UAF	RT Peripl	neral ID	Register	[15:8]				
								Can	be used	l by soft	ware to i	dentify th	ne prese	nce of t	nis periph	ieral.

Register 16: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFD8 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					•		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							PII	D6	•	•	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	8it/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	tware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	6	R	0	0x0000	UAF	RT Periph	neral ID	Register	[23:16]	·		is periph	neral.

Register 17: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				r r	rese	rved	1		1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	T	rese	rved		т т			I		l Pli	D7	r	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ıe	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0	com	patibility	/ with futu	ure proc	the value lucts, the dify-write	value of	f a reser	•	
	7:0		PID	7	R	0	0x0000	UAF	RT Perip	heral ID	Registe	r[31:24]				
								Can	be use	d by softw	vare to	identify th	ie prese	nce of tl	nis peripł	neral.

Register 18: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFE0 Type RO, reset 0x0000.0011

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							г т	rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							PI	D0	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	tware sho npatibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	0	R	0	0x11	UAF	RT Peripl	neral ID	Register	[7:0]				
								Can	be used	l by soft	vare to i	dentify th	ne prese	nce of th	is periph	neral.

Register 19: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				1 I	rese	rved	1	1	1		1	1	,
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved					1	1	PI	D1	1	I	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with fut	ure prod	the value lucts, the dify-write	value of	f a reser	•	
	7:0		PID	1	R	0	0x00	UAF	RT Perip	heral ID	Registe	r[15:8]				
								Can	be use	d by soft	ware to	identify th	ie prese	nce of t	his peripł	neral.

Register 20: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					•		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							PI	D2	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
E	8it/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	2	R	0	0x18	UAF	RT Peripł	neral ID	Register	[23:16]				
								Can	be used	l by soft	ware to i	dentify th	ne prese	nce of th	is periph	neral.

Register 21: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	rved	1		1		I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1 1			I		PI	D3	1	Ĩ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
E	Bit/Field		Nan	ıe	Туј	be	Reset	Des	cription							
	31:8		reser	ved	R	C	0x00	com	patibility	/ with futu	ure proc	the value lucts, the dify-write	value of	a reser	•	
	7:0		PID	3	R	С	0x01	UAF	RT Perip	heral ID	Registe	r[31:24]				
								Can	be used	d by softw	vare to	identify th	ie prese	nce of tl	his periph	neral.

Register 22: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 0 (UARTPCellID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					1		
Type	RO	RO	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO	RO 0	RO	RO 0	RO 0	RO
Reset	0	0					0				0	0	0		U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							CII	D0	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	red	R	0	0x00	com	ware sho patibility served ac	with futu	ire produ	ucts, the	value of	a reserv	•	
	7:0		CID	0	R	0	0x0D	UAF	RT Prime	Cell ID F	Register[[7:0]				
								Prov	vides sof	tware a	standard	l cross-p	eriphera	l identific	cation sy	stem.

Register 23: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 1 (UARTPCellID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1 I	rese	rved	1				1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1 1			1	ſ	CII	D1	T	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	patibility	with futu	ure proc	the value lucts, the dify-write	value of	f a reser	•	
	7:0		CID	1	R	0	0xF0	UAF	RT Prime	eCell ID F	Register	[15:8]				
								Prov	vides so	ftware a	standar	d cross-p	eriphera	ıl identif	ication sy	vstem.

298

Register 24: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 2 (UARTPCelIID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					1		
Type	RO	RO	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO	RO 0	RO	RO 0	RO 0	RO
Reset	0	0					0				0	0	0		U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							CII	D2	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	red	R	0	0x00	com	ware sho patibility served ac	with futu	ire produ	ucts, the	value of	a reserv	•	
	7:0		CID	2	R	0	0x05	UAF	RT Prime	Cell ID F	Register[23:16]				
								Prov	vides sof	tware a	standard	l cross-p	eriphera	l identific	cation sy	stem.

Register 25: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 3 (UARTPCellID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 I	rese	erved		1			,	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		1 I			ſ	I	CII	D3	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	patibility	with fut	ure prod		value of	a reser	it. To prov ved bit sł	
	7:0		CID	3	R	0	0xB1	UAF	RT Prime	Cell ID	Register	[31:24]				
								Prov	vides sof	tware a	standard	d cross-p	eriphera	l identif	cation sy	stem.

13 Synchronous Serial Interface (SSI)


The Stellaris[®] microcontroller includes two Synchronous Serial Interface (SSI) modules. Each SSI is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

Each Stellaris[®] SSI module has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

13.1 Block Diagram

Figure 13-1. SSI Module Block Diagram



13.2 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with

internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

13.2.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the input clock (FSysClk). The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 320). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control0** (SSICR0) register (see page 313).

The frequency of the output clock SSIClk is defined by:

```
SSIClk = FSysClk / (CPSDVSR * (1 + SCR))
```

Note: Although the SSIClk transmit clock can theoretically be 25 MHz, the module may not be able to operate at that speed. For master mode, the system clock must be at least two times faster than the SSIClk. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 421 to view SSI timing parameters.

13.2.2 FIFO Operation

13.2.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 317), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

13.2.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

13.2.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask** (**SSIIM**) register (see page 321). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 323 and page 324, respectively).

13.2.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.

For Texas Instruments synchronous serial frame format, the SSIFSS pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIC1k, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

13.2.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 13-2 on page 304 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.





Figure 13-2. TI Synchronous Serial Frame Format (Single Transfer)

In this mode, SSIClk and SSIFSS are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIC1k. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIC1k after the LSB has been latched.

Figure 13-3 on page 304 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.

Figure 13-3. TI Synchronous Serial Frame Format (Continuous Transfer)



13.2.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFSS signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSIClk pin. If the SPO bit is High, a steady state High value is placed on the SSIClk pin when data is not being transferred.

SPH Phase Control Bit


The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

13.2.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 13-4 on page 305 and Figure 13-5 on page 305.

SSICIk SSIFss SSIFss SSIFx MSB SSIRx
Figure 13-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0

Note: Q is undefined.





In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIClk master clock pin goes High after one further half SSIClk period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFSS signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its

serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFSS pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFSS pin is returned to its idle state one SSICIk period after the last bit has been captured.

13.2.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 13-6 on page 306, which covers both single and continuous transfers.




Figure 13-6. Freescale SPI Frame Format with SPO=0 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSICIk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIClk signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

13.2.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 13-7 on page 307 and Figure 13-8 on page 307.




Figure 13-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0





Figure 13-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one further half SSIC1k period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSICIk period after the last bit has been captured.

13.2.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 13-9 on page 308, which covers both single and continuous transfers.

SSICIk						
SSIFss					 	/
SSIRx—	(Q) _ MSB)	χ	Х	4 to 16 bits-	X	LSB Q
SSITx	MSB (X	Х	X	χ	LSB

Figure 13-9. Freescale SPI Frame Format with SPO=1 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSICIK is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSICIk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFss line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFSS pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

13.2.4.7 MICROWIRE Frame Format

Figure 13-10 on page 309 shows the MICROWIRE frame format, again for a single frame. Figure 13-11 on page 310 shows the same format when back-to-back frames are transmitted.




Figure 13-10. MICROWIRE Frame Format (Single Frame)

MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line **SSITx** is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFSS causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFSS remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIClk after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFSS line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIC1k, after the LSB of the frame has been latched into the SSI.






Figure 13-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 13-12 on page 310 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.





13.3 Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the RCGC1 register.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
 - a. For master operations, set the **SSICR1** register to 0x0000.0000.
 - b. For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
 - c. For slave mode (output disabled), set the SSICR1 register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the SSICPSR register.

- 4. Write the **SSICR0** register with the following configuration:
 - Serial clock rate (SCR)
 - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
 - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
 - The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
1x106 = 20x106 / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the SSICR1 register is disabled.
- 2. Write the SSICR1 register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- 4. Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

13.4 Register Map

Table 13-1 on page 312 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

- SSI0: 0x4000.8000
- SSI1: 0x4000.9000
- Note: The SSI must be disabled (see the SSE bit in the SSICR1 register) before any of the control registers are reprogrammed.

Table 13-1. SSI Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	SSICR0	R/W	0x0000.0000	SSI Control 0	313
0x004	SSICR1	R/W	0x0000.0000	SSI Control 1	315
0x008	SSIDR	R/W	0x0000.0000	SSI Data	317
0x00C	SSISR	RO	0x0000.0003	SSI Status	318
0x010	SSICPSR	R/W	0x0000.0000	SSI Clock Prescale	320
0x014	SSIIM	R/W	0x0000.0000	SSI Interrupt Mask	321
0x018	SSIRIS	RO	0x0000.0008	SSI Raw Interrupt Status	323
0x01C	SSIMIS	RO	0x0000.0000	SSI Masked Interrupt Status	324
0x020	SSIICR	W1C	0x0000.0000	SSI Interrupt Clear	325
0xFD0	SSIPeriphID4	RO	0x0000.0000	SSI Peripheral Identification 4	326
0xFD4	SSIPeriphID5	RO	0x0000.0000	SSI Peripheral Identification 5	327
0xFD8	SSIPeriphID6	RO	0x0000.0000	SSI Peripheral Identification 6	328
0xFDC	SSIPeriphID7	RO	0x0000.0000	SSI Peripheral Identification 7	329
0xFE0	SSIPeriphID0	RO	0x0000.0022	SSI Peripheral Identification 0	330
0xFE4	SSIPeriphID1	RO	0x0000.0000	SSI Peripheral Identification 1	331
0xFE8	SSIPeriphID2	RO	0x0000.0018	SSI Peripheral Identification 2	332
0xFEC	SSIPeriphID3	RO	0x0000.0001	SSI Peripheral Identification 3	333
0xFF0	SSIPCellID0	RO	0x0000.000D	SSI PrimeCell Identification 0	334
0xFF4	SSIPCellID1	RO	0x0000.00F0	SSI PrimeCell Identification 1	335
0xFF8	SSIPCellID2	RO	0x0000.0005	SSI PrimeCell Identification 2	336
0xFFC	SSIPCellID3	RO	0x0000.00B1	SSI PrimeCell Identification 3	337

13.5 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

Register 1: SSI Control 0 (SSICR0), offset 0x000

SSICR0 is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

SSI	Control	I 0 (SSI	CR0)													
SSI1 Offse	base: 0x4 base: 0x4 t 0x000	4000.900	0													
Туре	R/W, rese 31	et 0x0000 30	29 29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1			1	r		1 1		erved				1	1	i i i i i i i i i i i i i i i i i i i	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		[I	S	I CR	[1 1		SPH	SPO	FI	RF		D	I SS	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	0	0x00	con	tware sho npatibility served ac	with futu	ire prodi	ucts, the	value of	a reserv		
	15:8		SC	R	R/	W	0x0000	SSI	Serial C	lock Rate	e					
									value so SSI. The			erate the	e transm	iit and re	ceive bit	rate of
								BR=	FSSICI	k/(CPSI	OVSR *	(1 + 5	SCR))			
									ere CPSD CPSR re						med in t	he
	7		SPI	Н	R/	W	0	SSI	Serial C	lock Pha	se					
								This	s bit is on	ly applic	able to t	he Frees	scale SP	I Format		
								it to eith	SPH con change er allowir ture edge	state. It h ng or not	has the r	nost imp	act on th	ne first bi	it transm	itted by
									en the SP PH is 1, d			•			0	
	6		SPO	0	R/	W	0	SSI	Serial C	lock Pola	arity					
								This	s bit is on	ly applic	able to t	he Frees	scale SP	I Format		
								SSI	en the SI Clk pin. Clk pin	If SPO is	1, a ste	ady stat	e High v	alue is p		

Bit/Field	Name	Туре	Reset	Description
5:4	FRF	R/W	0x0	SSI Frame Format Select
				The FRF values are defined as follows:
				Value Frame Format
				0x0 Freescale SPI Frame Format
				0x1 Texas Intruments Synchronous Serial Frame Format
				0x2 MICROWIRE Frame Format
				0x3 Reserved
3:0	DSS	R/W	0x00	SSI Data Size Select
				The DSS values are defined as follows:
				Value Data Size
				0x0-0x2 Reserved
				0x3 4-bit data
				0x4 5-bit data
				0x5 6-bit data
				0x6 7-bit data
				0x7 8-bit data
				0x8 9-bit data
				0x9 10-bit data
				0xA 11-bit data
				0xB 12-bit data
				0xC 13-bit data
				0xD 14-bit data
				0xE 15-bit data
				0xF 16-bit data

Register 2: SSI Control 1 (SSICR1), offset 0x004

SSICR1 is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

SSI	Control	1 (SSI	CR1)													
SSI1 Offse	base: 0x4 base: 0x4 t 0x004	000.900	0													
Туре	R/W, rese	30 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[ľ		1 I			-	т т	rese	rved		r i	r	1	r		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						res	erved				1		SOD	MS	SSE	LBM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	е	Ту	ре	Reset	Des	cription							
	31:4		reserv	red	R	0	0x00	com	patibility	with futu	ure produ	ucts, the	of a resolution of a resolutio	a reserv	•	
	3		SOE)	R/	W	0	SSI	Slave M	ode Out	put Disal	ble				
	3 SOD R/W 0 SSI Slave Mode Output Disable This bit is relevant only in the Slave mode (MS=1). In multiple-sla systems, it is possible for the SSI master to broadcast a messag slaves in the system while ensuring that only one slave drives dat the serial output line. In such systems, the TXD lines from multiple could be tied together. To operate in such a system, the SOD bit is configured so that the SSI slave does not drive the SSITx pin. The SOD values are defined as follows:								ge to all ata onto e slaves							
								Valı	ue Desc	rintion						
								0			SSITx	output ir	n Slave C	Dutput m	ode.	
								1	SSI r	nust not	drive the	SSITx	output ir	n Slave r	node.	
	2		MS		R/	W	0	SSI	Master/S	Slave Se	lect					
									bit sele is disabl			ve mode	e and car	n be moo	lified onl	y when
								The	MS value	es are de	efined as	s follows:	:			
								Valu	ue Desc	ription						
								0	Devi	ce config	jured as	a maste	r.			
								1	Devi	ce config	jured as	a slave.				

Bit/Field	Name	Туре	Reset	Description
1	SSE	R/W	0	SSI Synchronous Serial Port Enable Setting this bit enables SSI operation. The SSE values are defined as follows:
				 Value Description SSI operation disabled. SSI operation enabled. Note: This bit must be set to 0 before any control registers are reprogrammed.
0	LBM	R/W	0	SSI Loopback Mode Setting this bit enables Loopback Test mode. The LBM values are defined as follows: Value Description 0 Normal serial port operation enabled.

1 Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

Register 3: SSI Data (SSIDR), offset 0x008

SSIDR is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITx pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

SSI0 SSI1 Offse	Data (S base: 0x4 base: 0x4 t 0x008 R/W, rese	1000.8000 1000.9000	D													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ı T		1				т т	rese	rved			1			1	·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1				· · ·		1 1	DA				-			· · ·	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:16		reserv	ved	R	0	0x0000	com	patibility	with futu	ure produ	ucts, the	of a reso value of operatio	a reserv	•	
	15:0		DAT	A	R/	W	0x0000	SSI	Receive	/Transm	it Data					
									ad opera smit FIF		ds the re	eceive FI	FO. A w	rite oper	ation wri	tes the
								~ ~								

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

Register 4: SSI Status (SSISR), offset 0x00C

SSISR is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

SSI	Status (SSISR	R)													
SSI1 Offse	base: 0x4 base: 0x4 et 0x00C RO, reset	000.900	0													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		r 1		1	ſ	r r	rese	rved			l I		1	r	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						reserved						BSY	RFF	RNE	TNF	TFE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	R0 1
	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
E	Bit/Field		Nam	ie	Ту	/pe	Reset	Des	cription							
	31:5		reserv	/ed	F	80	0x00	com		with futu	ire prodi	ucts, the	value of	erved bit f a reserv on.	•	
	4		BSY	Y	F	RO	0	SSI	Busy Bit							
								The	BSY valu	ues are o	defined a	as follows	S:			
								Val	ue Desc	ription						
								0	SSI i	s idle.						
								1		s current mit FIFC			nd/or red	ceiving a	frame, c	or the
	3		RFF	=	F	80	0	SSI	Receive	FIFO Fu	ıll					
								The	RFF valu	ues are o	defined a	as follows	s:			
								Val	ue Desc	ription						
								0		ive FIFC) is not f	ull.				
								1	Rece	ive FIFC) is full.					
	2		RNF	=	F	20	0	SSI	Receive	FIFO N	ot Empty	1				
	_					-	2		RNE valu				s:			
								Val	ue Desc	ription						
								0	Rece	ive FIFC) is emp	ty.				
								1	Rece	ive FIFC) is not e	empty.				
				=	Я			pres SSI The Val 0 1 SSI The Val 0 SSI The Val 0 Val 0	Receive Receive RECEIVE RECEIVE RECEIVE RECEIVE RECEIVE RECEIVE RECEIVE RECEIVE RECEIVE RECEIVE RECEIVE RECEIVE RECEIVE RECEIVE RECEIVE RECEIVE	ription s idle. s current mit FIFO FIFO Fu ues are o ription ive FIFO FIFO No ues are o ription vive FIFO	ead-mod defined a ly transr) is not e ull defined a) is full. ot Empty defined a) is empt	ty.	operations: nd/or rec	on.		

Bit/Field	Name	Туре	Reset	Description
1	TNF	RO	1	SSI Transmit FIFO Not Full
				The $\ensuremath{\mathtt{TNF}}$ values are defined as follows:
				Value Description
				0 Transmit FIFO is full.
				1 Transmit FIFO is not full.
0	TFE	R0	1	SSI Transmit FIFO Empty
				The $\ensuremath{\mathtt{TFE}}$ values are defined as follows:
				Value Description
				0 Transmit FIFO is not empty.

1

Transmit FIFO is empty.

Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

SSICPSR is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

SSI	Clock F	Prescal	e (SSIC	PSR)												
SSI1 Offse	base: 0x4 base: 0x4 t 0x010 R/W, rese	4000.900	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	ſ	I	1 1	1		г г	rese	rved	r	r	i -	1	1	ſ	î 🔤
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		T	rese	ved		г т			I	I	CPS	DVSR	I		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset E	⁰ Bit/Field	0	o Nam	0 ne	^о Туן	o De	0 Reset	0 Des	0 cription	0	0	0	0	0	0	0
	31:8		reserv	ved	R	С	0x00	com	patibility	with futu	ure prod	ucts, the	of a res value of operatio	a reserv	•	vide nould be
	7:0		CPSD	VSR	R/	W	0x00	SSI	Clock P	rescale [Divisor					
													from 2 to			on the

Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

SSI0 SSI1 Offse	Interrup base: 0x4 base: 0x4 et 0x014 R/W, rese	4000.800 4000.900	0	1)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1		1	1 1	rese	rved		1	1			1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							erved		1				ТХІМ	RXIM	RTIM	RORIM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:4		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	ucts, the	of a res value of operatio	a reserv	•	vide nould be
	3		TXI	М	R/	W	0		Transmi		•					
									ue Desc TX F	ription IFO half	-full or le	ss condi	ition inte	•		ed.
	2		RXI	М	R/	W	0	SSI	Receive	FIFO In	terrupt N	/lask				
								The	RXIM Va	alues are	e defined	as follo	WS:			
									ue Desc	•						
								0 1					dition int dition int	•		
	1		RTI	М	R/	W	0	SSI	Receive	Time-O	ut Interru	upt Mask	ζ.			
								The	RTIM Vá	alues are	e defined	as follo	ws:			
									ue Desc	•						
								0 1				•	masked. not masl			

Bit/Field	Name	Туре	Reset	Description
0	RORIM	R/W	0	SSI Receive Overrun Interrupt Mask The RORIM values are defined as follows:
				Value Description 0 RX FIFO overrun interrupt is masked.

1 RX FIFO overrun interrupt is not masked.

Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

SSI Raw Interrupt Status (SSIRIS)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x018 Type RO, reset 0x0000.0008

71	-,																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[reserved														1			
[1			lesei	veu				1					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			1			res	erved			1		1	TXRIS	RXRIS	RTRIS	RORRIS		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0		
Bit/Field			Nam	Type Re		Reset	Desc	Description										
31:4			reserv	RO		0x00	Soft	Software should not rely on the value of a reserved bit. To provide										
			10301					compatibility with future products, the value of a reserved bit. To provide										
									preserved across a read-modify-write operation.									
									· · · · · · · · · · · · · · · · · · ·									
3			TXR	RO		1	SSI	SSI Transmit FIFO Raw Interrupt Status										
									Indicates that the transmit FIFO is half full or less, when set.									
								Indic	ates that	at the trai	nsmit FI	FO is ha	If full or I	ess, whe	en set.			
2			RXR	RO		0	SSI Receive FIFO Raw Interrupt Status											
2					KU		331	SSI Receive FIFO Raw Interrupt Status										
									Indicates that the receive FIFO is half full or more, when set.									
1			RTR	R	RO		SSI	SSI Receive Time-Out Raw Interrupt Status										
							Indic	Indicates that the receive time-out has occurred, when set.										
								indic	, -									
0			RORRIS			RO 0		SSI	SSI Receive Overrun Raw Interrupt Status									
									Indicates that the receive FIFO has overflowed, when set.									
											0.1011	0 1.00 0		a,on				

Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The **SSIMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

SSI Masked Interrupt Status (SSIMIS)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x01C Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	reserved														1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
10001	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
[reserved			1						RXMIS	RTMIS	RORMIS			
Т уре	RO	RO	RO	RO	I RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
Bit/Field			Name Type			Reset	Des	Description											
31:4			reserved		RO		0		Software should not rely on the value of a reserved bit. To provide										
									compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
3			TXMIS		RO		0	SSI	SSI Transmit FIFO Masked Interrupt Status										
								Indic	ates tha	at the tra	nsmit FIF	O is ha	f full or l	ess, whe	en set.				
2			RXMIS		RO		0	SSI	SSI Receive FIFO Masked Interrupt Status										
								Indic	Indicates that the receive FIFO is half full or more, when set.										
1			RTM	RO		0	551	SSI Receive Time-Out Masked Interrupt Status											
			ITTMIS						Indicates that the receive time-out has occurred, when set.										
			RORMIS					maic	חוטוכמנכס נחמו נחס דכוכועל נוחכיטנו חמז טנכעודכע, שחכון זכן.										
	0				R	RO		SSI	SSI Receive Overrun Masked Interrupt Status										
									Indicates that the receive FIFO has overflowed, when set.										

Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI0 SSI1 Offse	Interrup base: 0x4 base: 0x4 t 0x020 W1C, res	000.800 000.900	0	R)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'		1	•		•		rese	rved	1	•					'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1	1		I	reserv	ved		1	1				RTIC	RORIC
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	W1C	W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	iit/Field 31:2 1		Nan resen RTI	ved	R	pe O 1C	Reset 0x00 0	Soft com pres SSI The	patibility erved a Receive RTIC va ue Deso No e	v with fut cross a r Time-O alues are cription	ure produ ead-mod ut Interru e defined	ucts, the dify-write upt Clear as follov		a reserv		
	0		ROR	NC	W	1C	0	The	RORIC Ue Desc No e	values a	n Interrup re define interrupt.	d as folle	ows:			

Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			T				1 1	rese	rved	1		, ,		T	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Neset				-	-							-			0	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	. 1	0
			1	rese	rved		1 1			I		PI	D4	I	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ıe	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure prod	the value lucts, the dify-write	value of	f a reser		
	7:0		PID	4	R	0	0x00	SSI	Periphe	ral ID Re	gister[7	:0]				
								Can	be used	d by soft	ware to i	identify th	e prese	nce of th	nis periph	neral.

Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 5 (SSIPeriphID5)

reserved

PID5

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFD4

31:8

7:0

Type RO, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 6 4 7 5 PID5 reserved RO RO RO Туре RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Name Туре Reset Description

0x00

RO

RO

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

19

RO

0

3

RO

0

18

RO

0

2

RO

0

17

RO

0

1

RO

0

16

RO

0

0

RO

0

0x00 SSI Peripheral ID Register[15:8]

Can be used by software to identify the presence of this peripheral.

Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		T				1 1	rese	rved	1				1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved		1 1			1		PI	06	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	Bit/Field Name 31:8 reserved					0	0x00	com	patibility	y with futu	ure prod	he value ucts, the dify-write	value o	f a reser	•	
	7:0		PID	6	R	0	0x00		•	eral ID Re	• •	•	0 01050	anco of th	nic norint	oral
								Can	be use	u by som	vale to I	dentify th	e prese	ence of th	iis peripr	ierai.

Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ĺ		1 1		l l		1 1	rese	rved	I	1	1 1		1	Í	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		1 1			1	1	PI	70	T	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Тур	ре	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x00	com	patibility	with futu	ure prod	the value ucts, the dify-write	value of	f a reser	•	
	7:0		PID	7	R	С	0x00	SSI	Periphe	ral ID Re	egister[3	1:24]				
								Can	be used	d by soft	ware to	identify th	e prese	nce of tl	nis periph	neral.

Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFE0 Type RO, reset 0x0000.0022

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			T				, ,	rese	rved	T	r	1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		1 1			1	1	PI		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1	RO 0
E	3it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	Bit/Field Name 31:8 reserved						0	com	patibility	/ with futu	ure prod	the value lucts, the dify-write	value o	f a resei		
	7:0		PID	0	R	0	0x22	SSI	Periphe	ral ID Re	egister[7	:0]				
								Can	be use	d by soft	ware to	identify th	e prese	ence of t	his perip	neral.

Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1					rese	erved					1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		I	rese	rved		r r					PI	D1	1	r	$\overline{}$
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	patibility	with futu	ire produ	ne value ucts, the lify-write	value of	f a reserv	•	
	7:0		PID	1	R	0	0x00		Peripher		• •	5:8] dentify th	e prese	nce of th	is periph	ieral.

Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	rved	T		1		T	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Neset				-	-	-						-			0	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	. 1	0
			•	rese	rved					I		PI	D2	I	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	patibility	/ with futu	ure prod	the value ucts, the dify-write	value o	f a reser		
	7:0		PID	2	R	0	0x18	SSI	Periphe	ral ID Re	gister [2	23:16]				
7:0 PID2 RO 0x18									be use	d by soft	ware to i	identify th	e prese	nce of th	nis periph	neral.

332

Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	i	1			1 1	rese	rved	i	1	ì		Î	Î	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved		1 1			1	1	PI	53	I	I	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	patibility	y with futu	ure prod	the value lucts, the dify-write	value o	f a reser		
	7:0		PID	3	R	0	0x01			eral ID Re	• •	31:24] identify th	e prese	nce of t	his peripł	neral.

Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 0 (SSIPCellID0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		1	1	т т	rese	rved		1			1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	rese	rved	r				r	1	CI	D0	1	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with fut	ure produ	he value ucts, the dify-write	value of	a reserv	•	vide nould be
	7:0		CID	0	R	0	0x0D				gister [7: standard	:0] I cross-p	eriphera	l identific	cation sv	rstem.

Register 19: SSI PrimeCell Identification 1 (SSIPCelIID1), offset 0xFF4

The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 1 (SSIPCellID1)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			, ,		ľ		1 1	rese	rved	1				1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved					1	ſ	CII	D1	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
E	Bit/Field		Nam	e	Тур	be	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value o	f a reser	•	
	7:0		CID	1	R	С	0xF0	SSI	PrimeCe	ell ID Reg	gister [1	5:8]				
								Pro	ides sof	ftware a	standard	d cross-p	eriphera	al identifi	cation sy	rstem.

July 26, 2008

Register 20: SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8

The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFF8 Type RO, reset 0x0000.0005

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 6 4 2 0 7 5 3 1 CID2 reserved RO RO RO RO RO Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 Bit/Field Name Туре Reset Description RO 0x00 31:8 reserved Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 CID2 RO 0x05 SSI PrimeCell ID Register [23:16] Provides software a standard cross-peripheral identification system.

336

Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFFC Type RO, reset 0x0000.00B1

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1		1		rese	rved		1		1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber				-					-						0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	1	rese	erved	•					1	CI	D3	•		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with fut	ure produ	he value ucts, the dify-write	value of	a reserv	•	
	7:0		CID	3	R	0	0xB1	SSI	PrimeCe	ell ID Re	gister [3 ⁻	1:24]				
								Prov	vides sof	tware a	standard	l cross-p	eriphera	l identific	ation sv	stem.

14 Inter-Integrated Circuit (I²C) Interface

The Inter-Integrated Circuit (I^2C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL), and interfaces to external I^2C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I^2C bus may also be used for system testing and diagnostic purposes in product development and manufacture. The LM3S1911 microcontroller includes two I^2C modules, providing the ability to interact (both send and receive) with other I^2C devices on the bus.

Devices on the I²C bus can be designated as either a master or a slave. Each Stellaris[®] I²C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. There are a total of four I²C modes: Master Transmit, Master Receive, Slave Transmit, and Slave Receive. The Stellaris[®] I²C modules can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I^2C master and slave can generate interrupts; the I^2C master generates interrupts when a transmit or receive operation completes (or aborts due to an error) and the I^2C slave generates interrupts when data has been sent or requested by a master.

14.1 Block Diagram





Figure 14-1. I²C Block Diagram

14.2 Functional Description

Each I²C module is comprised of both master and slave functions which are implemented as separate peripherals. For proper operation, the SDA and SCL pins must be connected to bi-directional open-drain pads. A typical I²C bus configuration is shown in Figure 14-2 on page 339.

See "I²C" on page 420 for I²C timing diagrams.

Figure 14-2. I²C Bus Configuration



14.2.1 I²C Bus Functional Overview


The I²C bus uses only two signals: SDA and SCL, named I2CSDA and I2CSCL on Stellaris[®] microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line. The bus is considered idle when both lines are high.

Every transaction on the I²C bus is nine bits long, consisting of eight data bits and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition, described in "START and STOP Conditions" on page 339) is unrestricted, but each byte has to be followed by an acknowledge bit, and data must be transferred MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

14.2.1.1 START and STOP Conditions


The protocol of the I^2C bus defines two states to begin and end a transaction: START and STOP. A high-to-low transition on the SDA line while the SCL is high is defined as a START condition, and a low-to-high transition on the SDA line while SCL is high is defined as a STOP condition. The bus is considered busy after a START condition and free after a STOP condition. See Figure 14-3 on page 339.






14.2.1.2 Data Format with 7-Bit Address

Data transfers follow the format shown in Figure 14-4 on page 340. After the START condition, a slave address is sent. This address is 7-bits long followed by an eighth bit, which is a data direction bit (R/S bit in the **I2CMSA** register). A zero indicates a transmit operation (send), and a one indicates a request for data (receive). A data transfer is always terminated by a STOP condition generated by the master, however, a master can initiate communications with another device on the bus by generating a repeated START condition and addressing another slave without first generating a STOP condition. Various combinations of receive/send formats are then possible within a single transfer.



The first seven bits of the first byte make up the slave address (see Figure 14-5 on page 340). The eighth bit determines the direction of the message. A zero in the R/S position of the first byte means that the master will write (send) data to the selected slave, and a one in this position means that the master will receive data from the slave.

Figure 14-5. R/S Bit in First Byte




14.2.1.3 Data Validity

The data on the SDA line must be stable during the high period of the clock, and the data line can only change when SCL is low (see Figure 14-6 on page 340).

Figure 14-6. Data Validity During Bit Transfer on the I²C Bus

Figure 14-4. Complete Data Transfer with a 7-Bit Address



14.2.1.4 Acknowledge

All bus transactions have a required acknowledge clock cycle that is generated by the master. During the acknowledge cycle, the transmitter (which can be the master or slave) releases the SDA line. To acknowledge the transaction, the receiver must pull down SDA during the acknowledge clock cycle. The data sent out by the receiver during the acknowledge cycle must comply with the data validity requirements described in "Data Validity" on page 340.

When a slave receiver does not acknowledge the slave address, SDA must be left high by the slave so that the master can generate a STOP condition and abort the current transfer. If the master device is acting as a receiver during a transfer, it is responsible for acknowledging each transfer made by the slave. Since the master controls the number of bytes in the transfer, it signals the end of data to the slave transmitter by not generating an acknowledge on the last data byte. The slave transmitter must then release SDA to allow the master to generate the STOP or a repeated START condition.

14.2.1.5 Arbitration

A master may start a transfer only if the bus is idle. It's possible for two or more masters to generate a START condition within minimum hold time of the START condition. In these situations, an arbitration scheme takes place on the SDA line, while SCL is high. During arbitration, the first of the competing master devices to place a '1' (high) on SDA while another master transmits a '0' (low) will switch off its data output stage and retire until the bus is idle again.

Arbitration can take place over several bits. Its first stage is a comparison of address bits, and if both masters are trying to address the same device, arbitration continues on to the comparison of data bits.

14.2.2 Available Speed Modes

The I²C clock rate is determined by the parameters: CLK_PRD, TIMER_PRD, SCL_LP, and SCL_HP.

where:

CLK_PRD is the system clock period

SCL_LP is the low phase of SCL (fixed at 6)

SCL_HP is the high phase of SCL (fixed at 4)

TIMER_PRD is the programmed value in the I²C Master Timer Period (I2CMTPR) register (see page 358).

The I²C clock period is calculated as follows:

SCL_PERIOD = 2*(1 + TIMER_PRD)*(SCL_LP + SCL_HP)*CLK_PRD

For example:

```
CLK_PRD = 50 ns
TIMER_PRD = 2
SCL_LP=6
SCL_HP=4
```

yields a SCL frequency of:

1/T = 333 Khz

Table 14-1 on page 341 gives examples of timer period, system clock, and speed mode (Standard or Fast).

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode
4 Mhz	0x01	100 Kbps	-	-
6 Mhz	0x02	100 Kbps	-	-
12.5 Mhz	0x06	89 Kbps	0x01	312 Kbps
16.7 Mhz	0x08	93 Kbps	0x02	278 Kbps
20 Mhz	0x09	100 Kbps	0x02	333 Kbps
25 Mhz	0x0C	96.2 Kbps	0x03	312 Kbps
33Mhz	0x10	97.1 Kbps	0x04	330 Kbps
40Mhz	0x13	100 Kbps	0x04	400 Kbps

Table 14-1. Examples of I²C Master Timer Period versus Speed Mode

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode
50Mhz	0x18	100 Kbps	0x06	357 Kbps

14.2.3 Interrupts

The I²C can generate interrupts when the following conditions are observed:

- Master transaction completed
- Master transaction error
- Slave transaction received
- Slave transaction requested

There is a separate interrupt signal for the I²C master and I²C slave modules. While both modules can generate interrupts for multiple conditions, only a single interrupt signal is sent to the interrupt controller.

14.2.3.1 I²C Master Interrupts

The I²C master module generates an interrupt when a transaction completes (either transmit or receive), or when an error occurs during a transaction. To enable the I²C master interrupt, software must write a '1' to the I²C Master Interrupt Mask (I2CMIMR) register. When an interrupt condition is met, software must check the ERROR bit in the I²C Master Control/Status (I2CMCS) register to verify that an error didn't occur during the last transaction. An error condition is asserted if the last transaction wasn't acknowledge by the slave or if the master was forced to give up ownership of the bus due to a lost arbitration round with another master. If an error is not detected, the application can proceed with the transfer. The interrupt is cleared by writing a '1' to the I²C Master Interrupt Clear (I2CMICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the **I²C Master Raw Interrupt Status (I2CMRIS)** register.

14.2.3.2 I²C Slave Interrupts

The slave module generates interrupts as it receives requests from an I²C master. To enable the I²C slave interrupt, write a '1' to the I²C Slave Interrupt Mask (I2CSIMR) register. Software determines whether the module should write (transmit) or read (receive) data from the I²C Slave Data (I2CSDR) register, by checking the RREQ and TREQ bits of the I²C Slave Control/Status (I2CSCSR) register. If the slave module is in receive mode and the first byte of a transfer is received, the FBR bit is set along with the RREQ bit. The interrupt is cleared by writing a '1' to the I²C Slave Interrupt Clear (I2CSICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I²C Slave Raw Interrupt Status (I2CSRIS) register.

14.2.4 Loopback Operation

The I²C modules can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LPBK bit in the I²C Master Configuration (I2CMCR) register. In loopback mode, the SDA and SCL signals from the master and slave modules are tied together.


14.2.5 Command Sequence Flow Charts

This section details the steps required to perform the various I^2C transfer types in both master and slave mode.

14.2.5.1 I²C Master Command Sequences

The figures that follow show the command sequences available for the I²C master.









Figure 14-8. Master Single RECEIVE








Figure 14-10. Master Burst RECEIVE




Figure 14-11. Master Burst RECEIVE after Burst SEND





Figure 14-12. Master Burst SEND after Burst RECEIVE

14.2.5.2 I²C Slave Command Sequences

Figure 14-13 on page 349 presents the command sequence available for the I^2C slave.





14.3 Initialization and Configuration

The following example shows how to configure the I^2C module to send a single byte as a master. This assumes the system clock is 20 MHz.

- 1. Enable the I²C clock by writing a value of 0x0000.1000 to the **RCGC1** register in the System Control module.
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register in the System Control module.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register. Also, be sure to enable the same pins for Open Drain operation.
- 4. Initialize the I²C Master by writing the I2CMCR register with a value of 0x0000.0020.
- 5. Set the desired SCL clock speed of 100 Kbps by writing the I2CMTPR register with the correct value. The value written to the I2CMTPR register represents the number of system clock periods in one SCL clock period. The TPR value is determined by the following equation:

TPR = (System Clock / (2 * (SCL_LP + SCL_HP) * SCL_CLK)) - 1; TPR = (20MHz / (2 * (6 + 4) * 100000)) - 1; TPR = 9

Write the I2CMTPR register with the value of 0x0000.0009.

- 6. Specify the slave address of the master and that the next operation will be a Send by writing the **I2CMSA** register with a value of 0x0000.0076. This sets the slave address to 0x3B.
- 7. Place data (byte) to be sent in the data register by writing the **I2CMDR** register with the desired data.
- Initiate a single byte send of the data from Master to Slave by writing the I2CMCS register with a value of 0x0000.0007 (STOP, START, RUN).
- 9. Wait until the transmission completes by polling the I2CMCS register's BUSBSY bit until it has been cleared.

14.4 Register Map

Table 14-2 on page 350 lists the I^2C registers. All addresses given are relative to the I^2C base addresses for the master and slave:

- I²C Master 0: 0x4002.0000
- I²C Slave 0: 0x4002.0800
- I²C Master 1: 0x4002.1000
- I²C Slave 1: 0x4002.1800

Table 14-2. Inter-Integrated Circuit (I²C) Interface Register Map

Offset	Name	Туре	Reset	Description	See page
I ² C Maste	r				
0x000	I2CMSA	R/W	0x0000.0000	I2C Master Slave Address	352
0x004	I2CMCS	R/W	0x0000.0000	I2C Master Control/Status	353
0x008	I2CMDR	R/W	0x0000.0000	I2C Master Data	357
0x00C	I2CMTPR	R/W	0x0000.0001	I2C Master Timer Period	358
0x010	I2CMIMR	R/W	0x0000.0000	I2C Master Interrupt Mask	359
0x014	I2CMRIS	RO	0x0000.0000	I2C Master Raw Interrupt Status	360
0x018	I2CMMIS	RO	0x0000.0000	I2C Master Masked Interrupt Status	361
0x01C	I2CMICR	WO	0x0000.0000	I2C Master Interrupt Clear	362
0x020	I2CMCR	R/W	0x0000.0000	I2C Master Configuration	363
I ² C Slave					i
0x000	I2CSOAR	R/W	0x0000.0000	I2C Slave Own Address	365

Offset	Name	Туре	Reset	Description	See page
0x004	I2CSCSR	RO	0x0000.0000	I2C Slave Control/Status	366
0x008	I2CSDR	R/W	0x0000.0000	I2C Slave Data	368
0x00C	I2CSIMR	R/W	0x0000.0000	I2C Slave Interrupt Mask	369
0x010	I2CSRIS	RO	0x0000.0000	I2C Slave Raw Interrupt Status	370
0x014	I2CSMIS	RO	0x0000.0000	I2C Slave Masked Interrupt Status	371
0x018	I2CSICR	WO	0x0000.0000	I2C Slave Interrupt Clear	372

14.5 Register Descriptions (I²C Master)

The remainder of this section lists and describes the I²C master registers, in numerical order by address offset. See also "Register Descriptions (I2C Slave)" on page 364.

Register 1: I²C Master Slave Address (I2CMSA), offset 0x000

This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Send (Low).

I2C Master Slave Address (I2CMSA)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x000

Type R/W, reset 0x0000.0000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		1		1			rese	rved	1			ı 1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	, I		1	rese	erved					1	1	SA	1	I	1	R/S
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
L	31:8		Nam reserv		Ty R		Reset 0x00	Soft com pres	patibility served a	with futi cross a r	ure prod	ucts, the	value of		•	vide nould be
	7:1		SA	L .	R/	W	0	I ² C	Slave Ac	ddress						
								This	s field sp	ecifies b	its A6 th	rough A() of the s	slave add	dress.	
	0		R/S	6	R/	W	0	Rec	eive/Ser	nd						
								The (Lov		specifies	s if the n	ext opera	ation is a	Receive	e (High)	or Send

Value Description

- 0 Send.
- 1 Receive.

Register 2: I²C Master Control/Status (I2CMCS), offset 0x004

This register accesses four control bits when written, and accesses seven status bits when read.

The status register consists of seven bits, which when read determine the state of the I²C bus controller.

The control register consists of four bits: the RUN, START, STOP, and ACK bits. The START bit causes the generation of the START, or REPEATED START condition.

The STOP bit determines if the cycle stops at the end of the data cycle, or continues on to a burst. To generate a single send cycle, the I^2C Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is set to 0, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the I2CMDR register. When the I^2C module operates in Master receiver mode, the ACK bit must be set normally to logic 1. This causes the I^2C bus controller to send an acknowledge automatically after each byte. This bit must be reset when the I^2C bus controller requires no further data to be sent from the slave transmitter.

Read-Only Status Register

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x004

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	т т			rese	rved	г г		1				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				1	reserved					BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	lit/Field		Nan	ne	Тур	e	Reset	Des	cription							
	31:7		reser	ved	RC)	0x00	com	patibility	ould not r with futu cross a re	re prod	ucts, the	value of	a reserv		
	6		BUSE	SY	RC)	0	Bus	Busy							
								othe		cifies the s he bus is itions.						
	5		IDL	E	RC)	0	I ² C I	dle							
									•	cifies the ne controll			te. If set	t, the cor	ntroller is	idle;
	4		ARBL	.ST	RC)	0	Arbi	tration L	ost						
										cifies the otherwise,				-	e controll	er lost

Bit/Field	Name	Туре	Reset	Description
3	DATACK	RO	0	Acknowledge Data
				This bit specifies the result of the last data operation. If set, the transmitted data was not acknowledged; otherwise, the data was acknowledged.
2	ADRACK	RO	0	Acknowledge Address
				This bit specifies the result of the last address operation. If set, the transmitted address was not acknowledged; otherwise, the address was acknowledged.
1	ERROR	RO	0	Error
				This bit specifies the result of the last bus operation. If set, an error occurred on the last operation; otherwise, no error was detected. The error can be from the slave address not being acknowledged, the transmit data not being acknowledged, or because the controller lost arbitration.
0	BUSY	RO	0	I ² C Busy
				This bit specifies the state of the controller. If set, the controller is busy; otherwise, the controller is idle. When the BUSY bit is set, the other status bits are not valid.

Write-Only Control Register

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000	
I2C Master 1 base: 0x4002.1000	
Offset 0x004	
Type WO, reset 0x0000.0000	

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	г т 1		1 I	rese	rved	1		1	r 1	1	1	
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1			res	erved			1		1	ACK	STOP	START	RUN
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field 31:4		Nan reser		Тур Wi		Reset 0x00	Soft com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	3		AC	K	W	0	0	Data	a Acknow	wledge E	nable					
									-			ata byte t oding in T		0		natically
	2		STC	P	W	0	0	Gen	erate ST	ΓOP						
									-	auses the Table 14	0	ation of th ige 355.	ne STOF	P condition	on. See f	ield

Bit/Field	Name	Туре	Reset	Description
1	START	WO	0	Generate START
				When set, causes the generation of a START or repeated START condition. See field decoding in Table 14-3 on page 355.
0	RUN	WO	0	I ² C Master Enable
				When set, allows the master to send or receive data. See field decoding in Table 14-3 on page 355.

	I2CMSA[0]		I2CMC	S[3:0]		Description
State	R/S	ACK	STOP	START	RUN	
Idle	0	X ^a	0	1	1	START condition followed by SEND (master goes to the Master Transmit state).
	0	Х	1	1	1	START condition followed by a SEND and STOP condition (master remains in Idle state).
	1	0	0	1	1	START condition followed by RECEIVE operation with negative ACK (master goes to the Master Receive state).
	1	0	1	1	1	START condition followed by RECEIVE and STOP condition (master remains in Idle state).
	1	1	0	1	1	START condition followed by RECEIVE (master goes to the Master Receive state).
	1	1	1	1	1	Illegal.
	All other co	mbination	s not listed	are non-op	perations.	NOP.
Master Transmit	Х	Х	0	0	1	SEND operation (master remains in Master Transmit state).
	Х	Х	1	0	0	STOP condition (master goes to Idle state).
	х	х	1	0	1	SEND followed by STOP condition (master goes to Idle state).
	0	Х	0	1	1	Repeated START condition followed by a SEND (master remains in Master Transmit state).
	0	Х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
	1	0	0	1	1	Repeated START condition followed by a RECEIVE operation with a negative ACK (master goes to Master Receive state).
	1	0	1	1	1	Repeated START condition followed by a SEND and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master goes to Master Receive state).
	1	1	1	1	1	Illegal.
	All other co	mbination	s not listed	are non-op	perations.	NOP.

Current	I2CMSA[0]		I2CMC	S[3:0]		Description
State	R/S	ACK	STOP	START	RUN	
Master Receive	х	0	0	0	1	RECEIVE operation with negative ACK (master remains in Master Receive state).
	Х	Х	1	0	0	STOP condition (master goes to Idle state). ^b
	х	0	1	0	1	RECEIVE followed by STOP condition (master goes to Idle state).
	х	1	0	0	1	RECEIVE operation (master remains in Master Receive state).
	Х	1	1	0	1	Illegal.
	1	0	0	1	1	Repeated START condition followed by RECEIVE operation with a negative ACK (master remains in Master Receive state).
	1	0	1	1	1	Repeated START condition followed by RECEIVE and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master remains in Master Receive state).
	0	Х	0	1	1	Repeated START condition followed by SEND (master goes to Master Transmit state).
	0	х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
	All other co	mbinations	s not listed	are non-op	erations.	NOP.

a. An X in a table cell indicates the bit can be 0 or 1.

b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.

Register 3: I²C Master Data (I2CMDR), offset 0x008

This register contains the data to be transmitted when in the Master Transmit state, and the data received when in the Master Receive state.

I2C Master Data (I2CMDR)																		
12C N		base: 0x40 base: 0x40																
Туре	R/W, rese	et 0x0000	0.0000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	reserved																	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	ľ		· · ·	rese	rved		ı ı		DATA									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Field			Nam	Туре		Reset	Des	scription										
31:8			reserv	R	RO 0x00		com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
	7:0		DATA		R/W		0x00		Data Transferred									
1								Data	Data transferred during transaction.									

Register 4: I²C Master Timer Period (I2CMTPR), offset 0x00C

This register specifies the period of the SCL clock.

I2C	Master	Timer I	Period (I2CMTF	PR)															
I2C N Offse	laster 0 b laster 1 b t 0x00C R/W, rese	ase: 0x4	002.1000																	
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
reserved										1		1	1							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
	'			rese	rved			TPR												
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1				
Bit/Field Name Type Reset								Dee	Description											
L			Inall		i y	þe	Reset	Des	Description											
31:8			reserved		RO		0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.											
	7:0		TPR		R/W		0x1	SCL	SCL Clock Period											
								This	This field specifies the period of the SCL clock.											
								SCL	SCL_PRD = 2*(1 + TPR)*(SCL_LP + SCL_HP)*CLK_PRD											
								where:												
						SCL	SCL_PRD is the SCL line period (I ² C clock).													
							TPR	TPR is the Timer Period register value (range of 1 to 255).												
								SCL	SCL_LP is the SCL Low period (fixed at 6).											
								SCL	SCL_HP is the SCL High period (fixed at 4).											

Register 5: I²C Master Interrupt Mask (I2CMIMR), offset 0x010

This register controls whether a raw interrupt is promoted to a controller interrupt.

I2C N I2C N Offse	/laster 0 k /laster 1 k t 0x010	base: 0x4	opt Mask 002.0000 002.1000 0.0000	(I2CMI	IMR)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		ï	1) 	r	r r	rese	rved		Î	r		ï	Ï	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1	Î I		1	ï	1 1	reserved			ì	i		1	1	ІМ		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO 0	RO 0	RO	RO 0	RO	RO	RO	R/W		
	Reset 0 0 Bit/Field		0 0 0 Name		o o Type		0 Reset	0 Dese	o o o o o o o o o O						0			
31:1			reserv	R	0	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
0			IM			IM R/W		Interrupt Mask										
								This bit controls whether a raw interrupt is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted;										

otherwise, the interrupt is masked.

Register 6: I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014

This register specifies whether an interrupt is pending.

I2C Master Raw Interrupt Status (I2CMRIS)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x014 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	reserved												1						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
[1					1	reserved	1		1				1	RIS			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
В	it/Field		Nam	Ту	ре	Reset	Des	Description											
31:1			reserv	R	0	0x00	com	patibility	nould not rely on the value of a reserved bit. To provide y with future products, the value of a reserved bit should be across a read-modify-write operation.										
	0		RIS		RO		0	Raw Interrupt Status											
								This	This bit specifies the raw interrupt state (prior to masking) of the I^2C										

not pending.

master block. If set, an interrupt is pending; otherwise, an interrupt is

360

Register 7: I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018

This register specifies whether an interrupt was signaled.

I2C Master Masked Interrupt Status (I2CMMIS)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x018

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	, , , , , , , , , , , , , , , , , , ,		1	rese	erved		1	1		1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1			1	reserved	1		1	I		1	T	MIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	be	Reset	Des	cription							
	31:1		reser	ved	R	C	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	0		MIS	S	R	С	0		sked Inte	·						
								Thie	hit char	ifiac tha	raw intor	runt etate	a (aftar m	acking)	of the 120	mactor

This bit specifies the raw interrupt state (after masking) of the I²C master block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

Register 8: I²C Master Interrupt Clear (I2CMICR), offset 0x01C

This register clears the raw interrupt.

I2C N I2C N Offse	laster 0 laster 1 t 0x010) base: 0; 1 base: 0;	x4002.000 x4002.100		/ICR)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
1		1	1	1	1	1	1	1	۱. <u> </u>	1	1	1	1	1	1	1
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	•	I	1	1	I	reserved	1	•	1				I	IC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field	d	N	ame	Ţ	уре	Reset	Des	cription							
	31:1		res	erved	F	20	0x00	com	patibility	y with fut	ure pro	the value ducts, the odify-write	e value of	f a reser	•	ovide should be
	0			IC	V	VO	0	Inter	rrupt Cle	ear						
								This	bit conf	trols the	clearing	g of the ra	aw interru	ipt. A wr	ite of 1 c	lears the

interrupt; otherwise, a write of 0 has no affect on the interrupt state. A

read of this register returns no meaningful data.

362

Register 9: I²C Master Configuration (I2CMCR), offset 0x020

This register configures the mode (Master or Slave) and sets the interface for test mode loopback.


I2C N I2C N Offse	Master laster 0 b laster 1 b t 0x020 R/W, rese	ase: 0x40 ase: 0x40	002.1000	(I2CMC	R)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[ſ		I		1	1		rese	rved		1		1	т т		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'		•		rese	rved					SFE	MFE		reserved		LPBK
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:6		reserv	ved	R	0	0x00	com		with fut	ure produ	ucts, the	value o	served bit. f a reserv on.		
	5		SFI	Ξ	R/	W	0	I ² C	Slave Fu	inction E	nable					
									•					perate in mode is		
	4		MF	E	R/	W	0	I ² C	Master F	unction	Enable					
								set,		node is	enabled;	otherwis		perate in ter mode		
	3:1		reserv	ved	R	0	0x00	com		with fut	ure produ	ucts, the	value o	served bit. f a reserv on.		
	0		LPB	К	R/	W	0	l ² C	Loopbac	k						
								Loo	pback m	ode. If s	et, the de	evice is p	out in a	erating nor test mode normally.	e loopba	

14.6 Register Descriptions (I2C Slave)

The remainder of this section lists and describes the I^2C slave registers, in numerical order by address offset. See also "Register Descriptions (I^2C Master)" on page 351.

Register 10: I²C Slave Own Address (I2CSOAR), offset 0x000

This register consists of seven address bits that identify the Stellaris[®] I^2C device on the I^2C bus.



Register 11: I²C Slave Control/Status (I2CSCSR), offset 0x004

This register accesses one control bit when written, and three status bits when read.

The read-only Status register consists of three bits: the FBR, RREQ, and TREQ bits. The First Byte Received (FBR) bit is set only after the Stellaris[®] device detects its own slave address and receives the first data byte from the I²C master. The Receive Request (RREQ) bit indicates that the Stellaris[®] I²C device has received a data byte from an I²C master. Read one data byte from the I²C Slave Data (I2CSDR) register to clear the RREQ bit. The Transmit Request (TREQ) bit indicates that the Stellaris[®] I²C device is addressed as a Slave Transmitter. Write one data byte into the I²C Slave Data (I2CSDR) register to clear the TREQ bit.

The write-only Control register consists of one bit: the DA bit. The DA bit enables and disables the Stellaris[®] I^2C slave operation.

Read-Only Status Register

I2C Slave Control/Status (I2CSCSR)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x004 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1				rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1			reserved						1	FBR	TREQ	RREQ
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:3		reser	ved	R	0	0x00	com	patibility	ould not i with futu cross a re	ire prod	ucts, the	value of	a reserv		
	2		FBI	R	R	0	0	First	Byte R	eceived						
								This	bit is on	at the first ly valid w las been	hen the	RREQ bit	is set, an	d is auto		
								Not	e: Ti	nis bit is r	not used	for slave	e transm	it operat	ions.	
	1		TRE	Q	R	0	0	Trar	ismit Re	quest						
								tran tran	smit req smitter a	cifies the uests. If s and uses to the I2	set, the l clock sti	² C unit h etching	nas been to delay	address the mast	sed as a ter until c	slave lata has

transmit request.

Bit/Field	Name	Туре	Reset	Description
0	RREQ	RO	0	Receive Request This bit specifies the status of the I ² C slave with regards to outstanding receive requests. If set, the I ² C unit has outstanding receive data from the I ² C master and uses clock stretching to delay the master until the data has been read from the I2CSDR register. Otherwise, no receive data is outstanding.

Write-Only Control Register

I2C Slave Control/Status (I2CSCSR)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						l		rese	rved		l		1		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1					reserved							l .	DA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	WO 0
E	Bit/Field		Nam	е	Ту	pe	Reset	Des	cription							
	31:1		reserv	red	R	0	0x00				,	he value ucts, the			•	
											•	dify-write				
	0		DA		W	0	0	Dev	ice Activ	e						
								Valu	ue Desc	ription						

0 Disables the I^2C slave operation.

1 Enables the I²C slave operation.

Register 12: I²C Slave Data (I2CSDR), offset 0x008

This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.

I2C	Slave D	ata (I2	CSDR)													
I2C S	lave 0 ba lave 1 ba t 0x008															
Туре	R/W, rese	et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r							rese	rved				1			'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[ľ		1	rese	rved		1 I			[DA	ATA	r	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	lit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x00	com	patibility	with futu	ure produ	ucts, the	of a resolution of a resolutio	a reserv		
	7:0		DAT	A	R/	W	0x0	Data	a for Trai	nsfer						
									field cor ration.	ntains the	e data for	transfer	during a	slave re	ceive or	transmit

requested is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.

Register 13: I²C Slave Interrupt Mask (I2CSIMR), offset 0x00C

This register controls whether a raw interrupt is promoted to a controller interrupt.

I2C	Slave	Interru	ot Mask	(I2CSIN	MR)											
I2C S Offse	lave 1 b t 0x00C		002.0800 002.1800 00.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1	1	1	1	1 1	rese	nuch		1	1		1	1	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	1	1		reserved	1		1	1		1	1	DATAIM
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	3it/Field		Nar	ne	Ту	ре	Reset	Des	cription							
	31:1		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reser	•	vide hould be
	0		DAT	AIM	R/	W	0	Data	Interru	ot Mask						
								This	bit cont	rols whe	ther the	raw inter	rupt for	data rec	eived ar	nd data

July 26, 2008

Register 14: I²C Slave Raw Interrupt Status (I2CSRIS), offset 0x010

This register specifies whether an interrupt is pending.

I2C Slave Raw Interrupt Status (I2CSRIS) I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x010 Type RO, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7 2 0 15 14 13 12 11 10 9 8 6 5 4 3 1 reserved DATARIS RO Type RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 31:1 RO 0x00 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 0 DATARIS RO 0 Data Raw Interrupt Status

This bit specifies the raw interrupt state for data received and data requested (prior to masking) of the I^2C slave block. If set, an interrupt is pending; otherwise, an interrupt is not pending.

Register 15: I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x014

This register specifies whether an interrupt was signaled.

I2C Slave Masked Interrupt Status (I2CSMIS)

I2C S Offse	lave 0 ba lave 1 ba t 0x014 RO, rese	ase: 0x40	02.1800													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Î	1				1 1	rese	rved		1	1	1		r	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1				1 1	reserved	l l		1		1	Ì	Ĩ	DATAMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset		0	0	0	0	0	0 Decet	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	be	Reset	Des	cription							
	31:1		reserv	ved	R	C	0x00	com	patibility	with fut	rely on t ure prode ead-mod	ucts, the	value of	a reserv	•	vide hould be
	0		DATA	MIS	R	C	0	Data	a Maskeo	d Interru	pt Status	5				
								This	bit speci	fies the	interrupt	state for	data rec	eived an	d data re	equested

(after masking) of the l^2C slave block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

Register 16: I²C Slave Interrupt Clear (I2CSICR), offset 0x018

This register clears the raw interrupt. A read of this register returns no meaningful data.

I2C	Slave Ir	nterrup	t Clear (I2CSIC	R)											
12C S	lave 0 bas lave 1 bas t 0x018															
Туре	WO, rese	t 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	· ·				r r		, , ,	rese	rved				1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[ľ		I I		r r		1 1	reserved					i . I		Î	DATAIC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_					_			_								
В	Bit/Field		Nam	ie	Тур	be	Reset	Des	cription							
	31:1		reserv	ved	R	C	0x00	com	ware sho patibility erved ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	0		DATA	IC	W	С	0	Data	a Interrup	ot Clear						
									bit contr requeste							

it has no effect on the DATARIS bit value.

372

15 Analog Comparators

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S1911 controller provides two independent integrated analog comparators that can be configured to drive an output or generate an interrupt

Note: Not all comparators have the option to drive an output pin. See the Comparator Operating Mode tables in "Functional Description" on page 374 for more information.

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence.

15.1 Block Diagram




Figure 15-1. Analog Comparator Module Block Diagram

15.2 Functional Description


Important: It is recommended that the Digital-Input enable (the GPIODEN bit in the GPIO module) for the analog input pin be disabled to prevent excessive current draw from the I/O pads.

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

VIN- < VIN+, VOUT = 1 VIN- > VIN+, VOUT = 0

As shown in Figure 15-2 on page 374, the input source for VIN- is an external input. In addition to an external input, input sources for VIN+ can be the +ve input of comparator 0 or an internal reference.





A comparator is configured through two status/control registers (ACCTL and ACSTAT). The internal reference is configured through one control register (ACREFCTL). Interrupt status and control is configured through three registers (ACMIS, ACRIS, and ACINTEN). The operating modes of the comparators are shown in the Comparator Operating Mode tables.

Typically, the comparator output is used internally to generate controller interrupts. It may also be used to drive an external pin.

Important: Certain register bit values must be set before using the analog comparators. The proper pad configuration for the comparator input and output pins are described in the Comparator Operating Mode tables.

Table 15-1. Comparator 0 Operating Modes

ACCNTL0	Com	parator 0		
ASRCP	VIN-	VIN+	Output	Interrupt
00	C0-	C0+	C0o	yes
01	C0-	C0+	C0o	yes

ACCNTL0	Com	parator 0		
ASRCP	VIN-	VIN+	Output	Interrupt
10	C0-	Vref	C0o	yes
11	C0-	reserved	C0o	yes

Table 15-2. Comparator 1 Operating Modes

ACCNTL1	Com	parator 1		
ASRCP	VIN-	VIN+	Output	Interrupt
00	C1-	C1o/C1+ ^a	C1o/C1+	yes
01	C1-	C0+	C1o/C1+	yes
10	C1-	Vref	C1o/C1+	yes
11	C1-	reserved	C1o/C1+	yes

a. C1o and C1+ signals share a single pin and may only be used as one or the other.

15.2.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 15-3 on page 375. This is controlled by a single configuration register (**ACREFCTL**). Table 15-3 on page 375 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally.

Figure 15-3. Comparator Internal Reference Structure




Table 15-3. Internal Reference Voltage and ACREFCTL Field Values

ACREFCTL F	Register	Output Reference Voltage Based on VREF Field Value
EN Bit Value	RNG Bit Value	
EN=0		0 V (GND) for any value of VREF; however, it is recommended that RNG=1 and VREF=0 for the least noisy ground reference.

	legister	Output Reference Voltage Based on VREF Field Value
EN Bit Value	RNG Bit Value	
EN=1	RNG=0	Total resistance in ladder is 31 R.
		$V_{RBF} = AV_{DD} \times \frac{Rv_{RBF}}{Rr}$
		$V_{REF} = AV_{DD} \times \frac{(VREF + 8)}{31}$
		$V_{RBF} = 0.85 + 0.106 \times VREF$
		The range of internal reference in this mode is 0.85-2.448 V.
	RNG=1	Total resistance in ladder is 23 R.
		$V_{RBF} = AV_{DD} \times \frac{R_{VRBF}}{R_{T}}$
		$V_{REF} = AV_{DD} \times \frac{VREF}{23}$
		$V_{RBF} = 0.143 \times VREF$
		The range of internal reference for this mode is 0-2.152 V.

15.3 Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

- 1. Enable the analog comparator 0 clock by writing a value of 0x0010.0000 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the GPIO port/pin associated with CO- as a GPIO input.
- **3.** Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000.030C.
- 4. Configure comparator 0 to use the internal voltage reference and to *not* invert the output on the C0o pin by writing the **ACCTL0** register with the value of 0x0000.040C.
- 5. Delay for some time.
- 6. Read the comparator output value by reading the **ACSTAT0** register's OVAL value.

Change the level of the signal input on CO- to see the OVAL value change.

15.4 Register Map

Table 15-4 on page 377 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000.

Offset	Name	Туре	Reset	Description	See page
0x00	ACMIS	R/W1C	0x0000.0000	Analog Comparator Masked Interrupt Status	378
0x04	ACRIS	RO	0x0000.0000	Analog Comparator Raw Interrupt Status	379
0x08	ACINTEN	R/W	0x0000.0000	Analog Comparator Interrupt Enable	380
0x10	ACREFCTL	R/W	0x0000.0000	Analog Comparator Reference Voltage Control	381
0x20	ACSTAT0	RO	0x0000.0000	Analog Comparator Status 0	382
0x24	ACCTL0	R/W	0x0000.0000	Analog Comparator Control 0	383
0x40	ACSTAT1	RO	0x0000.0000	Analog Comparator Status 1	382
0x44	ACCTL1	R/W	0x0000.0000	Analog Comparator Control 1	383

Table 15-4. Analog Comparators Register Map

15.5 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.

Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00

This register provides a summary of the interrupt status (masked) of the comparators.

Analog Comparator Masked Interrupt Status (ACMIS)

Base 0x4003.C000

Offset 0x00 Type R/W1C, reset 0x0000.0000

210.0	- ,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		1	1	 			rese	erved			1	,		1	,
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'		•	•			reser	ved	· ·			•	· ·		IN1	IN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field 31:2		Nam	ved	Ty R	0	Reset 0x00	Sof con pres	scription tware sho npatibility served ac	with futu cross a r	ure prod ead-mod	ucts, the dify-write	value of operatic	a reserv	•	
	1		IN1	I	R/M		0	Giv	nparator es the ma ar the per	asked in	terrupt s	•		ıpt. Writ	e 1 to thi	s bit to
	0		INC)	R/W	/1C	0	Giv	mparator es the ma ar the per	asked in	terrupt s	•		ıpt. Writ	e 1 to thi	s bit to

Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04

This register provides a summary of the interrupt status (raw) of the comparators.

Analog Comparator Raw Interrupt Status (ACRIS)

Base 0x4003.C000 Offset 0x04 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1		1 1	rese	erved	1	1	1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1			rese	rved	1 1	1	1	1	1	1	IN1	IN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field 31:2		Nar			pe O	Reset 0x00		scription	ould not	t relv on	the value	e of a reg	served h	it. To pro	vide
						-	ence	con	npatibility	with fu	ture pro		e value c	of a reser	•	hould be
	1		IN	1	R	0	0	Cor	nparator	1 Interr	upt Stat	us				
								Whe 1.	en set, in	dicates	that an i	nterrupt h	as been	i generat	ed by co	mparator
	0		IN	0	R	0	0	Cor	nparator	0 Interr	upt Stat	us				
								Wh 0.	en set, in	dicates	that an i	nterrupt h	ias been	i generat	ed by co	mparator

Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x08

This register provides the interrupt enable for the comparators.

Analog Comparator	Interrupt Enable	(ACINTEN)
-------------------	------------------	-----------

Base 0x4003.C000

Offset 0x08 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		1	1	· · · · ·		, ,	rese	erved		1	1	1	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ſ		1	1	1		reser	rved	1 I		1	1	1	1	IN1	IN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nam	ne	Ту	be	Reset	Des	cription							
	31:2		reserv	ved	R	C	0x00	com		with fut	ure prod	ucts, the	e value c	f a rese	it. To pro ved bit s	
	1		IN	1	R/	W	0	Con	nparator	1 Interru	ipt Enat	le				
								Whe	en set, er	hables th	e contro	oller inter	rupt fron	n the cor	nparator	1 output.
	0		INC)	R/	W	0	Con	nparator	0 Interru	ipt Enab	le				
								Whe	en set, er	hables th	e contro	oller inter	rupt fron	n the cor	nparator	0 output.

380

Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10

This register specifies whether the resistor ladder is powered on as well as the range and tap.

Analog Comparator Reference Voltage Control (ACREFCTL)

Base 0x4003.C000 Offset 0x10 Type R/W, reset 0x0000.0000

Type	10,00,1030		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Î		1	1		1	1	rese	rved	I	1	1		I	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	erved		1	EN	RNG		rese	erved	1		VF	I REF	1
Туре	RO	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
					_			_								
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:10		reserv	ved	R	0	0x00					he value				
												ucts, the			ed bit sl	nould be
								pres	served a	cross a r	eau-mo	dify-write	operatio	on.		
	9		EN	1	R/	W	0	Res	istor Lac	lder Ena	ble					
								The	EN bit s	oecifies v	whether	the resis	tor ladde	er is pow	ered on.	If 0, the
								resi		er is unp		. If 1, the		•		
								This	bit is re	set to 0 s	so that t	ne interna	al refere	nce cons	sumes th	ie least
								amo	ount of p	ower if n	ot used	and prog	rammed			
	8		RN	G	R/	W	0	Res	istor Lac	lder Ran	ige					
								The	RNG bit	specifies	s the ran	ge of the	resistor	ladder.	lf 0. the	resistor
								lado		total res		of 31 R. I				
	7:4		reserv	ved	R	0	0x00					he value ucts, the			•	
									•		•	dify-write				iouiu be
	3:0		VRE	F	R/	W	0x00	Res	istor Lac	lder Volt	age Ref					
								The	VREF bi	field spe	ecifies th	e resisto	r ladder t	ap that is	passed	through
								an a	analog m	ultiplexe	r. The v	oltage co	rrespon	ding to th	ie tap po	osition is
	3:0		VRE	F	R/	W	0x00	Res The an a	istor Lac vref bi analog m	lder Volt t field spe ultiplexe	age Ref ecifies th er. The v	e resisto	r ladder t	ap that is ding to th	ne t	tap po

15-3 on page 375 for some output reference voltage examples.

Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x20 Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x40

These registers specify the current output value of the comparator.

Analog Comparator Status 0 (ACSTAT0)

Base 0x4003.C000 Offset 0x20 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	,		1 1	rese	rved			1	,		1	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	,		reser	ved				1	,		OVAL	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field 31:2		Nan reser		Ty _l Rʻ		Reset 0x00	Soft com	patibility	with futu	ure prod	ucts, the	of a resevence value of operatic	a reserv	•	vide hould be
	1		OVA	۹L	R	0	0	Con	nparator	Output \	/alue					
								The	oval b i	t specifie	es the cu	irrent out	tput valu	e of the	compara	ator.
	0		reser	ved	R	0	0	com	patibility	with futu	ure prod	ucts, the	of a rese value of operatic	a reserv	•	vide hould be

Register 7: Analog Comparator Control 0 (ACCTL0), offset 0x24 Register 8: Analog Comparator Control 1 (ACCTL1), offset 0x44

These registers configure the comparator's input and output.

Analog Comparator Control 0 (ACCTL0)

Base 0x4003.C000 Offset 0x24 Type R/W, reset 0x0000.0000

	,															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			1		rese	rved	1				1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			AS	RCP		rese	erved	•	ISLVAL	IS	EN	CINV	reserved
Туре	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_					-		-	_								
E	Bit/Field		Nam	ie	Iy	ре	Reset	Des	cription							
	31:11		reserv	/ed	R	0	0x00	Soft	ware sh	ould not	rely on t	he value	of a res	erved bit	t. To pro	vide
									• •		•	ucts, the			ved bit s	hould be
								pres	served a	cross a r	ead-mo	dify-write	operatio	on.		
	10:9		ASR	CP	R	W	0x00	Ana	log Sou	rce Posit	ive					
								The	ASRCP	ield spec	ifies the	source of	f input vo	ltage to t	the VIN+	terminal
										•		dings for	•	0		
								Valı	ue Fund	ction						
								0x0		/alue						
								0x1		alue of (~0+					
								0x2		nal volta	ge reier	ence				
								0x3	Rese	erved						
	8:5		reserv	(od	P	0	0	Soft	ware ch	ould not	rely on t	he value	of a res	arvad hi	t To pro	vido
	0.5		TESEN	/eu	n	0	0					ucts, the				
									• •		•	dify-write				
	4		ISLV	۹L	R	w	0	Inter	rrupt Se	nse Leve	el Value					
								The	ISLVAI	bit spec	cifies the	e sense v	alue of t	he input	that ger	erates
										•		mode. If		•	0	


an interrupt if in Level Sense mode. If 0, an interrupt is generated if the comparator output is Low. Otherwise, an interrupt is generated if the comparator output is High.


Bit/Field	Name	Туре	Reset	Description
3:2	ISEN	R/W	0x0	Interrupt Sense
				The ISEN field specifies the sense of the comparator output that generates an interrupt. The sense conditioning is as follows:
				Value Function
				0x0 Level sense, see ISLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
1	CINV	R/W	0	Comparator Output Invert
				The CINV bit conditionally inverts the output of the comparator. If 0, the output of the comparator is unchanged. If 1, the output of the comparator is inverted prior to being processed by hardware.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

16 Pin Diagram

The LM3S1911 microcontroller pin diagrams are shown below.

Figure 16-1. 100-Pin LQFP Package Pin Diagram







LM3S1911

17 Signal Tables

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register.

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

Table 17-1 on page 387 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Table 17-2 on page 391 lists the signals in alphabetical order by signal name.

Table 17-3 on page 395 groups the signals by functionality, except for GPIOs. Table 17-4 on page 398 lists the GPIO pins and their alternate functionality.

17.1 100-Pin LQFP Package Pin Tables

Pin Number	Pin Name	Pin Type	Buffer Type	Description
1	PE7	I/O	TTL	GPIO port E bit 7
2	PE6	I/O	TTL	GPIO port E bit 6
-	C10	0	TTL	Analog comparator 1 output
3	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
4	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
5	PE5	I/O	TTL	GPIO port E bit 5
6	PE4	I/O	TTL	GPIO port E bit 4
7	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. The LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
8	VDD	-	Power	Positive supply for I/O and some logic.
9	GND	-	Power	Ground reference for logic and I/O pins.
10	PD0	I/O	TTL	GPIO port D bit 0
11	PD1	I/O	TTL	GPIO port D bit 1
12	PD2	I/O	TTL	GPIO port D bit 2
	UlRx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
13	PD3	I/O	TTL	GPIO port D bit 3
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.

Table 17-1. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type	Description
14	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
15	GND	-	Power	Ground reference for logic and I/O pins.
16	PG3	I/O	TTL	GPIO port G bit 3
17	PG2	I/O	TTL	GPIO port G bit 2
18	PG1	I/O	TTL	GPIO port G bit 1
	U2Tx	0	TTL	UART 2 Transmit. When in IrDA mode, this signal has IrDA modulation.
19	PGO	I/O	TTL	GPIO port G bit 0
	U2Rx	I	TTL	UART 2 Receive. When in IrDA mode, this signal has IrDA modulation.
20	VDD	-	Power	Positive supply for I/O and some logic.
21	GND	-	Power	Ground reference for logic and I/O pins.
22	PC7	I/O	TTL	GPIO port C bit 7
	CCP4	I/O	TTL	Capture/Compare/PWM 4
23	PC6	I/O	TTL	GPIO port C bit 6
	CCP3	I/O	TTL	Capture/Compare/PWM 3
24	PC5	I/O	TTL	GPIO port C bit 5
	C1+	I	Analog	Analog comparator positive input
25	PC4	I/O	TTL	GPIO port C bit 4
	CCP5	I/O	TTL	Capture/Compare/PWM 5
26	PAO	I/O	TTL	GPIO port A bit 0
	UORx	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
27	PA1	I/O	TTL	GPIO port A bit 1
	UOTx	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
28	PA2	I/O	TTL	GPIO port A bit 2
	SSIOClk	I/O	TTL	SSI module 0 clock
29	PA3	I/O	TTL	GPIO port A bit 3
	SSIOFss	I/O	TTL	SSI module 0 frame
30	PA4	I/O	TTL	GPIO port A bit 4
	SSIORx	I	TTL	SSI module 0 receive
31	PA5	I/O	TTL	GPIO port A bit 5
-	SSIOTx	0	TTL	SSI module 0 transmit
32	VDD	-	Power	Positive supply for I/O and some logic.
33	GND	-	Power	Ground reference for logic and I/O pins.
34	PA6	I/O	TTL	GPIO port A bit 6
F	I2C1SCL	I/O	OD	I2C module 1 clock
35	PA7	I/O	TTL	GPIO port A bit 7
	I2C1SDA	I/O	OD	I2C module 1 data
36	PG7	I/O	TTL	GPIO port G bit 7
37	PG6	I/O	TTL	GPIO port G bit 6

Pin Number	Pin Name	Pin Type	Buffer Type	Description
38	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
39	GND	-	Power	Ground reference for logic and I/O pins.
40	PG5	I/O	TTL	GPIO port G bit 5
41	PG4	I/O	TTL	GPIO port G bit 4
42	PF7	I/O	TTL	GPIO port F bit 7
43	PF6	I/O	TTL	GPIO port F bit 6
44	VDD	-	Power	Positive supply for I/O and some logic.
45	GND	-	Power	Ground reference for logic and I/O pins.
46	PF5	I/O	TTL	GPIO port F bit 5
47	PF0	I/O	TTL	GPIO port F bit 0
48	OSC0	I	Analog	Main oscillator crystal input or an external clock reference input.
49	OSC1	0	Analog	Main oscillator crystal output.
50	WAKE	I	-	An external input that brings the processor out of hibernate mode when asserted.
51	HIB	0	TTL	An output that indicates the processor is in hibernate mode.
52	XOSC0		Analog	Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register.
53	XOSC1	0	Analog	Hibernation Module oscillator crystal output.
54	GND	-	Power	Ground reference for logic and I/O pins.
55	VBAT	-	Power	Power source for the Hibernation Module. It is normally connected to the positive termina of a battery and serves as the battery backup/Hibernation Module power-source supply.
56	VDD	-	Power	Positive supply for I/O and some logic.
57	GND	-	Power	Ground reference for logic and I/O pins.
58	PF4	I/O	TTL	GPIO port F bit 4
	C00	0	TTL	Analog comparator 0 output
59	PF3	I/O	TTL	GPIO port F bit 3
60	PF2	I/O	TTL	GPIO port F bit 2
61	PF1	I/O	TTL	GPIO port F bit 1
62	VDD25	-	Power	Positive supply for most of the logic function including the processor core and most peripherals.
63	GND	-	Power	Ground reference for logic and I/O pins.
64	RST	I	TTL	System reset input.
65	CMOD0	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
66	PBO	I/O	TTL	GPIO port B bit 0
	CCP0	I/O	TTL	Capture/Compare/PWM 0

Pin Number	Pin Name	Pin Type	Buffer Type	Description
67	PB1	I/O	TTL	GPIO port B bit 1
	CCP2	I/O	TTL	Capture/Compare/PWM 2
68	VDD	-	Power	Positive supply for I/O and some logic.
69	GND	-	Power	Ground reference for logic and I/O pins.
70	PB2	I/O	TTL	GPIO port B bit 2
	12C0SCL	I/O	OD	I2C module 0 clock
71	PB3	I/O	TTL	GPIO port B bit 3
	I2C0SDA	I/O	OD	I2C module 0 data
72	PEO	I/O	TTL	GPIO port E bit 0
_	SSIIClk	I/O	TTL	SSI module 1 clock
73	PE1	I/O	TTL	GPIO port E bit 1
	SSI1Fss	I/O	TTL	SSI module 1 frame
74	PE2	I/O	TTL	GPIO port E bit 2
_	SSI1Rx	I	TTL	SSI module 1 receive
75	PE3	I/O	TTL	GPIO port E bit 3
	SSI1Tx	0	TTL	SSI module 1 transmit
76	CMOD1	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
77	PC3	I/O	TTL	GPIO port C bit 3
	TDO	0	TTL	JTAG TDO and SWO
_	SWO	0	TTL	JTAG TDO and SWO
78	PC2	I/O	TTL	GPIO port C bit 2
_	TDI	I	TTL	JTAG TDI
79	PC1	I/O	TTL	GPIO port C bit 1
	TMS	I/O	TTL	JTAG TMS and SWDIO
	SWDIO	I/O	TTL	JTAG TMS and SWDIO
80	PCO	I/O	TTL	GPIO port C bit 0
	TCK	I	TTL	JTAG/SWD CLK
	SWCLK	I	TTL	JTAG/SWD CLK
81	VDD	-	Power	Positive supply for I/O and some logic.
82	GND	-	Power	Ground reference for logic and I/O pins.
83	PH3	I/O	TTL	GPIO port H bit 3
84	PH2	I/O	TTL	GPIO port H bit 2
85	PH1	I/O	TTL	GPIO port H bit 1
	CCP7	I/O	TTL	Capture/Compare/PWM 7
86	PHO	I/O	TTL	GPIO port H bit 0
	CCP6	I/O	TTL	Capture/Compare/PWM 6
87	GND	-	Power	Ground reference for logic and I/O pins.
88	VDD25	-	Power	Positive supply for most of the logic function including the processor core and most peripherals.
89	PB7	I/O	TTL	GPIO port B bit 7
F	TRST		TTL	JTAG TRSTn

Pin Number	Pin Name	Pin Type	Buffer Type	Description
90	PB6	I/O	TTL	GPIO port B bit 6
	C0+	I	Analog	Analog comparator 0 positive input
91	PB5	I/O	TTL	GPIO port B bit 5
	C1-	I	Analog	Analog comparator 1 negative input
92	PB4	I/O	TTL	GPIO port B bit 4
	C0-	I	Analog	Analog comparator 0 negative input
93	VDD	-	Power	Positive supply for I/O and some logic.
94	GND	-	Power	Ground reference for logic and I/O pins.
95	PD4	I/O	TTL	GPIO port D bit 4
96	PD5	I/O	TTL	GPIO port D bit 5
97	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
98	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
99	PD6	I/O	TTL	GPIO port D bit 6
100	PD7	I/O	TTL	GPIO port D bit 7
	CCP1	I/O	TTL	Capture/Compare/PWM 1

Table 17-2. Signals by Signal Name

Pin Name	Pin Number	Pin Type	Buffer Type	Description
C0+	90	I	Analog	Analog comparator 0 positive input
C0-	92	I	Analog	Analog comparator 0 negative input
COo	58	0	TTL	Analog comparator 0 output
C1+	24	I	Analog	Analog comparator positive input
C1-	91	I	Analog	Analog comparator 1 negative input
Clo	2	0	TTL	Analog comparator 1 output
CCP0	66	I/O	TTL	Capture/Compare/PWM 0
CCP1	100	I/O	TTL	Capture/Compare/PWM 1
CCP2	67	I/O	TTL	Capture/Compare/PWM 2
CCP3	23	I/O	TTL	Capture/Compare/PWM 3
CCP4	22	I/O	TTL	Capture/Compare/PWM 4
CCP5	25	I/O	TTL	Capture/Compare/PWM 5
CCP6	86	I/O	TTL	Capture/Compare/PWM 6
CCP7	85	I/O	TTL	Capture/Compare/PWM 7
CMOD0	65	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
CMOD1	76	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
GND	9	-	Power	Ground reference for logic and I/O pins.

Preliminary

Pin Name	Pin Number	Pin Type	Buffer Type	Description
GND	15	-	Power	Ground reference for logic and I/O pins.
GND	21	-	Power	Ground reference for logic and I/O pins.
GND	33	-	Power	Ground reference for logic and I/O pins.
GND	39	-	Power	Ground reference for logic and I/O pins.
GND	45	-	Power	Ground reference for logic and I/O pins.
GND	54	-	Power	Ground reference for logic and I/O pins.
GND	57	-	Power	Ground reference for logic and I/O pins.
GND	63	-	Power	Ground reference for logic and I/O pins.
GND	69	-	Power	Ground reference for logic and I/O pins.
GND	82	-	Power	Ground reference for logic and I/O pins.
GND	87	-	Power	Ground reference for logic and I/O pins.
GND	94	-	Power	Ground reference for logic and I/O pins.
GNDA	4	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
GNDA	97	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
HIB	51	0	TTL	An output that indicates the processor is in hibernate mode.
I2C0SCL	70	I/O	OD	I2C module 0 clock
I2C0SDA	71	I/O	OD	I2C module 0 data
I2C1SCL	34	I/O	OD	I2C module 1 clock
I2C1SDA	35	I/O	OD	I2C module 1 data
LDO	7	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 µF or greater. The LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
OSC0	48	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	49	0	Analog	Main oscillator crystal output.
PAO	26	I/O	TTL	GPIO port A bit 0
PA1	27	I/O	TTL	GPIO port A bit 1
PA2	28	I/O	TTL	GPIO port A bit 2
PA3	29	I/O	TTL	GPIO port A bit 3
PA4	30	I/O	TTL	GPIO port A bit 4
PA5	31	I/O	TTL	GPIO port A bit 5
PA6	34	I/O	TTL	GPIO port A bit 6
PA7	35	I/O	TTL	GPIO port A bit 7
PB0	66	I/O	TTL	GPIO port B bit 0
PB1	67	I/O	TTL	GPIO port B bit 1

Pin Name	Pin Number	Pin Type	Buffer Type	Description
PB2	70	I/O	TTL	GPIO port B bit 2
PB3	71	I/O	TTL	GPIO port B bit 3
PB4	92	I/O	TTL	GPIO port B bit 4
PB5	91	I/O	TTL	GPIO port B bit 5
PB6	90	I/O	TTL	GPIO port B bit 6
PB7	89	I/O	TTL	GPIO port B bit 7
PC0	80	I/O	TTL	GPIO port C bit 0
PC1	79	I/O	TTL	GPIO port C bit 1
PC2	78	I/O	TTL	GPIO port C bit 2
PC3	77	I/O	TTL	GPIO port C bit 3
PC4	25	I/O	TTL	GPIO port C bit 4
PC5	24	I/O	TTL	GPIO port C bit 5
PC6	23	I/O	TTL	GPIO port C bit 6
PC7	22	I/O	TTL	GPIO port C bit 7
PDO	10	I/O	TTL	GPIO port D bit 0
PD1	11	I/O	TTL	GPIO port D bit 1
PD2	12	I/O	TTL	GPIO port D bit 2
PD3	13	I/O	TTL	GPIO port D bit 3
PD4	95	I/O	TTL	GPIO port D bit 4
PD5	96	I/O	TTL	GPIO port D bit 5
PD6	99	I/O	TTL	GPIO port D bit 6
PD7	100	I/O	TTL	GPIO port D bit 7
PEO	72	I/O	TTL	GPIO port E bit 0
PE1	73	I/O	TTL	GPIO port E bit 1
PE2	74	I/O	TTL	GPIO port E bit 2
PE3	75	I/O	TTL	GPIO port E bit 3
PE4	6	I/O	TTL	GPIO port E bit 4
PE5	5	I/O	TTL	GPIO port E bit 5
PE6	2	I/O	TTL	GPIO port E bit 6
PE7	1	I/O	TTL	GPIO port E bit 7
PF0	47	I/O	TTL	GPIO port F bit 0
PF1	61	I/O	TTL	GPIO port F bit 1
PF2	60	I/O	TTL	GPIO port F bit 2
PF3	59	I/O	TTL	GPIO port F bit 3
PF4	58	I/O	TTL	GPIO port F bit 4
PF5	46	I/O	TTL	GPIO port F bit 5
PF6	43	I/O	TTL	GPIO port F bit 6
PF7	42	I/O	TTL	GPIO port F bit 7
PGO	19	I/O	TTL	GPIO port G bit 0
PG1	18	I/O	TTL	GPIO port G bit 1
PG2	17	I/O	TTL	GPIO port G bit 2
PG3	16	I/O	TTL	GPIO port G bit 3

Pin Name	Pin Number	Pin Type	Buffer Type	Description
PG4	41	I/O	TTL	GPIO port G bit 4
PG5	40	I/O	TTL	GPIO port G bit 5
PG6	37	I/O	TTL	GPIO port G bit 6
PG7	36	I/O	TTL	GPIO port G bit 7
PHO	86	I/O	TTL	GPIO port H bit 0
PH1	85	I/O	TTL	GPIO port H bit 1
PH2	84	I/O	TTL	GPIO port H bit 2
PH3	83	I/O	TTL	GPIO port H bit 3
RST	64	I	TTL	System reset input.
SSIOClk	28	I/O	TTL	SSI module 0 clock
SSIOFss	29	I/O	TTL	SSI module 0 frame
SSIORx	30	I	TTL	SSI module 0 receive
SSIOTx	31	0	TTL	SSI module 0 transmit
SSI1Clk	72	I/O	TTL	SSI module 1 clock
SSI1Fss	73	I/O	TTL	SSI module 1 frame
SSI1Rx	74	I	TTL	SSI module 1 receive
SSI1Tx	75	0	TTL	SSI module 1 transmit
SWCLK	80	I	TTL	JTAG/SWD CLK
SWDIO	79	I/O	TTL	JTAG TMS and SWDIO
SWO	77	0	TTL	JTAG TDO and SWO
TCK	80	Ι	TTL	JTAG/SWD CLK
TDI	78	I	TTL	JTAG TDI
TDO	77	0	TTL	JTAG TDO and SWO
TMS	79	I/O	TTL	JTAG TMS and SWDIO
TRST	89	I	TTL	JTAG TRSTn
UORx	26	Ι	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
UOTx	27	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
UlRx	12	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
UlTx	13	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
U2Rx	19	I	TTL	UART 2 Receive. When in IrDA mode, this signal has IrDA modulation.
U2Tx	18	0	TTL	UART 2 Transmit. When in IrDA mode, this signal has IrDA modulation.
VBAT	55	-	Power	Power source for the Hibernation Module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation Module power-source supply.
VDD	8	-	Power	Positive supply for I/O and some logic.
VDD	20	-	Power	Positive supply for I/O and some logic.
VDD	32	-	Power	Positive supply for I/O and some logic.
VDD	44	-	Power	Positive supply for I/O and some logic.

Pin Name	Pin Number	Pin Type	Buffer Type	Description
VDD	56	-	Power	Positive supply for I/O and some logic.
VDD	68	-	Power	Positive supply for I/O and some logic.
VDD	81	-	Power	Positive supply for I/O and some logic.
VDD	93	-	Power	Positive supply for I/O and some logic.
VDD25	14	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	38	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	62	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	88	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDDA	3	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
VDDA	98	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
WAKE	50	I	-	An external input that brings the processor out of hibernate mode when asserted.
XOSC0	52	I	Analog	Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register.
XOSC1	53	0	Analog	Hibernation Module oscillator crystal output.

Table 17-3. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Analog	C0+	90	I	Analog	Analog comparator 0 positive input
Comparators	C0-	92	I	Analog	Analog comparator 0 negative input
	C0o	58	0	TTL	Analog comparator 0 output
	C1+	24	I	Analog	Analog comparator positive input
	C1-	91	I	Analog	Analog comparator 1 negative input
	C10	2	0	TTL	Analog comparator 1 output
General-Purpose	CCP0	66	I/O	TTL	Capture/Compare/PWM 0
Timers	CCP1	100	I/O	TTL	Capture/Compare/PWM 1
	CCP2	67	I/O	TTL	Capture/Compare/PWM 2
	CCP3	23	I/O	TTL	Capture/Compare/PWM 3
	CCP4	22	I/O	TTL	Capture/Compare/PWM 4

Preliminary

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
	CCP5	25	I/O	TTL	Capture/Compare/PWM 5
	CCP6	86	I/O	TTL	Capture/Compare/PWM 6
	CCP7	85	I/O	TTL	Capture/Compare/PWM 7
I2C	I2C0SCL	70	I/O	OD	I2C module 0 clock
	I2C0SDA	71	I/O	OD	I2C module 0 data
	I2C1SCL	34	I/O	OD	I2C module 1 clock
	I2C1SDA	35	I/O	OD	I2C module 1 data
JTAG/SWD/SWO	SWCLK	80	I	TTL	JTAG/SWD CLK
	SWDIO	79	I/O	TTL	JTAG TMS and SWDIO
	SWO	77	0	TTL	JTAG TDO and SWO
	тск	80	I	TTL	JTAG/SWD CLK
	TDI	78	I	TTL	JTAG TDI
	TDO	77	0	TTL	JTAG TDO and SWO
	TMS	79	I/O	TTL	JTAG TMS and SWDIO
Power	GND	9	-	Power	Ground reference for logic and I/O pins.
	GND	15	-	Power	Ground reference for logic and I/O pins.
	GND	21	-	Power	Ground reference for logic and I/O pins.
	GND	33	-	Power	Ground reference for logic and I/O pins.
	GND	39	-	Power	Ground reference for logic and I/O pins.
	GND	45	-	Power	Ground reference for logic and I/O pins.
	GND	54	-	Power	Ground reference for logic and I/O pins.
	GND	57	-	Power	Ground reference for logic and I/O pins.
	GND	63	-	Power	Ground reference for logic and I/O pins.
	GND	69	-	Power	Ground reference for logic and I/O pins.
	GND	82	-	Power	Ground reference for logic and I/O pins.
	GND	87	-	Power	Ground reference for logic and I/O pins.
	GND	94	-	Power	Ground reference for logic and I/O pins.
	GNDA	4	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	GNDA	97	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	HIB	51	0	TTL	An output that indicates the processor is in hibernate mode.
	LDO	7	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. The LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
	VBAT	55	-	Power	Power source for the Hibernation Module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation Module power-source supply.

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
	VDD	8	-	Power	Positive supply for I/O and some logic.
	VDD	20	-	Power	Positive supply for I/O and some logic.
	VDD	32	-	Power	Positive supply for I/O and some logic.
	VDD	44	-	Power	Positive supply for I/O and some logic.
	VDD	56	-	Power	Positive supply for I/O and some logic.
	VDD	68	-	Power	Positive supply for I/O and some logic.
	VDD	81	-	Power	Positive supply for I/O and some logic.
	VDD	93	-	Power	Positive supply for I/O and some logic.
	VDD25	14	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDD25	38	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDD25	62	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDD25	88	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDDA	3	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
	VDDA	98	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
	WAKE	50	I	-	An external input that brings the processor out of hibernate mode when asserted.
SSI	SSIOClk	28	I/O	TTL	SSI module 0 clock
	SSI0Fss	29	I/O	TTL	SSI module 0 frame
	SSIORx	30	I	TTL	SSI module 0 receive
	SSIOTx	31	0	TTL	SSI module 0 transmit
	SSI1Clk	72	I/O	TTL	SSI module 1 clock
	SSI1Fss	73	I/O	TTL	SSI module 1 frame
	SSI1Rx	74	I	TTL	SSI module 1 receive
	SSI1Tx	75	0	TTL	SSI module 1 transmit
System Control & Clocks	CMOD0	65	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
	CMOD1	76	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
	OSC0	48	I	Analog	Main oscillator crystal input or an external clock reference input.
	OSC1	49	0	Analog	Main oscillator crystal output.
	RST	64	1	TTL	System reset input.
	TRST	89	I	TTL	JTAG TRSTn
	XOSC0	52	I	Analog	Hibernation Module oscillator crystal input or an external clock reference input. Note that this is

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
					either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register.
	XOSC1	53	0	Analog	Hibernation Module oscillator crystal output.
UART	UORx	26	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
	UOTx	27	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
	UlRx	12	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	UlTx	13	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
	U2Rx	19	I	TTL	UART 2 Receive. When in IrDA mode, this signal has IrDA modulation.
	U2Tx	18	0	TTL	UART 2 Transmit. When in IrDA mode, this signal has IrDA modulation.

Table 17-4. GPIO Pins and Alternate Functions

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PAO	26	UORx	
PA1	27	UOTx	
PA2	28	SSIOClk	
PA3	29	SSIOFss	
PA4	30	SSIORx	
PA5	31	SSIOTx	
PA6	34	I2C1SCL	
PA7	35	I2C1SDA	
PBO	66	CCP0	
PB1	67	CCP2	
PB2	70	I2C0SCL	
PB3	71	I2C0SDA	
PB4	92	C0-	
PB5	91	C1-	
PB6	90	C0+	
PB7	89	TRST	
PCO	80	TCK	SWCLK
PC1	79	TMS	SWDIO
PC2	78	TDI	
PC3	77	TDO	SWO
PC4	25	CCP5	
PC5	24	C1+	
PC6	23	CCP3	
PC7	22	CCP4	
PD0	10		

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PD1	11		
PD2	12	UlRx	
PD3	13	UlTx	
PD4	95		
PD5	96		
PD6	99		
PD7	100	CCP1	
PEO	72	SSI1Clk	
PE1	73	SSI1Fss	
PE2	74	SSI1Rx	
PE3	75	SSI1Tx	
PE4	6		
PE5	5		
PE6	2	Clo	
PE7	1		
PFO	47		
PF1	61		
PF2	60		
PF3	59		
PF4	58	COo	
PF5	46		
PF6	43		
PF7	42		
PGO	19	U2Rx	
PG1	18	U2Tx	
PG2	17		
PG3	16		
PG4	41		
PG5	40		
PG6	37		
PG7	36		
PHO	86	CCP6	
PH1	85	CCP7	
PH2	84		
PH3	83		

17.2 108-Pin BGA Package Pin Tables

Table 17-5. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type	Description
A1	NC	-		No connect. Leave the pin electrically unconnected/isolated.

July 26, 2008

Pin Number	Pin Name	Pin Type	Buffer Type	Description
A2	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
A3	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
A4	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
A5	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrica noise contained on VDD from affecting the analog functions.
A6	PB4	I/O	TTL	GPIO port B bit 4
_	C0-	1	Analog	Analog comparator 0 negative input
A7	PB6	I/O	TTL	GPIO port B bit 6
-	C0+	I	Analog	Analog comparator 0 positive input
A8	PB7	I/O	TTL	GPIO port B bit 7
-	TRST	I	TTL	JTAG TRSTn
A9	PC0	I/O	TTL	GPIO port C bit 0
-	TCK		TTL	JTAG/SWD CLK
	SWCLK	1	TTL	JTAG/SWD CLK
A10	PC3	I/O	TTL	GPIO port C bit 3
_	TDO	0	TTL	JTAG TDO and SWO
-	SWO	0	TTL	JTAG TDO and SWO
A11	PE0	I/O	TTL	GPIO port E bit 0
-	SSI1Clk	I/O	TTL	SSI module 1 clock
A12	PE3	I/O	TTL	GPIO port E bit 3
-	SSI1Tx	0	TTL	SSI module 1 transmit
B1	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
B2	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
B3	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
B4	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
B5	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrica noise contained on VDD from affecting the analog functions.
B6	GND	-	Power	Ground reference for logic and I/O pins.
B7	PB5	I/O	TTL	GPIO port B bit 5
F	C1-	- I	Analog	Analog comparator 1 negative input
B8	PC2	I/O	TTL	GPIO port C bit 2
	TDI	I	TTL	JTAG TDI

Pin Number	Pin Name	Pin Type	Buffer Type	Description
B9	PC1	I/O	TTL	GPIO port C bit 1
	TMS	I/O	TTL	JTAG TMS and SWDIO
	SWDIO	I/O	TTL	JTAG TMS and SWDIO
B10	CMOD1	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
B11	PE2	I/O	TTL	GPIO port E bit 2
	SSI1Rx	1	TTL	SSI module 1 receive
B12	PE1	I/O	TTL	GPIO port E bit 1
	SSI1Fss	I/O	TTL	SSI module 1 frame
C1	PE7	I/O	TTL	GPIO port E bit 7
C2	PE6	I/O	TTL	GPIO port E bit 6
	Clo	0	TTL	Analog comparator 1 output
C3	VDD25	-	Power	Positive supply for most of the logic function including the processor core and most peripherals.
C4	GND	-	Power	Ground reference for logic and I/O pins.
C5	GND	-	Power	Ground reference for logic and I/O pins.
C6	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
C7	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
C8	PH1	I/O	TTL	GPIO port H bit 1
	CCP7	I/O	TTL	Capture/Compare/PWM 7
C9	PH0	I/O	TTL	GPIO port H bit 0
	CCP6	I/O	TTL	Capture/Compare/PWM 6
C10	PG7	I/O	TTL	GPIO port G bit 7
C11	PB2	I/O	TTL	GPIO port B bit 2
	I2C0SCL	I/O	OD	I2C module 0 clock
C12	PB3	I/O	TTL	GPIO port B bit 3
	I2C0SDA	I/O	OD	I2C module 0 data
D1	PE4	I/O	TTL	GPIO port E bit 4
D2	PE5	I/O	TTL	GPIO port E bit 5
D3	VDD25	-	Power	Positive supply for most of the logic function including the processor core and most peripherals.
D10	PH3	I/O	TTL	GPIO port H bit 3
D11	PH2	I/O	TTL	GPIO port H bit 2
D12	PB1	I/O	TTL	GPIO port B bit 1
	CCP2	I/O	TTL	Capture/Compare/PWM 2
E1	PD4	I/O	TTL	GPIO port D bit 4

Preliminary

Pin Number	Pin Name	Pin Type	Buffer Type	Description
E2	PD5	I/O	TTL	GPIO port D bit 5
E3	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. The LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
E10	VDD33	-	Power	Positive supply for I/O and some logic.
E11	CMOD0	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
E12	PBO	I/O	TTL	GPIO port B bit 0
	CCP0	I/O	TTL	Capture/Compare/PWM 0
F1	PD7	I/O	TTL	GPIO port D bit 7
	CCP1	I/O	TTL	Capture/Compare/PWM 1
F2	PD6	I/O	TTL	GPIO port D bit 6
F3	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
F10	GND	-	Power	Ground reference for logic and I/O pins.
F11	GND	-	Power	Ground reference for logic and I/O pins.
F12	GND	-	Power	Ground reference for logic and I/O pins.
G1	PDO	I/O	TTL	GPIO port D bit 0
G2	PD1	I/O	TTL	GPIO port D bit 1
G3	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
G10	VDD33	-	Power	Positive supply for I/O and some logic.
G11	VDD33	-	Power	Positive supply for I/O and some logic.
G12	VDD33	-	Power	Positive supply for I/O and some logic.
H1	PD3	I/O	TTL	GPIO port D bit 3
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
H2	PD2	I/O	TTL	GPIO port D bit 2
	UlRx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
H3	GND	-	Power	Ground reference for logic and I/O pins.
H10	VDD33	-	Power	Positive supply for I/O and some logic.
H11	RST		TTL	System reset input.
H12	PF1	I/O	TTL	GPIO port F bit 1
J1	PG2	I/O	TTL	GPIO port G bit 2
J2	PG3	I/O	TTL	GPIO port G bit 3
J3	GND	-	Power	Ground reference for logic and I/O pins.
J10	GND	-	Power	Ground reference for logic and I/O pins.
J11	PF2	I/O	TTL	GPIO port F bit 2
J12	PF3	I/O	TTL	GPIO port F bit 3

Pin Number	Pin Name	Pin Type	Buffer Type	Description
K1	PG0	I/O	TTL	GPIO port G bit 0
	U2Rx	I	TTL	UART 2 Receive. When in IrDA mode, this signal has IrDA modulation.
K2	PG1	I/O	TTL	GPIO port G bit 1
	U2Tx	0	TTL	UART 2 Transmit. When in IrDA mode, this signal has IrDA modulation.
К3	PG4	I/O	TTL	GPIO port G bit 4
K4	PF7	I/O	TTL	GPIO port F bit 7
K5	GND	-	Power	Ground reference for logic and I/O pins.
K6	GND	-	Power	Ground reference for logic and I/O pins.
K7	VDD33	-	Power	Positive supply for I/O and some logic.
К8	VDD33	-	Power	Positive supply for I/O and some logic.
К9	VDD33	-	Power	Positive supply for I/O and some logic.
K10	GND	-	Power	Ground reference for logic and I/O pins.
K11	XOSC0	I	Analog	Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register.
K12	XOSC1	0	Analog	Hibernation Module oscillator crystal output.
L1	PC4	I/O	TTL	GPIO port C bit 4
	CCP5	I/O	TTL	Capture/Compare/PWM 5
L2	PC7	I/O	TTL	GPIO port C bit 7
	CCP4	I/O	TTL	Capture/Compare/PWM 4
L3	PAO	I/O	TTL	GPIO port A bit 0
	UORx	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
L4	PA3	I/O	TTL	GPIO port A bit 3
	SSIOFss	I/O	TTL	SSI module 0 frame
L5	PA4	I/O	TTL	GPIO port A bit 4
	SSIORx	I	TTL	SSI module 0 receive
L6	PA6	I/O	TTL	GPIO port A bit 6
	I2C1SCL	I/O	OD	I2C module 1 clock
L7	PG6	I/O	TTL	GPIO port G bit 6
L8	PF5	I/O	TTL	GPIO port F bit 5
L9	PF4	I/O	TTL	GPIO port F bit 4
	COo	0	TTL	Analog comparator 0 output
L10	GND	-	Power	Ground reference for logic and I/O pins.
L11	OSC0	l	Analog	Main oscillator crystal input or an external clock reference input.
L12	VBAT	-	Power	Power source for the Hibernation Module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation Module power-source supply.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
M1	PC5	I/O	TTL	GPIO port C bit 5
	C1+	I	Analog	Analog comparator positive input
M2	PC6	I/O	TTL	GPIO port C bit 6
	CCP3	I/O	TTL	Capture/Compare/PWM 3
M3	PA1	I/O	TTL	GPIO port A bit 1
	UOTx	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
M4	PA2	I/O	TTL	GPIO port A bit 2
	SSIOClk	I/O	TTL	SSI module 0 clock
M5	PA5	I/O	TTL	GPIO port A bit 5
	SSIOTx	0	TTL	SSI module 0 transmit
M6	PA7	I/O	TTL	GPIO port A bit 7
	I2C1SDA	I/O	OD	I2C module 1 data
M7	PG5	I/O	TTL	GPIO port G bit 5
M8	PF6	I/O	TTL	GPIO port F bit 6
M9	PF0	I/O	TTL	GPIO port F bit 0
M10	WAKE	I	-	An external input that brings the processor out of hibernate mode when asserted.
M11	OSC1	0	Analog	Main oscillator crystal output.
M12	HIB	0	TTL	An output that indicates the processor is in hibernate mode.

Table 17-6. Signals by Signal Name

Pin Name	Pin Number	Pin Type	Buffer Type	Description
C0+	A7	I	Analog	Analog comparator 0 positive input
C0-	A6	I	Analog	Analog comparator 0 negative input
COo	L9	0	TTL	Analog comparator 0 output
C1+	M1	I	Analog	Analog comparator positive input
C1-	B7	I	Analog	Analog comparator 1 negative input
Clo	C2	0	TTL	Analog comparator 1 output
CCP0	E12	I/O	TTL	Capture/Compare/PWM 0
CCP1	F1	I/O	TTL	Capture/Compare/PWM 1
CCP2	D12	I/O	TTL	Capture/Compare/PWM 2
CCP3	M2	I/O	TTL	Capture/Compare/PWM 3
CCP4	L2	I/O	TTL	Capture/Compare/PWM 4
CCP5	L1	I/O	TTL	Capture/Compare/PWM 5
CCP6	C9	I/O	TTL	Capture/Compare/PWM 6
CCP7	C8	I/O	TTL	Capture/Compare/PWM 7
CMOD0	E11	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
CMOD1	B10	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
GND	C4	-	Power	Ground reference for logic and I/O pins.
GND	C5	-	Power	Ground reference for logic and I/O pins.

Preliminary

Pin Name	Pin Number	Pin Type	Buffer Type	Description
GND	H3	-	Power	Ground reference for logic and I/O pins.
GND	J3	-	Power	Ground reference for logic and I/O pins.
GND	K5	-	Power	Ground reference for logic and I/O pins.
GND	K6	-	Power	Ground reference for logic and I/O pins.
GND	L10	-	Power	Ground reference for logic and I/O pins.
GND	K10	-	Power	Ground reference for logic and I/O pins.
GND	J10	-	Power	Ground reference for logic and I/O pins.
GND	F10	-	Power	Ground reference for logic and I/O pins.
GND	F11	-	Power	Ground reference for logic and I/O pins.
GND	B6	-	Power	Ground reference for logic and I/O pins.
GND	F12	-	Power	Ground reference for logic and I/O pins.
GNDA	B5	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
GNDA	A5	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
HIB	M12	0	TTL	An output that indicates the processor is in hibernate mode.
I2C0SCL	C11	I/O	OD	I2C module 0 clock
I2COSDA	C12	I/O	OD	I2C module 0 data
I2C1SCL	L6	I/O	OD	I2C module 1 clock
I2C1SDA	M6	I/O	OD	I2C module 1 data
LDO	E3	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. The LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
NC	B1	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	A1	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	B3	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	B2	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	A2	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	A3	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	B4	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	A4	-	-	No connect. Leave the pin electrically unconnected/isolated.

Pin Name	Pin Number	Pin Type	Buffer Type	Description	
OSCO	L11	I	Analog	Main oscillator crystal input or an external clock reference input.	
OSC1	M11	0	Analog	Main oscillator crystal output.	
PAO	L3	I/O	TTL	GPIO port A bit 0	
PA1	M3	I/O	TTL	GPIO port A bit 1	
PA2	M4	I/O	TTL	GPIO port A bit 2	
PA3	L4	I/O	TTL	GPIO port A bit 3	
PA4	L5	I/O	TTL	GPIO port A bit 4	
PA5	M5	I/O	TTL	GPIO port A bit 5	
PA6	L6	I/O	TTL	GPIO port A bit 6	
PA7	M6	I/O	TTL	GPIO port A bit 7	
PB0	E12	I/O	TTL	GPIO port B bit 0	
PB1	D12	I/O	TTL	GPIO port B bit 1	
PB2	C11	I/O	TTL	GPIO port B bit 2	
PB3	C12	I/O	TTL	GPIO port B bit 3	
PB4	A6	I/O	TTL	GPIO port B bit 4	
PB5	B7	I/O	TTL	GPIO port B bit 5	
PB6	A7	I/O	TTL	GPIO port B bit 6	
PB7	A8	I/O	TTL	GPIO port B bit 7	
PC0	A9	I/O	TTL	GPIO port C bit 0	
PC1	B9	I/O	TTL	GPIO port C bit 1	
PC2	B8	I/O	TTL	GPIO port C bit 2	
PC3	A10	I/O	TTL	GPIO port C bit 3	
PC4	L1	I/O	TTL	GPIO port C bit 4	
PC5	M1	I/O	TTL	GPIO port C bit 5	
PC6	M2	I/O	TTL	GPIO port C bit 6	
PC7	L2	I/O	TTL	GPIO port C bit 7	
PDO	G1	I/O	TTL	GPIO port D bit 0	
PD1	G2	I/O	TTL	GPIO port D bit 1	
PD2	H2	I/O	TTL	GPIO port D bit 2	
PD3	H1	I/O	TTL	GPIO port D bit 3	
PD4	E1	I/O	TTL	GPIO port D bit 4	
PD5	E2	I/O	TTL	GPIO port D bit 5	
PD6	F2	I/O	TTL	GPIO port D bit 6	
PD7	F1	I/O	TTL	GPIO port D bit 7	
PEO	A11	I/O	TTL	GPIO port E bit 0	
PE1	B12	I/O	TTL	GPIO port E bit 1	
PE2	B11	I/O	TTL	GPIO port E bit 2 GPIO port E bit 3	
PE3	A12	I/O	TTL		
PE4	D1	I/O	TTL	GPIO port E bit 4	
PE5	D2	I/O	TTL	GPIO port E bit 5	
PE6	C2	I/O	TTL	GPIO port E bit 6	
PE7	C1	I/O	TTL	GPIO port E bit 7	

Pin Name	Pin Number	Pin Type	Buffer Type	Description
PFO	M9	I/O	TTL	GPIO port F bit 0
PF1	H12	I/O	TTL	GPIO port F bit 1
PF2	J11	I/O	TTL	GPIO port F bit 2
PF3	J12	I/O	TTL	GPIO port F bit 3
PF4	L9	I/O	TTL	GPIO port F bit 4
PF5	L8	I/O	TTL	GPIO port F bit 5
PF6	M8	I/O	TTL	GPIO port F bit 6
PF7	K4	I/O	TTL	GPIO port F bit 7
PGO	K1	I/O	TTL	GPIO port G bit 0
PG1	K2	I/O	TTL	GPIO port G bit 1
PG2	J1	I/O	TTL	GPIO port G bit 2
PG3	J2	I/O	TTL	GPIO port G bit 3
PG4	К3	I/O	TTL	GPIO port G bit 4
PG5	M7	I/O	TTL	GPIO port G bit 5
PG6	L7	I/O	TTL	GPIO port G bit 6
PG7	C10	I/O	TTL	GPIO port G bit 7
PHO	C9	I/O	TTL	GPIO port H bit 0
PH1	C8	I/O	TTL	GPIO port H bit 1
PH2	D11	I/O	TTL	GPIO port H bit 2
PH3	D10	I/O	TTL	GPIO port H bit 3
RST	H11	I	TTL	System reset input.
SSIOClk	M4	I/O	TTL	SSI module 0 clock
SSIOFss	L4	I/O	TTL	SSI module 0 frame
SSIORx	L5	I	TTL	SSI module 0 receive
SSIOTx	M5	0	TTL	SSI module 0 transmit
SSIIClk	A11	I/O	TTL	SSI module 1 clock
SSI1Fss	B12	I/O	TTL	SSI module 1 frame
SSI1Rx	B11	I	TTL	SSI module 1 receive
SSI1Tx	A12	0	TTL	SSI module 1 transmit
SWCLK	A9	I	TTL	JTAG/SWD CLK
SWDIO	B9	I/O	TTL	JTAG TMS and SWDIO
SWO	A10	0	TTL	JTAG TDO and SWO
ТСК	A9	I	TTL	JTAG/SWD CLK
TDI	B8	I	TTL	JTAG TDI
TDO	A10	0	TTL	JTAG TDO and SWO
TMS	B9	I/O	TTL	JTAG TMS and SWDIO
TRST	A8	I	TTL	JTAG TRSTn
UORx	L3	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
UOTx	M3	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
UlRx	H2	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.

Pin Name	Pin Number	Pin Type	Buffer Type	Description
UlTx	H1	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
U2Rx	K1	I	TTL	UART 2 Receive. When in IrDA mode, this signal has IrDA modulation.
U2Tx	K2	0	TTL	UART 2 Transmit. When in IrDA mode, this signal has IrDA modulation.
VBAT	L12	-	Power	Power source for the Hibernation Module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation Module power-source supply.
VDD25	C3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	D3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	F3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	G3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD33	K7	-	Power	Positive supply for I/O and some logic.
VDD33	G12	-	Power	Positive supply for I/O and some logic.
VDD33	K8	-	Power	Positive supply for I/O and some logic.
VDD33	K9	-	Power	Positive supply for I/O and some logic.
VDD33	H10	-	Power	Positive supply for I/O and some logic.
VDD33	G10	-	Power	Positive supply for I/O and some logic.
VDD33	E10	-	Power	Positive supply for I/O and some logic.
VDD33	G11	-	Power	Positive supply for I/O and some logic.
VDDA	C6	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
VDDA	C7	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
WAKE	M10	I	-	An external input that brings the processor out of hibernate mode when asserted.
XOSC0	K11	I	Analog	Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register.
XOSC1	K12	0	Analog	Hibernation Module oscillator crystal output.

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Analog	C0+	A7	I	Analog	Analog comparator 0 positive input
Comparators	C0-	A6	I	Analog	Analog comparator 0 negative input
	C0o	L9	0	TTL	Analog comparator 0 output
	C1+	M1	I	Analog	Analog comparator positive input
	C1-	B7	I	Analog	Analog comparator 1 negative input
	C10	C2	0	TTL	Analog comparator 1 output
General-Purpose	CCP0	E12	I/O	TTL	Capture/Compare/PWM 0
Timers	CCP1	F1	I/O	TTL	Capture/Compare/PWM 1
	CCP2	D12	I/O	TTL	Capture/Compare/PWM 2
	CCP3	M2	I/O	TTL	Capture/Compare/PWM 3
	CCP4	L2	I/O	TTL	Capture/Compare/PWM 4
	CCP5	L1	I/O	TTL	Capture/Compare/PWM 5
	CCP6	C9	I/O	TTL	Capture/Compare/PWM 6
	CCP7	C8	I/O	TTL	Capture/Compare/PWM 7
2C	I2C0SCL	C11	I/O	OD	I2C module 0 clock
	I2C0SDA	C12	I/O	OD	I2C module 0 data
	I2C1SCL	L6	I/O	OD	I2C module 1 clock
	I2C1SDA	M6	I/O	OD	I2C module 1 data
JTAG/SWD/SWO	SWCLK	A9	I	TTL	JTAG/SWD CLK
	SWDIO	B9	I/O	TTL	JTAG TMS and SWDIO
	SWO	A10	0	TTL	JTAG TDO and SWO
	TCK	A9	I	TTL	JTAG/SWD CLK
	TDI	B8	I	TTL	JTAG TDI
	TDO	A10	0	TTL	JTAG TDO and SWO
	TMS	B9	I/O	TTL	JTAG TMS and SWDIO
Power	GND	C4	-	Power	Ground reference for logic and I/O pins.
	GND	C5	-	Power	Ground reference for logic and I/O pins.
	GND	H3	-	Power	Ground reference for logic and I/O pins.
	GND	J3	-	Power	Ground reference for logic and I/O pins.
	GND	K5	-	Power	Ground reference for logic and I/O pins.
	GND	K6	-	Power	Ground reference for logic and I/O pins.
	GND	L10	-	Power	Ground reference for logic and I/O pins.
	GND	K10	-	Power	Ground reference for logic and I/O pins.
	GND	J10	-	Power	Ground reference for logic and I/O pins.
	GND	F10	-	Power	Ground reference for logic and I/O pins.
	GND	F11	-	Power	Ground reference for logic and I/O pins.
	GND	B6	-	Power	Ground reference for logic and I/O pins.
	GND	F12	-	Power	Ground reference for logic and I/O pins.
	GNDA	B5	-	Power	The ground reference for the analog circuits (AD Analog Comparators, etc.). These are separated

Table 17-7. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
					from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	GNDA	A5	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	HIB	M12	0	TTL	An output that indicates the processor is in hibernate mode.
	LDO	E3	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. The LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
	VBAT	L12	-	Power	Power source for the Hibernation Module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation Module power-source supply.
	VDD25	C3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDD25	D3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDD25	F3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDD25	G3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDD33	K7	-	Power	Positive supply for I/O and some logic.
	VDD33	G12	-	Power	Positive supply for I/O and some logic.
	VDD33	K8	-	Power	Positive supply for I/O and some logic.
	VDD33	K9	-	Power	Positive supply for I/O and some logic.
	VDD33	H10	-	Power	Positive supply for I/O and some logic.
	VDD33	G10	-	Power	Positive supply for I/O and some logic.
	VDD33	E10	-	Power	Positive supply for I/O and some logic.
	VDD33	G11	-	Power	Positive supply for I/O and some logic.
	VDDA	C6	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
	VDDA	C7	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
	WAKE	M10	I	-	An external input that brings the processor out of hibernate mode when asserted.
SSI	SSIOClk	M4	I/O	TTL	SSI module 0 clock
	SSIOFss	L4	I/O	TTL	SSI module 0 frame
	SSIORx	L5	I	TTL	SSI module 0 receive
	SSIOTx	M5	0	TTL	SSI module 0 transmit
	SSI1Clk	A11	I/O	TTL	SSI module 1 clock

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
	SSI1Fss	B12	I/O	TTL	SSI module 1 frame
	SSI1Rx	B11	I	TTL	SSI module 1 receive
	SSI1Tx	A12	0	TTL	SSI module 1 transmit
System Control & Clocks	CMOD0	E11	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
	CMOD1	B10	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
	OSC0	L11	I	Analog	Main oscillator crystal input or an external clock reference input.
	OSC1	M11	0	Analog	Main oscillator crystal output.
	RST	H11	I	TTL	System reset input.
	TRST	A8	I	TTL	JTAG TRSTn
	XOSC0 K1		Ι	Analog	Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register.
	XOSC1	K12	0	Analog	Hibernation Module oscillator crystal output.
UART	UORx	L3	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
	UOTx	M3	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
	UlRx	H2	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	UlTx	H1	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
	U2Rx	K1	I	TTL	UART 2 Receive. When in IrDA mode, this signal has IrDA modulation.
	U2Tx	K2	0	TTL	UART 2 Transmit. When in IrDA mode, this signal has IrDA modulation.

Table 17-8. GPIO Pins and Alternate Functions

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PAO	L3	UORx	
PA1	M3	UOTx	
PA2	M4	SSIOClk	
PA3	L4	SSIOFss	
PA4	L5	SSIORx	
PA5	M5	SSIOTx	
PA6	L6	I2C1SCL	
PA7	M6	I2C1SDA	
PBO	E12	CCP0	
PB1	D12	CCP2	
PB2	C11	I2C0SCL	
PB3	C12	I2C0SDA	
PB4	A6	C0-	

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PB5	B7	C1-	
PB6	A7	C0+	
PB7	A8	TRST	
PC0	A9	TCK	SWCLK
PC1	B9	TMS	SWDIO
PC2	B8	TDI	
PC3	A10	TDO	SWO
PC4	L1	CCP5	
PC5	M1	C1+	
PC6	M2	CCP3	
PC7	L2	CCP4	
PD0	G1		
PD1	G2		
PD2	H2	UlRx	
PD3	H1	UlTx	
PD4	E1		
PD5	E2		
PD6	F2		
PD7	F1	CCP1	
PEO	A11	SSI1Clk	
PE1	B12	SSI1Fss	
PE2	B11	SSI1Rx	
PE3	A12	SSI1Tx	
PE4	D1		
PE5	D2		
PE6	C2	Clo	
PE7	C1		
PF0	M9		
PF1	H12		
PF2	J11		
PF3	J12		
PF4	L9	COo	
PF5	L8		
PF6	M8		
PF7	K4		
PG0	K1	U2Rx	
PG1	K2	U2Tx	
PG2	J1		
PG3	J2		
PG4	K3		
PG5	M7		
PG6	L7		

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PG7	C10		
PHO	C9	CCP6	
PH1	C8	CCP7	
PH2	D11		
PH3	D10		

18 Operating Characteristics

Table 18-1. Temperature Characteristics

Characteristic ^a	Symbol	Value	Unit
Industrial operating temperature range	T _A	-40 to +85	°C
Extended operating temperature range	T _A	-40 to +105	°C

a. Maximum storage temperature is 150°C.

Table 18-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) ^a	Θ_{JA}	34	°C/W
Average junction temperature ^b	TJ	$T_A + (P_{AVG} \cdot \Theta_{JA})$	°C

a. Junction to ambient thermal resistance θ_{JA} numbers are determined by a package simulator.

b. Power dissipation is a function of temperature.

19 Electrical Characteristics

19.1 DC Characteristics

19.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

Note: The device is not guaranteed to operate properly at the maximum ratings.

Characteristic	Symbol	Value		Unit
٥		Min	Мах	
I/O supply voltage (V _{DD})	V _{DD}	0	4	V
Core supply voltage (V _{DD25})	V _{DD25}	0	3	V
Analog supply voltage (V _{DDA})	V _{DDA}	0	4	V
Battery supply voltage (V _{BAT})	V _{BAT}	0	4	V
Input voltage	V _{IN}	-0.3	5.5	V
Maximum current per output pins	I	-	25	mA

Table 19-1. Maximum Ratings

a. Voltages are measured with respect to GND.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or V_{DD}).

19.1.2 Recommended DC Operating Conditions

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the V_{OL} value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package.

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{DD}	I/O supply voltage	3.0	3.3	3.6	V
V _{DD25}	Core supply voltage	2.25	2.5	2.75	V
V _{DDA}	Analog supply voltage	3.0	3.3	3.6	V
V _{BAT}	Battery supply voltage	2.3	3.0	3.6	V
V _{IH}	High-level input voltage	2.0	-	5.0	V
V _{IL}	Low-level input voltage	-0.3	-	1.3	V
V _{SIH}	High-level input voltage for Schmitt trigger inputs	0.8 * V _{DD}	-	V _{DD}	V
V _{SIL}	Low-level input voltage for Schmitt trigger inputs	0	-	0.2 * V _{DD}	V

Table 19-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{OH} ^a	High-level output voltage	2.4	-	-	V
V _{OL} a	Low-level output voltage	-	-	0.4	V
I _{ОН}	High-level source current, V _{OH} =2.4 V				
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA
I _{OL}	Low-level sink current, V _{OL} =0.4 V				
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA

a. V_{OL} and V_{OH} shift to 1.2 V when using high-current GPIOs.

19.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
V _{LDOOUT}	Programmable internal (logic) power supply output value	2.25	2.5	2.75	V
	Output voltage accuracy	-	2%	-	%
t _{PON}	Power-on time	-	-	100	μs
t _{ON}	Time on	-	-	200	μs
t _{OFF}	Time off	-	-	100	μs
V _{STEP}	Step programming incremental voltage	-	50	-	mV
C _{LDO}	External filter capacitor size for internal power supply	1.0	-	3.0	μF

Table 19-3. LDO Regulator Characteristics

19.1.4 Power Specifications

The power measurements specified in the tables that follow are run on the core processor using SRAM with the following specifications (except as noted):

- V_{DD} = 3.3 V
- V_{DD25} = 2.50 V
- V_{BAT} = 3.0 V
- V_{DDA} = 3.3 V
- Temperature = 25°C
- Clock Source (MOSC) =3.579545 MHz Crystal Oscillator
- Main oscillator (MOSC) = enabled
- Internal oscillator (IOSC) = disabled

Parameter	Parameter Name	Conditions	3.3 V V _{DD} , V _{DDA} , V _{DDPHY}		2.5	V V _{DD25}	3.0 V V _{BAT}		Unit
			Nom	Max	Nom	Max	Nom	Max	
I _{DD_RUN}	Run mode 1	V _{DD25} = 2.50 V	3	pending ^a	108	pending ^a	0	pending ^a	mA
	(Flash loop)	Code= while(1){} executed in Flash							
		Peripherals = All ON							
		System Clock = 50 MHz (with PLL)							
	Run mode 2	V _{DD25} = 2.50 V	0	pending ^a	53	pending ^a	0	pending ^a	mA
	(Flash loop)	Code= while(1){} executed in Flash							
		Peripherals = All OFF							
		System Clock = 50 MHz (with PLL)							
	Run mode 1 (SRAM loop)	V _{DD25} = 2.50 V	3	pending ^a	102	pending ^a	0	pending ^a	mA
		Code= while(1){} executed in SRAM							
		Peripherals = All ON							
		System Clock = 50 MHz (with PLL)							
	Run mode 2 (SRAM loop)	V _{DD25} = 2.50 V	0	pending ^a	47	pending ^a	0	pending ^a	mA
		Code= while(1){} executed in SRAM							
		Peripherals = All OFF							
		System Clock = 50 MHz (with PLL)							
$I_{DD_{SLEEP}}$	Sleep mode	V _{DD25} = 2.50 V	0	pending ^a	17	pending ^a	0	pending ^a	mA
		Peripherals = All OFF							
		System Clock = 50 MHz (with PLL)							
IDD_DEEPSLEEP	Deep-Sleep mode	LDO = 2.25 V	0.14	pending ^a	0.18	pending ^a	0	pending ^a	mA
	mode	Peripherals = All OFF							
		System Clock = IOSC30KHZ/64							
IDD_HIBERNATE	Hibernate mode	V _{BAT} = 3.0 V	0	0	0	0	16	pending ^a	μA
		V _{DD} = 0 V							
		V _{DD25} = 0 V							
		V _{DDA} = 0 V							
		V _{DDPHY} = 0 V							
		Peripherals = All OFF							
		System Clock = OFF							
		Hibernate Module = 32 kHz							

Table 19-4. D	Detailed Power	Specifications
---------------	----------------	----------------

a. Pending characterization completion.

19.1.5 Flash Memory Characteristics

Table 19-5. Flash Memory Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
PE _{CYC}	Number of guaranteed program/erase cycles before failure ^a	10,000	100,000	-	cycles
T _{RET}	Data retention at average operating temperature of 85°C (industrial) or 105°C (extended)	10	-	-	years
T _{PROG}	Word program time	20	-	-	μs
T _{ERASE}	Page erase time	20	-	-	ms
T _{ME}	Mass erase time	200	-	-	ms

a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

19.1.6 Hibernation

Table 19-6. Hibernation Module DC Characteristics


Parameter Name		Value	Unit	
V _{LOWBAT}	Low battery detect voltage	2.35	V	

19.2 AC Characteristics

19.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

Figure 19-1. Load Conditions



19.2.2 Clocks

Table 19-7. Phase Locked Loop (PLL) Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{ref_crystal}	Crystal reference ^a	3.579545	-	8.192	MHz
f _{ref_ext}	External clock reference ^a	3.579545	-	8.192	MHz
f _{pll}	PLL frequency ^b	-	400	-	MHz
T _{READY}	PLL lock time	-	-	0.5	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

b. PLL frequency is automatically calculated by the hardware based on the XTAL field of the RCC register.

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{lOSC}	Internal 12 MHz oscillator frequency	8.4	12	15.6	MHz
f _{IOSC30KHZ}	Internal 30 KHz oscillator frequency	21	30	39	KHz
f _{XOSC}	Hibernation module oscillator frequency	-	4.194304	-	MHz
f _{XOSC_XTAL}	Crystal reference for hibernation oscillator	-	4.194304	-	MHz
f _{XOSC_EXT}	External clock reference for hibernation module	-	32.768	-	KHz
f _{MOSC}	Main oscillator frequency	1	-	8	MHz
t _{MOSC_per}	Main oscillator period	125	-	1000	ns
f _{ref_crystal_bypass}	Crystal reference using the main oscillator (PLL in BYPASS mode)	1	-	8	MHz
f _{ref_ext_bypass}	External clock reference (PLL in BYPASS mode)	0	-	50	MHz
f _{system_clock}	System clock	0	-	50	MHz

Table 19-8. Clock Characteristics

Table 19-9. Crystal Characteristics

Parameter Name		Units			
Frequency	8	6	4	3.5	MHz
Frequency tolerance	±50	±50	±50	±50	ppm
Aging	±5	±5	±5	±5	ppm/yr
Oscillation mode	Parallel	Parallel	Parallel	Parallel	-
Temperature stability (-40°C to 85°C)	±25	±25	±25	±25	ppm
Temperature stability (-40°C to 105°C)	±25	±25	±25	±25	ppm
Motional capacitance (typ)	27.8	37.0	55.6	63.5	pF
Motional inductance (typ)	14.3	19.1	28.6	32.7	mH
Equivalent series resistance (max)	120	160	200	220	Ω
Shunt capacitance (max)	10	10	10	10	pF
Load capacitance (typ)	16	16	16	16	pF
Drive level (typ)	100	100	100	100	μW

19.2.3 Analog Comparator

Table 19-10. Analog Comparator Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
V _{OS}	Input offset voltage	-	±10	±25	mV
V _{CM}	Input common mode voltage range	0	-	V _{DD} -1.5	V
C _{MRR}	Common mode rejection ratio	50	-	-	dB
T _{RT}	Response time	-	-	1	μs
T _{MC}	Comparator mode change to Output Valid	-	-	10	μs

Table 19-11. Analog Comparator Voltage Reference Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
R _{HR}	Resolution high range	-	V _{DD} /32	-	LSB
R _{LR}	Resolution low range	-	$V_{DD}/24$	-	LSB
A _{HR}	Absolute accuracy high range	-	-	±1/2	LSB

Parameter	Parameter Name	Min	Nom	Max	Unit
A _{LR}	Absolute accuracy low range	-	-	±1/4	LSB

19.2.4 I²C

Table 19-12. I²C Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
l1 ^a	t _{SCH}	Start condition hold time	36	-	-	system clocks
l2 ^a	t _{LP}	Clock Low period	36	-	-	system clocks
I3 ^b	t _{SRT}	<code>I2CSCL/I2CSDA</code> rise time (V _{IL} =0.5 V to V $_{\rm IH}$ =2.4 V)	-	-	(see note b)	ns
l4 ^a	t _{DH}	Data hold time	2	-	-	system clocks
I5 ^c	t _{SFT}	I2CSCL/I2CSDA fall time (V _{IH} =2.4 V to V _{IL} =0.5 V)	-	9	10	ns
I6 ^a	t _{HT}	Clock High time	24	-	-	system clocks
I7 ^a	t _{DS}	Data setup time	18	-	-	system clocks
I8 ^a	t _{SCSR}	Start condition setup time (for repeated start condition only)	36	-	-	system clocks
l9 ^a	t _{scs}	Stop condition setup time	24	-	-	system clocks

a. Values depend on the value programmed into the TPR bit in the I²C Master Timer Period (I2CMTPR) register; a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I²C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are minimum values.

b. Because I2CSCL and I2CSDA are open-drain-type outputs, which the controller can only actively drive Low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.

c. Specified at a nominal 50 pF load.

Figure 19-2. I²C Timing



19.2.5 Hibernation Module

The Hibernation Module requires special system implementation considerations since it is intended to power-down all other sections of its host device. The system power-supply distribution and interfaces to the device must be driven to 0 V_{DC} or powered down with the same external voltage regulator controlled by $\overline{\text{HIB}}$.

The external voltage regulators controlled by $\overline{\text{HIB}}$ must have a settling time of 250 µs or less.


Parameter No	Parameter	Parameter Name	Min	Nom	Max	Unit
H1	t _{HIB_LOW}	Internal 32.768 KHz clock reference rising edge to /HIB asserted	-	200	-	μs
H2	t _{HIB_HIGH}	Internal 32.768 KHz clock reference rising edge to /HIB deasserted	-	30	-	μs
H3	t _{WAKE_ASSERT}	/WAKE assertion time	62	-	-	μs

Table 19-13. Hibernation Module AC Characteristics

Parameter No	Parameter	Parameter Name	Min	Nom	Мах	Unit
H4	t _{WAKETOHIB}	/WAKE assert to /HIB desassert	62	-	124	μs
H5	t _{XOSC_SETTLE}	XOSC settling time ^a	20	-	-	ms
H6	t _{HIB_REG_WRITE}	Time for a write to non-volatile registers in HIB module to complete	92	-	-	μs
H7	t _{HIB_TO_VDD}	$\overline{\mathtt{HIB}}$ deassert to VDD and VDD25 at minimum operational level	-	-	250	μs

a. This parameter is highly sensitive to PCB layout and trace lengths, which may make this parameter time longer. Care must be taken in PCB design to minimize trace lengths and RLC (resistance, inductance, capacitance).

Figure 19-3. Hibernation Module Timing



19.2.6 Synchronous Serial Interface (SSI)

Table 19-14. SSI Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S1	t _{clk_per}	SSIClk cycle time	2	-	65024	system clocks
S2	t _{clk_high}	SSIClk high time	-	1/2	-	t clk_per
S3	t _{clk_low}	SSIClk low time	-	1/2	-	t clk_per
S4	t _{clkrf}	SSIClk rise/fall time	-	7.4	26	ns
S5	t _{DMd}	Data from master valid delay time	0	-	20	ns
S6	t _{DMs}	Data from master setup time	20	-	-	ns
S7	t _{DMh}	Data from master hold time	40	-	-	ns
S8	t _{DSs}	Data from slave setup time	20	-	-	ns
S9	t _{DSh}	Data from slave hold time	40	-	-	ns





Figure 19-4. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement








Figure 19-6. SSI Timing for SPI Frame Format (FRF=00), with SPH=1

19.2.7 JTAG and Boundary Scan

Table 19-15. JTAG Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
J1	f _{TCK}	TCK operational clock frequency	0	-	10	MHz
J2	t _{TCK}	TCK operational clock period	100	-	-	ns
J3	t _{TCK_LOW}	TCK clock Low time	-	t _{TCK}	-	ns
J4	t _{тск_нідн}	TCK clock High time	-	t _{TCK}	-	ns
J5	t _{TCK_R}	TCK rise time	0	-	10	ns
J6	t _{TCK_F}	TCK fall time	0	-	10	ns
J7	t _{TMS_SU}	TMS setup time to TCK rise	20	-	-	ns
J8	t _{TMS_HLD}	TMS hold time from TCK rise	20	-	-	ns
J9	t _{TDI_SU}	TDI setup time to TCK rise	25	-	-	ns
J10	t _{TDI_HLD}	TDI hold time from TCK rise	25	-	-	ns
J11	TCK fall to Data Valid from High-Z	2-mA drive	-	23	35	ns
t _{TDO_ZDV}		4-mA drive		15	26	ns
		8-mA drive		14	25	ns
		8-mA drive with slew rate control		18	29	ns
J12	TCK fall to Data Valid from Data Valid	2-mA drive	-	21	35	ns
t _{TDO_DV}		4-mA drive		14	25	ns
		8-mA drive		13	24	ns
		8-mA drive with slew rate control		18	28	ns

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J13	TCK fall to High-Z from Data Valid	2-mA drive	-	9	11	ns
t _{TDO DVZ}		4-mA drive		7	9	ns
_		8-mA drive		6	8	ns
		8-mA drive with slew rate control		7	9	ns
J14	t _{TRST}	TRST assertion time	100	-	-	ns
J15	t _{TRST_SU}	TRST setup time to TCK rise	10	-	-	ns

Figure 19-7. JTAG Test Clock Input Timing




Figure 19-8. JTAG Test Access Port (TAP) Timing





Figure 19-9. JTAG TRST Timing



19.2.8 General-Purpose I/O

Note: All GPIOs are 5 V-tolerant.

Parameter	Parameter Name	Condition	Min	Nom	Мах	Unit
t _{GPIOR}	GPIO Rise Time (from 20% to 80% of $\mathrm{V}_\mathrm{DD})$	2-mA drive	-	17	26	ns
		4-mA drive		9	13	ns
		8-mA drive		6	9	ns
		8-mA drive with slew rate control		10	12	ns
t _{GPIOF}	GPIO Fall Time (from 80% to 20% of V_{DD})	2-mA drive	-	17	25	ns
		4-mA drive		8	12	ns
		8-mA drive		6	10	ns
		8-mA drive with slew rate control		11	13	ns

Table 19-16. GPIO Characteristics

19.2.9 Reset

Table 19-17. Reset Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R1	V _{TH}	Reset threshold	-	2.0	-	V
R2	V _{BTH}	Brown-Out threshold	2.85	2.9	2.95	V
R3	T _{POR}	Power-On Reset timeout	-	10	-	ms
R4	T _{BOR}	Brown-Out timeout	-	500	-	μs
R5	T _{IRPOR}	Internal reset timeout after POR	6	-	11	ms
R6	T _{IRBOR}	Internal reset timeout after BOR ^a	0	-	1	μs
R7	T _{IRHWR}	Internal reset timeout after hardware reset ($\overline{\mathtt{RST}}$ pin)	0	-	1	ms
R8	T _{IRSWR}	Internal reset timeout after software-initiated system reset a	2.5	-	20	μs
R9	T _{IRWDR}	Internal reset timeout after watchdog reset ^a	2.5	-	20	μs
R10	T _{VDDRISE}	Supply voltage (V _{DD}) rise time (0V-3.3V)	-	-	250	ms
R11	T _{MIN}	Minimum RST pulse width	2	-	-	μs

a. 20 * t _{MOSC_per}

Figure 19-10. External Reset Timing (RST)




Figure 19-11. Power-On Reset Timing




Figure 19-12. Brown-Out Reset Timing




Figure 19-13. Software Reset Timing






Figure 19-14. Watchdog Reset Timing



20 Package Information

Figure 20-1. 100-Pin LQFP Package




Note: The following notes apply to the package drawing.

- 1. All dimensions shown in mm.
- 2. Dimensions shown are nominal with tolerances indicated.
- 3. Foot length 'L' is measured at gage plane 0.25 mm above seating plane.

Body +2.00 mm	Footprint, 1.4 mm	package thickness
Symbols	Leads	100L
A	Max.	1.60
A ₁	-	0.05 Min./0.15 Max.
A ₂	±0.05	1.40
D	±0.20	16.00
D ₁	±0.05	14.00
E	±0.20	16.00
E ₁	±0.05	14.00
L	+0.15/-0.10	0.60
е	Basic	0.50
b	+0.05	0.22
θ	-	0°-7°
ddd	Max.	0.08
ссс	Max.	0.08
JEDEC Refer	ence Drawing	MS-026
Variation I	Designator	BED

Figure 20-2. 108-Ball BGA Package



- Note: The following notes apply to the package drawing.
 - 1. ALL DIMENSIONS ARE IN MILLIMETERS.
 - 2. 'e' REPRESENTS THE BASIC SOLDER BALL GRID PITCH.
 - 3. 'M' REPRESENTS THE BASIC SOLDER BALL MATRIX SIZE. AND SYMBOL 'N' IS THE NUMBER OF BALLS AFTER DEPOPULATING.
 - (b' IS MEASURABLE AT THE MAXIMUM SOLDER BALL DIAMETER AFTER REFLOW PARALLEL TO PRIMARY DAIUM C.
 - ⚠ DIMENSION 'ccc' IS MEASURED PARALLEL TO PRIMARY DATUM €.
 - RIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
 - 7. PACKAGE SURFACE SHALL BE MATTE FINISH CHARMILLES 24 TO 27.
 - 8. SUBSTRATE MATERIAL BASE IS BT RESIN.
 - 9. THE OVERALL PACKAGE THICKNESS "A" ALREADY CONSIDERS COLLAPSE BALLS
 - 10. DIMENSIONING AND TOLERANCING PER ASME Y14.5M 1994.
 - \bigwedge except dimension b.

Symbols	MIN	NOM	MAX	
A	1.22	1.36	1.50	
A1	0.29	0.34	0.39	
A3	0.65	0.70	0.75	
с	0.28	0.32	0.36	
D	9.85	10.00	10.15	
D1	8	.80 BS	С	
E	9.85	10.00	10.15	
E1	8	.80 BS	С	
b	0.43	0.48	0.53	
bbb		.20		
ddd		.12		
е	0	.80 BS	С	
f	-	0.60	-	
М	12			
n	108			
REF: J	EDEC	CMO-2	19F	

A Serial Flash Loader

A.1 Serial Flash Loader

The Stellaris[®] serial flash loader is a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI0 interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

A.2 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

A.2.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris[®] device which is calculated as follows:

Max Baud Rate = System Clock Frequency / 16

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2*(20/115200) or 0.35 ms.

A.2.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See "Frame Formats" on page 303 in the SSI chapter for more information on formats for this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running

the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

A.3 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

A.3.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
 unsigned char ucSize;
 unsigned char ucCheckSum;
 unsigned char Data[];
};
ucSize
                               The first byte received holds the total size of the transfer including
                               the size and checksum bytes.
ucChecksum
                               This holds a simple checksum of the bytes in the data buffer only.
                               The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].
Data
                               This is the raw data intended for the device, which is formatted in
                               some form of command interface. There should be ucSize-2
                               bytes of data provided in this buffer to or from the device.
```

A.3.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the section that describes the serial flash loader command, COMMAND_SEND_DATA (see "COMMAND_SEND_DATA (0x24)" on page 434).

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet was received correctly.

A.3.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the

flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

A.4 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

A.4.1 COMMAND_PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

Byte[0] = 0x03; Byte[1] = checksum(Byte[2]); Byte[2] = COMMAND_PING;

The ping command has 3 bytes and the value for COMMAND_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

A.4.2 COMMAND_GET_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_GET_STATUS

A.4.3 COMMAND_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND_SEND_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND_GET_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
```

```
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

A.4.4 COMMAND_SEND_DATA (0x24)

This command should only follow a COMMAND_DOWNLOAD command or another COMMAND_SEND_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND_GET_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

A.4.5 COMMAND_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

A.4.6 COMMAND_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_RESET

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

B Register Quick Reference

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	Control														
	400F.E000		-												
DID0, type	e RO, offset		set -												
		VER										ASS			
				JOR							MI	NOR			
PBORCTL	L, type R/W	, offset 0x0	030, reset 0	x0000.7FF	D										
														BORIOR	
LDOPCIL	_, type R/W,	offset 0x0	034, reset 02	x0000.0000)										
													<u> </u>		
	DO (7)											VA	/DJ		
RIS, type	RO, offset	0x050, res	et 0x0000.0	000											
									DI LI DIO					DODDIO	
									PLLLRIS					BORRIS	
INIC, type	R/W, offset	uxu54, re	set ux0000.	0000											
									DUUM					DODIN	
MICC	DAN'SO	6	0						PLLLIM					BORIM	
MISC, typ	e R/W1C, o	ffset 0x05	8, reset 0x0	000.0000											
									DUUMO					DODMO	
D500 to									PLLLMIS					BORMIS	
RESC, typ	pe R/W, offs	et 0x05C,	reset -												
										100	0.11	WDT		565	EVT
										LDO	SW	WDT	BOR	POR	EXT
RCC, type	e R/W, offse	t 0x060, re	eset 0x0780			0)/2	DN (
		PWRDN		ACG		SYS	SDIV		USESYSDIV	000	SRC			1000010	MOOODI
DI LOFO	tune DO. et		1	BYPASS			×1	AL		USC	SRU			IOSCDIS	WOSCDIS
PLLCFG,	type RO, of	iset 0x064	, reset -												
						F							D		
DCC2 hu		at 0×070		0.0040		F							R		
	pe R/W, offs	et uxu7u,	reset UXU/8	0.2810	0)/(1			
USERCC2		PWRDN2				SDIV2				0000000					
	(050 hms			BYPASS2						OSCSRC2					
DSLPCLK	(CFG, type	rt/w, offse	u ux144, res	et 0x0/80.											
					DSDI	ORIDE			-						
	• DO -#-	0.0004							L	DSOSCSR	,				
רטוט, type	e RO, offset		set -	1	-			1			D4 7				
	PINCOUNT	ER			F	۹M			TEMP			RTNO KG	ROHS		IAL
				075					IEIVIP		PI	NG	RUHS	QU	IAL
DC0, type	RO, offset	uxuuo, res	Set UXUUFF.	JU/F			0.0.4	M07							
								MSZ SHSZ							
DC1 +	PO -#	0-010		2005			FLA	31132							
DC1, type	e RO, offset	UXU1U, F65	Set 0X0000.3												
	MINIO							MPU	HIB			WDT	SMO	CIMD	ITAC
DC2 4		YSDIV		027					пв		PLL	WDT	SWO	SWD	JTAG
DC2, type	e RO, offset	UXU14, res	set 0x030F.5	0037		001404	001400					TIMEDO	TIMEDO		TIMEDO
	1004		1000			COMP1	COMP0			0014	0010	TIMER3	TIMER2	TIMER1	TIMER0
D02 5-	I2C1	0+040 -	12C0	0500						SSI1	SSI0		UART2	UART1	UART0
	e RO, offset				0050	0001	0000								
32KHZ		CCP5	CCP4	CCP3	CCP2	CCP1	CCP0	0001115	001						
				C10	C1PLUS	C1MINUS	C00	CUPLUS	COMINUS						

04	00	00	00	07	00	05	04	00	00	04	00	40	40	47	40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
	e RO, offset				10	9	0	1	0	5	4	5	2		0
DC4, type	e RO, oliset	02010, 16	Set 0x0000.												
CCP7	CCP6							GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
	type R/W, of	fset 0x100	reset 0x00	000040					01100		GLIGE		01100	GLIOD	0110/1
110000,1	. , po 1 011 , on	1001 0X 100	, 10001 0400												
									HIB			WDT			
SCGC0. t	ype R/W, off	fset 0x110	. reset 0x00	000040								1			
,-,	,,, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,												
									HIB			WDT			
DCGC0. t	type R/W, of	fset 0x120	. reset 0x00	000040								1			
			,												
									HIB			WDT			
RCGC1, t	type R/W, of	fset 0x104	, reset 0x00	000000											
						COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
	I2C1		I2C0							SSI1	SSI0	-	UART2	UART1	UART0
SCGC1, t	ype R/W, off	fset 0x114	, reset 0x00	000000											
						COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
	I2C1		I2C0							SSI1	SSI0		UART2	UART1	UART0
DCGC1, t	type R/W, of	fset 0x124	, reset 0x00	000000				I							1
						COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
	I2C1		I2C0							SSI1	SSI0		UART2	UART1	UART0
RCGC2, t	type R/W, of	fset 0x108	, reset 0x00	000000											
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SCGC2, t	ype R/W, off	fset 0x118	, reset 0x00	000000									2		
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
DCGC2, t	type R/W, of	fset 0x128	, reset 0x00	000000									2		
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SRCR0, t	ype R/W, off	iset 0x040	, reset 0x00	000000											
									HIB			WDT			
SRCR1, t	ype R/W, off	iset 0x044	, reset 0x00	000000											
						COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
	I2C1		I2C0							SSI1	SSI0		UART2	UART1	UART0
SRCR2, t	ype R/W, off	set 0x048	, reset 0x00	000000											
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
	ation Mo														
Base 0x4	400F.C000														
HIBRTCC	, type RO, o	offset 0x00	0, reset 0x0	0000.0000											
								CC							
							RT	CC							
HIBRTCM	10, type R/W	, offset 0x	004, reset 0	xFFFF.FFF	F										
								CM0							
							RTO	CM0							
HIBRTCM	11, type R/W	, offset 0x	008, reset 0	xFFFF.FFF	F										
								CM1							
							RTO	CM1							
HIBRTCL	D, type R/W	, offset 0x	00C, reset (0xFFFF.FFF	F										
								CLD							
							RT	CLD							

July 26, 2008

31 30 20 28 27 28 28 24 27 22 21 30 19 18 17 15 14 10 <t< th=""><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></t<>																
HBCTL, type RW, offset 0x010, reset 0x0000.0000 via00rt CLX32EN LXMRED PRIVE PRIVE HBME, type RW, offset 0x011, reset 0x000.0000 VIA00rt CLX32EN LXMRED PRIVE PRIVE HBME, type RW, offset 0x011, reset 0x000.0000 PRIVE <																
IBM VADORT CLKSEN LOMENEN PRIVEN RTCMEN CLKSEN MBRED PRTEN IBMR, type RW, offset 0x014, reset 0x0000.0000 IBMR, type RW, offset 0x024, reset 0x0000.0000 IEMR IEMR <t< td=""><td></td><td></td><td></td><td></td><td></td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></t<>						10	9	8	7	6	5	4	3	2	1	0
HBM, type RW, offset 0x14, reset 0x0000.0000 EXTW LOWBAT RTCALTI HBME, type RO, offset 0x016, reset 0x0000.0000 EXTW LOWBAT RTCALTI HBME, type RO, offset 0x016, reset 0x0000.0000 EXTW LOWBAT RTCALTI HBME, type RW, offset 0x016, reset 0x0000.0000 EXTW LOWBAT RTCALTI HBME, type RW, offset 0x016, reset 0x0000.0000 EXTW LOWBAT RTCALTI HBME, type RW, offset 0x0216, reset 0x0000.0000 RTD EXTW LOWBAT RTCALTI HBME, type RW, offset 0x0216, reset 0x0000.0000 RTD RTD RTD RTD HBME, type RW, offset 0x030, reset 0x0000.0000 RTD RTD RTD RTD RTD RTD RTD RTD RTD RTD RTD RTD RTA RTA	HIBCTL, t	type R/W, of	ffset 0x010), reset 0x0	000.0000											
HBM, type RW, offset 0x14, reset 0x0000.0000 EXTW LOWBAT RTCALTI HBME, type RO, offset 0x016, reset 0x0000.0000 EXTW LOWBAT RTCALTI HBME, type RO, offset 0x016, reset 0x0000.0000 EXTW LOWBAT RTCALTI HBME, type RW, offset 0x016, reset 0x0000.0000 EXTW LOWBAT RTCALTI HBME, type RW, offset 0x016, reset 0x0000.0000 EXTW LOWBAT RTCALTI HBME, type RW, offset 0x0216, reset 0x0000.0000 RTD EXTW LOWBAT RTCALTI HBME, type RW, offset 0x0216, reset 0x0000.0000 RTD RTD RTD RTD HBME, type RW, offset 0x030, reset 0x0000.0000 RTD RTD RTD RTD RTD RTD RTD RTD RTD RTD RTD RTD RTA RTA									VABORT	CLK32EN		PINW/EN	RTOWEN	CLKSEL	HIBREO	RTCEN
IBRNS, type R0, offset 0x019, reset 0x0000.0000 EXTW LOWBAT RTCALTI RTCALTI IBRNS, type R0, offset 0x019, reset 0x0000.0000 IEXTW LOWBAT RTCALTI RTCALTI IBRNS, type R0, offset 0x020, reset 0x0000.0000 IEXTW LOWBAT RTCALTI RTCALTI IBRNS, type R0, offset 0x020, reset 0x0000.0000 IEXTW LOWBAT RTCALTI RTCALTI IBRNS, type R0, offset 0x020, reset 0x0000.0000 IEXTW LOWBAT RTCALTI RTCALTI IBRNS, type R0, offset 0x020, reset 0x0000.0000 IEXTW LOWBAT RTCALTI RTCALTI IBRNS, type R0W, offset 0x020, reset 0x0000.0000 RTD IEXTW LOWBAT RTCALTI IBRNS, type R0W, offset 0x020, reset 0x0000.0000 RTD IEXTW LOWBAT RTCALTI IBRNS, type R0W, offset 0x020, reset 0x0000.0000 RTD IEXTW LOWBAT RTCALTI RTD IEXTW LOWBAT RTCALTI RTCALTI RTCALTI RED_TARLY RTD IEXTW LOWBAT IEXTW LOWBAT RTD IEXTW LOWBAT IEXTW	HIBIM fvr	ne R/W offs	et 0x014	reset 0x000	0.0000					OLKOZEN		THRUEN	INTOWER	OLIVOLL	TIDICEQ	RIGEN
IBRRS, type R0, offset 0x018, reset 0x000.0000 EXTW LOWBAT RTCALTI RTCALTI IBRRS, type R0, offset 0x010, reset 0x000.0000 EXTW LOWBAT RTCALTI RTCALTI IBRC, type R0W, offset 0x020, reset 0x000.0000 EXTW LOWBAT RTCALTI RTCALTI IBRC, type R0W, offset 0x020, reset 0x000.0000 EXTW LOWBAT RTCALTI RTCALTI IBRTCT, type R0W, offset 0x020, reset 0x000.0000 TTM EXTW LOWBAT RTCALTI IBRCT, type R0W, offset 0x020, reset 0x0000.0000 RTD EXTW LOWBAT RTCALTI IBRTCT, type R0W, offset 0x030, dox12C, reset 0x0000.0000 RTD ITMM ITMM ITMM IBRCTW, offset 0x030, reset 0x000.0000 RTD ITMM ITMM ITTMM ITTMM IBRCTW, offset 0x030, reset 0x000.0000 CFFSET ITMM ITMM ITTMM ITTMM IBRCTW, offset 0x040, reset 0x000.0000 CFFSET ITMM ITMM ITMM ITMM IBRCTW, offset 0x040, reset 0x000.0000 ITMM ITMM ITMM ITMM ITMM IBRCTW, offset 0x040, reset 0x000.0000 ITMM ITMM ITMM ITMM I		pe ran, ene														
IBMR. type R0, offset 0x01C, reset 0x0000.0000 IEXTW LOWBAT RTCALTI													EXTW	LOWBAT	RTCALT1	RTCALTO
IBMRS, type R0, offset 0x010, reset 0x0000 0000 EXTW LOWBAT RTCALT1 RTCALT1 IBDRTA, type RW, offset 0x020, reset 0x0000.0000 TRIM EXTW LOWBAT RTCALT1 RTCALT1 IBDRTA, type RW, offset 0x020, reset 0x0000.0000 RTD TRIM IBDRTA	HIBRIS, ty	ype RO, offs	set 0x018,	reset 0x00	00.000								1			
IBMRS, type R0, offset 0x010, reset 0x0000 0000 EXTW LOWBAT RTCALT1 RTCALT1 IBDRTA, type RW, offset 0x020, reset 0x0000.0000 TRIM EXTW LOWBAT RTCALT1 RTCALT1 IBDRTA, type RW, offset 0x020, reset 0x0000.0000 RTD TRIM IBDRTA																
HBRC, type RWHC, offset 0x020, reset 0x0000.0000 EXTW LOWBAT RTCALTI RTCALTI HBRCT, type RW, offset 0x024, reset 0x0000.07FF EXTW LOWBAT RTCALTI RTCALTI HBRCT, type RW, offset 0x024, reset 0x0000.07FF TRIM EXTW LOWBAT RTCALTI RTCALTI HBRCT, type RW, offset 0x024, reset 0x0000.07FF TRIM INTO INTO INTO HBRCT, type RW, offset 0x030-0x12C, reset 0x0000.0000 RTD INTO INTO INTO HBRCT, type RW, offset 0x030-0x12C, reset 0x0000.0000 RTD INTO INTO INTO HBRCT, type RW, offset 0x000, reset 0x0000.0000 RTD INTO INTO INTO HBRCT, type RW, offset 0x000, reset 0x0000.0000 INTO INTO INTO INTO HBRCT, type RW, offset 0x000, reset 0x0000.0000 INTO INTO INTO INTO HBRCT, type RW, offset 0x000, reset 0x0000.0000 INTO INTO INTO INTO INTO INTO INTO INTO INTO INTO INTO INTO INTO INTO INTO INTO INTO INTO INTO INT													EXTW	LOWBAT	RTCALT1	RTCALTO
HBRC, type RW1C, offset 0x020, reset 0x0000.0000 EXTW LOWBAT RTCALT1	HIBMIS, ty	ype RO, off	set 0x01C	, reset 0x00	00.000											
HBRC, type RW1C, offset 0x020, reset 0x0000.0000 EXTW LOWBAT RTCALT1																
HIRRTCT, type R/W, offset 0x024, reset 0x0000.7FFF ILWBAT RTCALT! RTCALT! <td></td> <td>EXTW</td> <td>LOWBAT</td> <td>RTCALT1</td> <td>RTCALTO</td>													EXTW	LOWBAT	RTCALT1	RTCALTO
HBRTCT, type RW, offset 0x000_RFFF TRIM TRIM TRIM HBDATA, type RW, offset 0x000_0x000 RTD RTD RTD Ntsper RW, offset 0x000_0x000 Status Nt, type RW, offset 0x000, reset 0x0000_0000 OFFSET OFFSET OFFSET RTKL DATA DATA DATA DATA COMT MERSE RTSD COMT MERSE FARSE RTKL DATA PRIS ARIS CRIS, type RW, offset 0x000, reset 0x0000.0000 PRIS ARIS CRIS, type RW, offset 0x010, reset 0x0000.0000 PRIS ARIS CRIS, type RW, offset 0x014, reset 0x0000.0000 PRIS ARIS CRISC, type RW, offset 0x014, reset 0x0000.0000 PRIS ARIS CRISC, type RW, offset 0x014, reset 0x0000.0000 PRIS ARIS READ_ENABL	HIBIC, typ	pe R/W1C, c	offset 0x02	0, reset 0x0	0000.0000											
HBRTCT, type RW, offset 0x000_RFFF TRIM TRIM TRIM HBDATA, type RW, offset 0x000_0x000 RTD RTD RTD Ntsper RW, offset 0x000_0x000 Status Nt, type RW, offset 0x000, reset 0x0000_0000 OFFSET OFFSET OFFSET RTKL DATA DATA DATA DATA COMT MERSE RTSD COMT MERSE FARSE RTKL DATA PRIS ARIS CRIS, type RW, offset 0x000, reset 0x0000.0000 PRIS ARIS CRIS, type RW, offset 0x010, reset 0x0000.0000 PRIS ARIS CRIS, type RW, offset 0x014, reset 0x0000.0000 PRIS ARIS CRISC, type RW, offset 0x014, reset 0x0000.0000 PRIS ARIS CRISC, type RW, offset 0x014, reset 0x0000.0000 PRIS ARIS READ_ENABL																
Item Internal Memory Item Internal Memory Item Internal Memory Task Registers (Flash Control Offset) Item Internal Memory Item Internal Memory Task Registers (Flash Control Offset) Item Internal Memory Item Internal Memory Task Registers (Flash Control Offset) Item Internal Memory Item Internal Memory Task Registers (Flash Control Offset) Item Internal Memory Item Internal Memory Task Registers (Flash Control Offset) Item Internal Memory Item Internal Memory Task Registers (Flash Control Offset) Item Internal Memory Item Internal Memory Task Registers (Flash Control Offset) Item Internal Memory Item Internal Memory Task Registers (Flash Control Noted Areset 0x0000.0000 Item Internal Memory Item Internal Memory Task Registers (Suppe Rive, offset 0x000, 0000 Item Internal Memory Item Internal Memory "GMR, type Rive, offset 0x014, reset 0x0000, 0000 Item Internal Memory Item Internal Memory "Item Internal Memory Item Internal Memory Item Internal Memory Item Internal Memory "Item Internal Memory Item Internal Memory Item Internal Memory Item Internal Memory "Item Internal Memory Item Internal Memory Item Inte													EXTW	LOWBAT	RTCALT1	RTCALT
RTD State Registers (Flash Control Offset) State Registers (Subolo, reset 0x0000,0000 State Register Control Offset) State Registers (Subolo, reset 0x0000,0000 COM	HIBRTCT,	, type R/W, o	offset 0x02	24, reset 0x	0000.7FFF											
RTD State Registers (Flash Control Offset) State Registers (Subolo, reset 0x0000,0000 State Register Control Offset) State Registers (Subolo, reset 0x0000,0000 COM																
RTD Sase 0x400F.D000 MA, type RW, offset 0x000, reset 0x0000.0000 VIRAL type RW, offset 0x000, reset 0x0000.0000 CRIS, type RQ, offset 0x010, reset 0x0000.0000 CRIS, type RW, offset 0x014, reset 0x0000.0000 CIA VIRAL type RW, offset 0x014, reset 0x0100.0000 CIA VIRAL type RW, offset 0x014, reset 0x010, reset 0x016, reset 0x010, reset		. 544						11	RIM							
RTD Telah Registers (Flash Control Offset) Jasse Box4000F.D000 OFFSet OFFSet OFFSet John Andread School Control Offset) Joh	HIBDATA,	, type R/W,	offset UXU	30-0x12C, r	eset 0x0000	0.0000			тр							
Ternal Memory "Tash Registers (Flash Control Offset) Base 0x400F.D000 "MA, type R/W, offset 0x000, reset 0x0000,0000 OFFSET OFFSET OFFSET OATA DATA DATA DATA DATA DATA Very R/W, offset 0x000, reset 0x0000,0000 WRKEY "CRIS, type R/W, offset 0x000, reset 0x0000,0000 CRIS, type R/W, offset 0x000, reset 0x0000,0000 "CRIS, type R/W, offset 0x010, reset 0x0000,0000 "CRIS, type R/W, offset 0x014, reset 0x0000,0000 "CRISC, type R/W, offset 0x014, reset 0x0000,0000 "Base 0x400F.E000 JISECRL, type R/W, offset 0x130 and 0x200, reset 0xFFFFFFF "CRISC, type R/W, offset 0x130 and 0x200, reset 0xFFFFFFFF																
State Quisters (Flash Control Offset) State Quisters (Flash Control Offset) State Quisters (Value Contreon Control Offset)	Intorna	Momon														
Base 0x400F.D000 Image: Control of the				Control	Offeret)											
TMA, type R/W, offset 0x000, neset 0x0000, 0000 OFFSET OFFSET OFFSET TMD, type R/W, offset 0x0004, reset 0x0000, 0000 DATA TMC, type R/W, offset 0x0007, reset 0x0000, 0000 WRKEY COMT MERASE ERASE WRITE COMT MERASE ERASE WRITE COMT NERASE ERASE 0x0000, 0000 COMT MERASE ERASE NOT CRIS, type R/W, offset 0x000, reset 0x0000, 0000 CRIS, type R/W, offset 0x010, reset 0x0000, 0000 CRIS, type R/W, offset 0x010, reset 0x0000, 0000 CRISE, type R/W, offset 0x014, reset 0x0000, 0000 Internal Memory Tabah Registers (System Control Offset) Jase 0x400F.E000 JSECRL, type R/W, offset 0x130, and 0x200, reset 0xFFFFFFFFF Internal Memory Internal Memory Internal Memory Inte				Control	Unset)											
Comparison Comparison <td></td> <td></td> <td></td> <td>eset 0x0000</td> <td>.0000</td> <td></td>				eset 0x0000	.0000											
FMD, type R/W, offset 0x000, reset 0x0000.0000 DATA DATA DATA DATA DATA MC, type R/W, offset 0x0008, reset 0x0000.0000 WRKEY FCRIS, type R/W, offset 0x000, reset 0x0000.0000 COMT MERASE ERASE WRITE CCRIS, type R/W, offset 0x000, reset 0x0000.0000 COMT MERASE ERASE WRITE FCRIS, type R/W, offset 0x000, reset 0x0000.0000 COMT MERASE ERASE WRITE FCRIS, type R/W, offset 0x010, reset 0x0000.0000 COMT MERASE ERASE WRITE FCRISC, type R/W, offset 0x010, reset 0x0000.0000 COMT MERASE AMASK FCRISC, type R/W, offset 0x014, reset 0x0000.0000 COMT PMASK AMASK FCRISC, type R/W, offset 0x014, reset 0x0000.0000 COMT PMASK AMASK FCRISC, type R/W, offset 0x014, reset 0x0000.0000 COMT PMISC AMISC Internal Memory FRISA COMT COMT PMISC AMISC ISECRL, type R/W, offset 0x140, reset 0x31 COMT COMT COMT COMT COMT ISECRL, type R/W, offset 0x140, reset 0x67 COMT COMT COMT															OFF	SET
DATA DATA DATA PMC, type R/W, offset 0x000, reset 0x0000.0000 COMT MERASE ERASE WRITE CCRIS, type R/W, offset 0x000, reset 0x0000.0000 COMT MERASE ERASE WRITE CCIM, type R/W, offset 0x010, reset 0x0000.0000 COMT MERASE ERASE WRITE CCIM, type R/W, offset 0x010, reset 0x0000.0000 COMT MERASE ARIS CCIM, type R/W, offset 0x010, reset 0x0000.0000 COMT PMASK AMASK FCMISC, type R/W, offset 0x014, reset 0x0000.0000 COMT PMASK AMASK FCMISC, type R/W, offset 0x014, reset 0x0000.0000 COMT PMASK AMASK FCMISC, type R/W, offset 0x014, reset 0x0000.0000 COMT PMASK AMASK FCMISC, type R/W, offset 0x140, reset 0x0000.0000 COMT PMASK AMASK FCRISC, type R/W, offset 0x140, reset 0x000 COMT PMASK AMASK JSECRL, type R/W, offset 0x140, reset 0x31 COMT COMT USEC FRED_ENABLE READ_ENABLE COMT COMT COMT								OFI	I FSET							
FC type R/W, offset 0x000, reset 0x0000.0000 FCRIS, type R/W, offset 0x000, reset 0x0000.0000 FCRIS, type R/W, offset 0x010, reset 0x0000.0000 FCRISC, type R/W, offset 0x010, reset 0x0000.0000 FCRISC, type R/W, offset 0x014, reset 0x0000.0000 FCRISC, type R/W, offset 0x014, reset 0x0000.0000 FCRISC, type R/W, offset 0x144, reset 0x0000.0000 FCRISC, type R/W, offset 0x140, reset 0x000.0000 FCRISC, type R/W, offset 0x140, reset 0x01 FCRISC, type R/W, offset 0x140, reset 0x1 FCRISC, type R/W, offset 0x140, reset 0x31 FCRISC, type R/W, offset 0x130 and 0x200, reset 0xFFFF.	FMD, type	e R/W, offse	t 0x004, re	eset 0x0000	.0000											
MC, type R/W, offset 0x008, reset 0x0000.0000 WRKEY COMT MERASE ERASE WRITE FCRIS, type RO, offset 0x000.0000 MERASE ERASE VRITE								D	ATA							
WREY COMT MERASE ERASE WRITE COMT MERASE Demonstrate								D	ATA							
Image: Company of the set 0x0000.0000 MERASE ERASE WRITE CCOMT MERASE MERASE ERASE WRITE CCOMT MERASE MERASE MERASE ERASE WRITE CCOMT MERASE MERASE <td>FMC, type</td> <td>e R/W, offse</td> <td>t 0x008, re</td> <td>eset 0x0000</td> <td>.0000</td> <td></td>	FMC, type	e R/W, offse	t 0x008, re	eset 0x0000	.0000											
CRIS, type R0, offset 0x00C, reset 0x0000.0000 PRIS ARIS CIM, type R/W, offset 0x010, reset 0x0000.0000 PRIS ARIS CCISC, type R/W/IC, offset 0x010, reset 0x0000.0000 PMASK AMASK CCISC, type R/W/IC, offset 0x014, reset 0x0000.0000 PMASK AMASK CCISC, type R/W/IC, offset 0x014, reset 0x0000.0000 PMASK AMASK CMISC, type R/W/IC, offset 0x014, reset 0x0000.0000 PMASK AMASK CMISC, type R/W/IC, offset 0x014, reset 0x0000.0000 PMASK AMASK CMISC, type R/W/IC, offset 0x014, reset 0x0000.0000 PMASK AMASK CMISC, type R/W/IC, offset 0x014, reset 0x0000.0000 PMASK AMASK Internal Memory PMISC AMISC Flash Registers (System Control Offset) PMASK PMASK Base 0x400F.E000 PMISC AMISC JSECRL, type R/W, offset 0x140, reset 0x31 PMISC PMISC PMRE0, type R/W, offset 0x130 and 0x200, reset 0xFFFF.FFFFF VISEC								WF	KEY				_			
Cill, type R/W, offset 0x010, reset 0x0000.0000 PRIS ARIS Cill, type R/W, offset 0x010, reset 0x0000.0000 PMASK AMASK FCMISC, type R/W1C, offset 0x014, reset 0x0000.0000 PMASK AMASK FCMISC, type R/W1C, offset 0x014, reset 0x0000.0000 PMASK AMASK FCMISC, type R/W1C, offset 0x014, reset 0x0000.0000 PMASK AMASK FCMISC, type R/W1C, offset 0x014, reset 0x0000.0000 PMASK AMASK Internal Memory PMISC AMISC FLash Registers (System Control Offset) PMASK AMASK JSECRL, type R/W, offset 0x140, reset 0x31 Image: Control Offset) Image: Control Offset) PMRE0, type R/W, offset 0x130 and 0x200, reset 0xFFFF.FFFF Image: Control													COMT	MERASE	ERASE	WRITE
FCIM, type R/W, offset 0x010, reset 0x0000.0000 FCIM, type R/W, offset 0x010, reset 0x0000.0000 FCMISC, type R/W1C, offset 0x014, reset 0x0000.0000 FCMISC, type R/W, offset 0x140, reset 0x0000.0000 Immerial Memory Flash Registers (System Control Offset) Base 0x400F.E000 JSECRL, type R/W, offset 0x140, reset 0x31 Immerial Memory Flash Registers (System Control Offset) Base 0x400F.E000 JSECRL, type R/W, offset 0x140, reset 0x31 Immerial Memory Flash Registers (System Control Offset) Base 0x400F.E000 Immerial Memory Flash Registers (System Control Offset) Base 0x400F.E000 Immerial Memory Flash Registers (System Control Offset) Base 0x400F.E000 Immerial Memory Flash Registers (System Control Offset) Base 0x400F.E000 Immerial Memory Flash Registers (System Control Offset) Base 0x400F.E000 Immerial Memory Flash Registers (System Control Offset) Base 0x400F.E000	FCRIS, ty	pe RO, offs	et 0x00C,	reset 0x000	0.0000					-	-		-		-	
FCIM, type R/W, offset 0x010, reset 0x0000.0000 FCIM, type R/W, offset 0x010, reset 0x0000.0000 FCMISC, type R/W1C, offset 0x014, reset 0x0000.0000 FCMISC, type R/W, offset 0x140, reset 0x0000.0000 Immerial Memory Flash Registers (System Control Offset) Base 0x400F.E000 JSECRL, type R/W, offset 0x140, reset 0x31 Immerial Memory Flash Registers (System Control Offset) Base 0x400F.E000 JSECRL, type R/W, offset 0x140, reset 0x31 Immerial Memory Flash Registers (System Control Offset) Base 0x400F.E000 Immerial Memory Flash Registers (System Control Offset) Base 0x400F.E000 Immerial Memory Flash Registers (System Control Offset) Base 0x400F.E000 Immerial Memory Flash Registers (System Control Offset) Base 0x400F.E000 Immerial Memory Flash Registers (System Control Offset) Base 0x400F.E000 Immerial Memory Flash Registers (System Control Offset) Base 0x400F.E000																
CMISC, type R/W1C, offset 0x014, reset 0x0000.0000															PRIS	ARIS
FCMISC, type R/W1C, offset 0x014, reset 0x0000.0000 rternal Memory Flash Registers (System Control Offset) Base 0x400F.E000 JSECRL, type R/W, offset 0x140, reset 0x31 Image: Control offset 0x140, reset 0x31 Image: Control offset 0x130 and 0x200, reset 0xFFFF.FFFF READ_ENABLE	FCIM, typ	e R/W, offs	et 0x010, r	eset 0x000).0000											
FCMISC, type R/W1C, offset 0x014, reset 0x0000.0000 rternal Memory Flash Registers (System Control Offset) Base 0x400F.E000 JSECRL, type R/W, offset 0x140, reset 0x31 Image: Control offset 0x140, reset 0x31 Image: Control offset 0x130 and 0x200, reset 0xFFFF.FFFF READ_ENABLE																
Internal Memory Flash Registers (System Control Offset) Base 0x400F.E000 JSECRL, type R/W, offset 0x140, reset 0x31 IMPRE0, type R/W, offset 0x130 and 0x200, reset 0xFFFF.FFFF FMPRE0, type R/W, offset 0x130 and 0x200, reset 0xFFFF.FFFF READ_ENABLE	Former -														PMASK	AMASK
nternal Memory Flash Registers (System Control Offset) Base 0x400F.E000 JSECRL, type R/W, offset 0x140, reset 0x31 USEC FMPRE0, type R/W, offset 0x130 and 0x200, reset 0xFFFF.FFFF READ_ENABLE	FCMISC, 1	type R/W1C	, offset 0x	(U14, reset (JX0000.0000	U										
nternal Memory Flash Registers (System Control Offset) Base 0x400F.E000 JSECRL, type R/W, offset 0x140, reset 0x31 USEC FMPRE0, type R/W, offset 0x130 and 0x200, reset 0xFFFF.FFFF READ_ENABLE															DMICO	AMICO
Flash Registers (System Control Offset) Base 0x400F.E000 JSECRL, type R/W, offset 0x140, reset 0x31 Image: State of the															FINISC	ANISC
Base 0x400F.E000 JSECRL, type R/W, offset 0x140, reset 0x31 USEC MPRE0, type R/W, offset 0x130 and 0x200, reset 0xFFF.FFFF READ_ENABLE					1.04											
FMPRE0, type R/W, offset 0x130 and 0x200, reset 0xFFF.FFFF READ_ENABLE				m Contro	ol Offset))										
FMPRE0, type R/W, offset 0x130 and 0x200, reset 0xFFF.FFFF READ_ENABLE	USECRL,	type R/W, o	offset 0x14	IO, reset 0x3	31											
FMPRE0, type R/W, offset 0x130 and 0x200, reset 0xFFF.FFFF READ_ENABLE																
READ_ENABLE												US	EC			
	FMPRE0,	type R/W, c	offset 0x13	0 and 0x20	0, reset 0xF	FFF.FFFF										
READ_ENABLE																
								READ_	ENABLE							

												1.4			
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18	17	16 0
			12 4 and 0x400			J	0	1	U	J	4	3	2		U
WIFF LU , I	type N/W, O	11561 07 13-	+ anu 0x400	, leset oxi			PROG	ENABLE							
								ENABLE							
	G type R/	V offeet Ov	1D0, reset		FF		1100_								
NW	id, type itil	v, onset ox	TD0, Teset	•••••	15			DATA							
INVV						D4	ATA	DAIA						DBG1	DBG
	CO tuno P	W offeet 0	×150 rooot			Dr								DDOT	DDOC
	GU, LYPE RA	w, onset u	x1E0, reset	UXFFFF.F	FFF			DATA							
NW								DATA							
	C1 tune B	W offeet 0	x1E4, reset				Dr								
NW	GI, type K	w, onset o	124, 1656	UXFFFF.F	FFF			DATA							
INVV								TA							
	tuno DM/ o	ffact 0x20	4, reset 0xF				Dr								
I WIF I\⊑ I,	type R/W, C	11561 0720-	+, 16361 071				DEAD								
								ENABLE ENABLE							
FMPRF2	type R/W o	ffset Nv204	8, reset 0xF	FFF FFFF											
	., po 1011, 0		, 10031 UAI				READ	ENABLE							
								ENABLE							
FMPRF3	type R/W	ffset 0x200	C, reset 0xF	FFF.FFF											
	. ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		-,				READ	ENABLE							
								ENABLE							
FMPPE1.1	type R/W. o	ffset 0x404	4, reset 0xF	FFF.FFFF											
	31 · · · ·		,				PROG	ENABLE							
								ENABLE							
FMPPE2, 1	type R/W, o	ffset 0x408	3, reset 0xF	FFF.FFFF											
							PROG	ENABLE							
							PROG	ENABLE							
FMPPE3, 1	type R/W, o	ffset 0x400	C, reset 0xF	FFF.FFFF											
							PROG_	ENABLE							
							PROG	ENABLE							
Genera	I-Purpos	e Input/	Outputs	(GPIOs											
GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po	art A base: art B base: art C base: art D base: art E base: art F base: art G base: art H base:	0x4000.5 0x4000.6 0x4000.7 0x4002.4 0x4002.5 0x4002.6	000 000 000 000 000 000												
GPIODATA	A, type R/W	, offset 0x0	000, reset 0	x0000.000	0										
											D	ATA			
		ffect 0x40	0, reset 0x0	0000.0000								_			
gpiodir,	type R/W, o	JISEL 0740													
gpiodir,	type R/W, o	JIISEL 0X40													
gpiodir,	type R/W, o	JIISEL 0X40									C) DIR			
			reset 0x00	00.0000							C) DIR			
				00.0000								DIR			
				00.0000								DIR DIR IS			
GPIOIS, ty	ype R/W, of	fset 0x404,													
GPIOIS, ty	ype R/W, of	fset 0x404,	reset 0x00												
GPIOIS, ty	ype R/W, of	fset 0x404,	reset 0x00												
gpiois, ty gpioibe,	ype R/W, of type R/W, c	fset 0x404, offset 0x40	reset 0x00	0000.0000								IS			
gpiois, ty gpioibe,	ype R/W, of type R/W, c	fset 0x404, offset 0x40	reset 0x00 8, reset 0x0	0000.0000								IS			

31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
					10	9	0	/	0	5	4	3	2	1	U
GFIOIN,	type R/W, of	iisel 0x410	, reset oxo	000.0000											
											IN	 1E			
CDIODIS	, type RO, o	ffeet 0x41/	L reset 0v0												
	, type ito, o	11301 0741-	, 16361 070												
											R	l IS			
GPIOMIS	6, type RO, o	ffeet 0x41	R reset Ovi	000 0000								10			
or ronne	, type ne, e		, 10001 040												
											M	I IS			
GPIOICR	R, type W1C,	offset 0x4	1C. reset 0	x0000.0000				1				-			
			,												
											ŀ	C			
GPIOAF	SEL, type R/	W, offset 0	x420, reset	t -											
											AF	SEL			
GPIODR	2R, type R/W	V, offset 0x	500, reset	0x0000.00F	F										
											DF	RV2			
GPIODR	4R, type R/W	V, offset 0x	504, reset	0x0000.000)										
											DF	kV4			
GPIODR	8R, type R/W	V, offset 0x	508, reset	0x0000.000	נ										
											DF	8V8			
GPIOOD	R, type R/W,	offset 0x5	0C, reset 0	x0000.0000											
											O	DE			
GPIOPU	R, type R/W,	offset 0x5	10, reset -					-				-		-	
											Pl	JE			
GPIOPD	R, type R/W,	offset 0x5	14, reset 0	x0000.0000											
											PI	DE			
GPIOSLI	R, type R/W,	offset 0x5	18, reset 0>	<0000.0000											
											SI	RL			
GPIODE	N, type R/W,	offset 0x5	1C, reset -												
											DI	EN			
GPIOLO	CK, type R/V	V, offset 0x	520, reset	0x0000.000	1										
								CK							
00:00-	t		4				LC	CK							
GPIOCR	, type -, offse	et 0x524, re	eset -												
CDICD	inhiD4 for	DO -#-			0000						0	R			
GPIOPer	iphID4, type	RO, offse	UXFD0, re	set ux0000.	0000										
CDICD		DO -#-			0000						Ы	D4			
GPIOPer	iphID5, type	RU, offset	UXFD4, re	set uxuuu0.	0000										
											E.				
											PI	D5			

30 14 06, type R(07, type R(29 13 D, offset (28 12 0xFD8, res	27 11 set 0x0000	26 10 .0000	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
06, type R					, ,	U U	•	ů			, °	_		
		0x1 20, 100												
07, type R														
07, type R										Pl	 D6			
	D. offset (0xFDC. res	set 0x0000	.0000							-			
	,	. , .												
										PI	L D7			
0. type R	D. offset (0xFE0, res	et 0x0000.	.0061										
	,	,												
										PI	D0			
01, type R	D, offset (0xFE4, res	et 0x0000.	.0000										
	,													
										PI	D1			
02, type R	D, offset (0xFE8, res	et 0x0000.	.0018										
		,												
										PI	D2			
03, type R	D, offset (0xFEC, res	set 0x0000	.0001										
										PI	D3			
), type RO	, offset 0	xFF0, rese	t 0x0000.0	00D										
										CI	D0			
I, type RO	, offset 0	xFF4, rese	t 0x0000.0	0F0										
										CI	D1			
2, type RO	, offset 0	xFF8, rese	t 0x0000.0	005										
	-													
										CI	D2			
3, type RO	, offset 0	xFFC, rese	t 0x0000.0	00B1										
										CI	D3			
urpose	Timers													
pe R/W, o	ffset 0x00	00, reset 0:	x0000.000	0										
													GPTMCFG	;
type R/W,	offset 0x	004, reset	0x0000.00	00										
											TAAMS	TACMR	TA	MR
type R/W,	offset 0x	008, reset	0x0000.00	00										
											TBAMS	TBCMR	ТВ	MR
pe R/W, of	fset 0x00	C, reset 0	x0000.000	0							1	1	1	
PWML 1	BOTE		TBE	VENT	TBSTALL	TBEN		TAPWML	TAOTE	RTCEN	TAE	VENT	TASTALL	TAEN
pe R/W, of	fset 0x01	8, reset 0x	0000.0000)						1			1	
				CBEIM	CBMIM	TBTOIM					RTCIM	CAEIM	CAMIM	TATOIM
be RO, offs	set 0x01C	, reset 0x(0000.0000								1			
.,														
				CBERIS	CBMRIS	TBTORIS					RTCRIS	CAERIS	CAMRIS	TATORIS
);),),),),),),),),),),),),),	2, type R(3, type R(, type RO , type RO	2, type RO, offset 0 3, type RO, offset 0 , type RO, offset 0 0x4003.0000 0x4003.2000 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000	2, type RO, offset 0xFE8, res 3, type RO, offset 0xFEC, res , type RO, offset 0xFF0, rese , type RO, offset 0xFF4, rese , type RO, offset 0xFF8, rese , type RO, offset 0xFF6, rese , type RO, offset 0xFF6, rese 0x4003.0000 0x4003.2000 0x4003.7000 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000	2, type RO, offset 0xFE8, reset 0x0000 3, type RO, offset 0xFF0, reset 0x0000.0 4, type RO, offset 0xFF0, reset 0x0000.0 5, type RO, offset 0xFF4, reset 0x0000.0 5, type RO, offset 0xFF8, reset 0x0000.0 5, type RO, offset 0xFF6, reset 0x0000.0 5, type RO, offset 0xFF6, reset 0x0000.0 5, type RO, offset 0xFF0, reset 0x0000.0 5, type RO, offset 0x000, reset 0x0000.00 5, type R/W,	0x4003.0000 0x4003.1000 0x4003.2000 0x4003.3000 pe R/W, offset 0x000, reset 0x0000.0000 ype R/W, offset 0x004, reset 0x0000.0000 ype R/W, offset 0x008, reset 0x0000.0000 pe R/W, offset 0x018, reset 0x0000.0000	2, type RO, offset 0xFE8, reset 0x0000.0018 2, type RO, offset 0xFEC, reset 0x0000.0001 3, type RO, offset 0xFF0, reset 0x0000.000D 4, type RO, offset 0xFF4, reset 0x0000.00F0 4, type RO, offset 0xFF8, reset 0x0000.00F1 4, type RO, offset 0xFF6, reset 0x0000.00F1 4, type RO, offset 0xFF6, reset 0x0000.00F1 5, type RO, offset 0x0FFC, reset 0x0000.00F1 5, type RO, offset 0x000, reset 0x0000.00F1 5, type R/W, offset 0x008, reset 0x0000.00F1 </td <td>2, type R0, offset 0xFE8, reset 0x0000.0018 3, type R0, offset 0xFE0, reset 0x0000.0001 4 4 4 5, type R0, offset 0xFE0, reset 0x0000.0001 5, type R0, offset 0xFF0, reset 0x0000.000D 5, type R0, offset 0xFF4, reset 0x0000.000F0 5, type R0, offset 0xFF8, reset 0x0000.000F0 5, type R0, offset 0xFF8, reset 0x0000.000F0 5, type R0, offset 0xFF6, reset 0x0000.000F0 5, type R0, offset 0xFF6, reset 0x0000.000F1 5, type R0, offset 0x004, reset 0x0000.0000 5, type R/W, offset 0x004, reset 0x0000.0000 5, type R/W, offset 0x004, reset 0x0000.0000 5, type R/W, offset 0x006, reset 0x0000.0000 5, type R/W, offset 0x008, reset 0x0000.0000 5, type R/W, offset 0x018, reset 0x0000.0000 5, type R/W, offset 0x018, reset 0x0000.0000</td> <td>2, type RO, offset 0xFE8, reset 0x0000.0001 Image: Contract of the con</td> <td>2, type RO, offset 0xFE8, reset 0x0000.0018 Image: Control of Control</td> <td>2, type RO, offset 0xFE8, reset 0x0000.0001 3, type RO, offset 0xFE0, reset 0x0000.0001 ype RO, offset 0xFE0, reset 0x0000.0000 ype RO, offset 0xFF0, reset 0x0000.0001 ype RVW, offset 0x000, reset 0x0000.0000 ype RVW, offset 0x000, reset</td> <td>Image: state in the s</td> <td>Image: Section of Section Output of Sectin Output of Sectin Output of Section Output of Section O</td> <td>Image: constraint of the sector of</td> <td>Image: constraint of the /td>	2, type R0, offset 0xFE8, reset 0x0000.0018 3, type R0, offset 0xFE0, reset 0x0000.0001 4 4 4 5, type R0, offset 0xFE0, reset 0x0000.0001 5, type R0, offset 0xFF0, reset 0x0000.000D 5, type R0, offset 0xFF4, reset 0x0000.000F0 5, type R0, offset 0xFF8, reset 0x0000.000F0 5, type R0, offset 0xFF8, reset 0x0000.000F0 5, type R0, offset 0xFF6, reset 0x0000.000F0 5, type R0, offset 0xFF6, reset 0x0000.000F1 5, type R0, offset 0x004, reset 0x0000.0000 5, type R/W, offset 0x004, reset 0x0000.0000 5, type R/W, offset 0x004, reset 0x0000.0000 5, type R/W, offset 0x006, reset 0x0000.0000 5, type R/W, offset 0x008, reset 0x0000.0000 5, type R/W, offset 0x018, reset 0x0000.0000 5, type R/W, offset 0x018, reset 0x0000.0000	2, type RO, offset 0xFE8, reset 0x0000.0001 Image: Contract of the con	2, type RO, offset 0xFE8, reset 0x0000.0018 Image: Control of Control	2, type RO, offset 0xFE8, reset 0x0000.0001 3, type RO, offset 0xFE0, reset 0x0000.0001 ype RO, offset 0xFE0, reset 0x0000.0000 ype RO, offset 0xFF0, reset 0x0000.0001 ype RVW, offset 0x000, reset 0x0000.0000 ype RVW, offset 0x000, reset	Image: state in the s	Image: Section of Section Output of Sectin Output of Sectin Output of Section Output of Section O	Image: constraint of the sector of	Image: constraint of the

												1			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPTMMIS	. type RO.	offset 0x02	20, reset 0x	0000.0000								1			
	, ., ., .,														
					CBEMIS	CBMMIS	TBTOMIS					RTCMIS	CAEMIS	CAMMIS	TATOMIS
GPTMICR	, type W1C	, offset 0x(024, reset 0	x0000.0000											
					CRECINT	CBMCINT	TRTOCINT					RTCCINT	CAECINT	CAMCINT	TATOCINT
												1	0/120111	0, 110	
GPIMIAI	LR, type R/	W, offset U	x028, reset	0x0000.FF	-F (16-bit r	node) and			node)						
							TAII	_RH							
							TAI	LRL							
GPTMTBI	LR, type R	/W, offset 0	x02C, rese	t 0x0000.FF	FF										
							TBI								
GPTMTAN	MATCHR, ty	ype R/W, of	fset 0x030,	reset 0x00	00.FFFF (1	6-bit mode) and 0xFF	FF.FFFF (3	2-bit mode)					
							TAN	1RH							
							TAN	/IRL							
GPTMTB	MATCHR. to	vpe R/W. of	ffset 0x034	, reset 0x00	00.FFFF										
							TBN	/IRL							
GPTMTAF	PR, type R/	W, offset 0	x038, reset	0x0000.000	0										
											TA	PSR			
COTMTR	D turne B/	W offeet 0	v02C rooot	t 0x0000.000	0							-			
GETWITE	- K, type K	w, onser o	x030, 16361									1			
											ТВ	PSR			
GPTMTAF	PMR, type F	R/W, offset	0x040, rese	et 0x0000.00	000										
											ΤΔΡ	I SMR			
												OWIN			
GPIMIB	MR, type i	R/W, offset	0x044, res	et 0x0000.0	000		1				1		1		
											TBF	PSMR			
GPTMTAF	R, type RO,	offset 0x04	48, reset 0x	0000.FFFF	(16-bit mo	de) and 0x	FFFF.FFFF	(32-bit mo	de)						
							TA								
							TA	RL							
GPTMTB	R, type RO,	offset 0x0	4C, reset 0	x0000.FFFF						_					
							TB	RL				•			
Watebo	log Time)r													
	1000.0000														
WDTLOA	D, type R/V	V, offset 0x	000, reset (xFFFF.FFF	F										
							WDT	Load							
							WDT	Load							
WDTVAL	JE, type RC	D, offset 0x	004, reset (0xFFFF.FFF	F										
				-			W/DT	Value							
							WDT	value							
WDTCTL,	type R/W,	offset 0x00	08, reset 0x	0000.0000											
														RESEN	INTEN
WDTICB	type WO -	offset 0x000	C resot									1			
WD HCR,	type wo, c		o, reset -				=								
							WDT								
							WDT	IntClr							
WDTRIS,	type RO, o	ffset 0x010	, reset 0x0	000.000											
															WDTDIO
															WDTRIS

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	type RO, of				10	0	0		ů	Ŭ			-		•
	() po 110, 0		.,												
															WDTMIS
WDTTES	T, type R/W,	offset 0x4	18. reset 0	 x0000.0000											
	., ., .,														
							STALL								
	K, type R/W	offset 0x	C00. reset (0x0000.000	0										
		, 011001 04			•		WDT	Lock							
								Lock							
WDTPeri	phID4, type	RO. offset	0xFD0. res	et 0x0000.	0000										
		,													
											P	I ID4			
WDTPeri	phID5, type	RO. offset	0xFD4. res	et 0x0000.	0000			1							
		,													
											P	ID5			
WDTPeri	phID6, type	RO, offset	0xFD8. res	et 0x0000	0000			1							
			-,												
											P	I ID6			
WDTPeri	phID7, type	RO. offset	0xFDC. res	set 0x0000.	0000			1							
											P	I ID7			
WDTPeri	phID0, type	RO. offset	0xFE0. res	et 0x0000.0	0005			1							
											P	I ID0			
WDTPeri	phID1, type	RO. offset	0xFE4. res	et 0x0000.0	0018			1							
		,													
											P	I ID1			
WDTPeri	phID2, type	RO. offset	0xFE8. res	et 0x0000.0	0018			1							
											P	I ID2			
WDTPeri	phID3, type	RO. offset	0xFEC. res	set 0x0000.	0001			1							
			,												
											P	I ID3			
WDTPCe	IIID0, type R	O. offset (0xFF0. rese	t 0x0000.00	00D			1							
		-,	,												
											С	ID0			
WDTPCe	IIID1, type R	O, offset (0xFF4, rese	t 0x0000.00)F0			1							
											С	I ID1			
WDTPCe	IIID2, type R	O, offset (0xFF8, rese	t 0x0000.00	005			1			-				
											С	I ID2			
WDTPCe	IIID3, type R	O, offset (xFFC, rese	et 0x0000.0	0B1			1							
											С	I ID3			
Univer	sal Asyn	chrono	Is Receiv	vers/Tra	nsmitte		Ts)								
	base: 0x40						,								
UART1 I	base: 0x40	00.D000													
	base: 0x40														
UARTDR	, type R/W, o	offset 0x00)0, reset 0x	0000.0000											
				OE	BE	PE	FE				D/	ATA			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JARIRSI	R/UARTECR	, туре ко,	offset uxu	J4, reset ux	0000.0000										
												OE	BE	PE	FE
JARTRSF	R/UARTECR	. type WO	. offset 0x0	04. reset 0:	×0000.0000)						02	52		
		, .,	,												
											DA	I ATA			
UARTFR,	type RO, of	fset 0x018	, reset 0x0	000.0090				1							
								TXFE	RXFF	TXFF	RXFE	BUSY			
UARTILPI	R, type R/W	, offset 0x	020, reset 0	x0000.0000)										
											ILPE	OVSR			
UARTIBR	D, type R/W	, offset 0x	024, reset ()x0000.000	0										
			-000				DIV	'INT							
UARTEBE	RD, type R/V	v, onset 0	ku28, reset	0x0000.000	0										
												עוס	RAC		
	RH, type R/V	V offect 0	(02C resot	0x0000.000	00							ועוט			
UAICIEOI		, 01301 07			50										
								SPS	WI	_EN	FEN	STP2	EPS	PEN	BRK
UARTCTL	, type R/W,	offset 0x0	30, reset 0)	x0000.0300				1				1			
						RXE	TXE	LBE					SIRLP	SIREN	UARTEN
UARTIFL	S, type R/W,	offset 0x0)34, reset 0	x0000.0012	2										
											RXIFLSEL			TXIFLSEL	
UARTIM,	type R/W, o	ffset 0x038	3, reset 0x0	000.0000											
					OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM				
UARTRIS	, type RO, o	ffset 0x03	C, reset 0x()000.000F											
					OERIS	DEDIC	DEDIO	FEDIO	DTDIC	TYDIC	DVDIC				
	tuno BO o	ffoot 0x04	0 readt 0x(UERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS				
UARTINIS	, type RO, c	mset uxu4	u, reset uxt	1000.0000											
					OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS				
UARTICR	, type W1C,	offset 0x0	44. reset 0	x0000.0000											
	, ,		,												
					OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC				
UARTPeri	iphID4, type	RO, offse	t 0xFD0, re	set 0x0000	.0000						1				
											PI	D4			
UARTPeri	iphID5, type	RO, offse	t 0xFD4, re	set 0x0000	.0000										
											PI	D5			
UARTPeri	iphID6, type	RO, offse	t 0xFD8, re	set 0x0000	.0000										
											PI	D6			
JARTPeri	iphID7, type	RO, offse	t 0xFDC, re	set 0x0000	.0000										
											PI	D7			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UARTPerip	ohID0, type	RO, offset	t 0xFE0, re	set 0x0000	.0011										
	hipd to a	DO - #	0.554								PI	D0			
UARIPerip	ohID1, type	RO, offset	UXFE4, res	set 0x0000	.0000										
											PI	 D1			
UARTPerip	ohID2, type	RO, offset	t 0xFE8, res	set 0x0000	.0018			I							
-															
											PI	ID2			
UARTPerip	ohID3, type	RO, offset	t 0xFEC, re	set 0x0000	0.0001										
											PI	D3			
UARTPCel	IID0, type F	RO, offset	0xFF0, rese	et 0x0000.0	000D							1			
											0	ID0			
UARTPCel	IID1. type F	RO, offset	0xFF4, rese	et 0x0000 0	00F0										
		.s, enour													
											CI	I ID1			
UARTPCel	IID2, type F	RO, offset	0xFF8, rese	et 0x0000.0	0005										
											CI	ID2			
UARTPCel	IID3, type F	RO, offset	0xFFC, res	et 0x0000.(00B1										
											0				
											CI	ID3			
Synchro			erface (S	SI)							CI	ID3			
	e: 0x4000.	.8000	erface (S	iSI)							CI	ID3			
Synchro SSI0 base	e: 0x4000. e: 0x4000.	.8000 .9000									CI	ID3			
Synchro SSI0 base SSI1 base	e: 0x4000. e: 0x4000.	.8000 .9000									C	D3			
Synchro SSI0 base SSI1 base	e: 0x4000. e: 0x4000.	.8000 .9000		000.0000				SPH	SPO	FI	Cl	ID3	D	38	
Synchro SSI0 base SSI1 base	e: 0x4000. e: 0x4000. pe R/W, off	.8000 .9000 fset 0x000,	reset 0x00	000.0000 CR				SPH	SPO	FI			D	SS	
Synchrc SSI0 base SSI1 base SSICR0, ty	e: 0x4000. e: 0x4000. pe R/W, off	.8000 .9000 fset 0x000,	reset 0x00	000.0000 CR				SPH	SPO	FI					
Synchro SSI0 base SSI1 base SSICR0, ty SSICR1, ty	e: 0x4000. e: 0x4000. pe R/W, off	8000 9000 fset 0x000, fset 0x004,	reset 0x00 SC reset 0x00	000.0000 CR 000.0000				SPH	SPO	FI		D3	Da	SS SS SSE	LBM
Synchrc SSI0 base SSI1 base SSICR0, ty	e: 0x4000. e: 0x4000. pe R/W, off	8000 9000 fset 0x000, fset 0x004,	reset 0x00 SC reset 0x00	000.0000 CR 000.0000				SPH	SPO	F					LBM
Synchro SSI0 base SSI1 base SSICR0, ty SSICR1, ty	e: 0x4000. e: 0x4000. pe R/W, off	8000 9000 fset 0x000, fset 0x004,	reset 0x00 SC reset 0x00	000.0000 CR 000.0000					SPO	FI					LBM
SSICR0, ty SSICR0, ty SSICR1, typ	2: 0x4000. 2: 0x4000. pe R/W, off	8000 9000 fset 0x000, fset 0x004, iset 0x008, 1	reset 0x00 SC reset 0x00 reset 0x000	000.0000 CR 000.0000 00.0000			DA	SPH TA	SPO	FI					LBM
Synchro SSI0 base SSI1 base SSICR0, ty SSICR1, ty	2: 0x4000. 2: 0x4000. pe R/W, off	8000 9000 fset 0x000, fset 0x004, set 0x008, 1	reset 0x00 SC reset 0x00 reset 0x000	000.0000 CR 000.0000 00.0000			DA		SPO	FI					LBM
SSICR0, ty SSICR0, ty SSICR1, typ	2: 0x4000. 2: 0x4000. pe R/W, off	8000 9000 fset 0x000, fset 0x004, set 0x008, 1	reset 0x00 SC reset 0x00 reset 0x000	000.0000 CR 000.0000 00.0000					SPO	F					LBM
SSICR0, ty SSICR1, ty SSICR1, typ	2: 0x4000. 3: 0x4000. pe R/W, off pe R/W, off e R/W, offs e RO, offse	8000 9000 fset 0x000, fset 0x004, set 0x008, 1 et 0x00C, r	reset 0x00 SC reset 0x000 reset 0x000	000.0000 CR 000.0000 00.0000 00.0000 0.0003			DA		SPO	FI	RF	SOD	MS	SSE	
SSICR0, type SSIDR, type SSISR, type	2: 0x4000. 3: 0x4000. pe R/W, off pe R/W, off e R/W, offs e RO, offse	8000 9000 fset 0x000, fset 0x004, set 0x008, 1 et 0x00C, r	reset 0x00 SC reset 0x000 reset 0x000	000.0000 CR 000.0000 00.0000 00.0000 0.0003					SPO	FI	RF	SOD	MS	SSE	
SSICR1, typ SSISR, typ SSICPSR,	2: 0x4000. 3: 0x4000. pe R/W, off pe R/W, off e R/W, offs e RO, offse type R/W, c	8000 9000 fset 0x000, fset 0x004, set 0x008, n et 0x00C, n	reset 0x000 SC reset 0x000 reset 0x000 eset 0x000 0, reset 0x1	000.0000 R 000.0000 000.0000 00000 00000.0000 00000.0000					SPO	FI	RF	SOD	MS	SSE	
SSICR1, typ SSISR, typ SSICPSR,	2: 0x4000. 3: 0x4000. pe R/W, off pe R/W, off e R/W, offs e RO, offse type R/W, c	8000 9000 fset 0x000, fset 0x004, set 0x008, n et 0x00C, n	reset 0x000 SC reset 0x000 reset 0x000 eset 0x000 0, reset 0x1	000.0000 R 000.0000 000.0000 00000 00000.0000 00000.0000					SPO	FI	RF	SOD	MS	SSE	
SSICR1, typ SSISR, typ SSICPSR,	2: 0x4000. 3: 0x4000. pe R/W, off pe R/W, off e R/W, offs e RO, offse type R/W, c	8000 9000 fset 0x000, fset 0x004, set 0x008, n et 0x00C, n	reset 0x000 SC reset 0x000 reset 0x000 eset 0x000 0, reset 0x1	000.0000 R 000.0000 000.0000 00000 00000.0000 00000.0000					SPO	FI	RF	SOD SOD RFF	MS RNE	SSE	TFE
SSICR1, type SSICR1, type SSICR1, type SSICR1, type SSICR3, type SSICPSR, SSICPSR,	2: 0x4000. 2: 0x4000. pe R/W, off pe R/W, off e R/W, offse type R/W, c e R/W, offse	8000 9000 fset 0x000, fset 0x004, set 0x008, 1 at 0x00C, rr offset 0x01 et 0x014, rr	reset 0x000 SC reset 0x000 eset 0x0000 0, reset 0x0000	000.0000 CR 000.0000 00.0000 00.0000 00.0000 00.0000 00.0000					SPO	FI	RF	SOD	MS	SSE	
SSICR0, type SSICR0, type SSICR0, type SSICR1, type SSICR1, type SSICPSR, SSICPSR,	2: 0x4000. 2: 0x4000. pe R/W, off pe R/W, off e R/W, offse type R/W, c e R/W, offse	8000 9000 fset 0x000, fset 0x004, set 0x008, 1 at 0x00C, rr offset 0x01 et 0x014, rr	reset 0x000 SC reset 0x000 eset 0x0000 0, reset 0x0000	000.0000 CR 000.0000 00.0000 00.0000 00.0000 00.0000 00.0000					SPO	FI	RF	SOD SOD RFF	MS RNE	SSE	TFE
SSICR0, type SSIDR, type SSISR, type	2: 0x4000. 2: 0x4000. pe R/W, off pe R/W, off e R/W, offse type R/W, c e R/W, offse	8000 9000 fset 0x000, fset 0x004, set 0x008, 1 at 0x00C, rr offset 0x01 et 0x014, rr	reset 0x000 SC reset 0x000 eset 0x0000 0, reset 0x0000	000.0000 CR 000.0000 00.0000 00.0000 00.0000 00.0000 00.0000					SPO	FI	RF	SOD RFF TXIM	MS RNE RNE	SSE	TFE
SSICR0, type SSICR0, type SSICR0, type SSICR1, type SSICPSR, SSICPSR, SSIIM, type SSIRIS, type	2: 0x4000. 3: 0x4000. pe R/W, offinities of the second s	8000 9000 fset 0x000, fset 0x004, set 0x008, 1 et 0x00C, rr offset 0x01 et 0x014, rr et 0x018, r	reset 0x000 SC reset 0x000 reset 0x0000 eset 0x0000 eset 0x0000 eset 0x0000	000.0000 R R 000.0000 00.0000 0.0003 0.0000 0.0					SPO	FI	RF	SOD SOD RFF	MS RNE	SSE	TFE
SSICR0, type SSICR0, type SSICR0, type SSICR1, type SSICR1, type SSICPSR, SSICPSR,	2: 0x4000. 3: 0x4000. pe R/W, offinities of the second s	8000 9000 fset 0x000, fset 0x004, set 0x008, 1 est 0x00C, rr offset 0x01 et 0x014, rr et 0x018, r	reset 0x000 SC reset 0x000 reset 0x0000 eset 0x0000 eset 0x0000 eset 0x0000	000.0000 R R 000.0000 00.0000 0.0003 0.0003 0.0000 0.0000 0.0000 0.0000 0.0008 0.0008					SPO		RF	SOD RFF TXIM	MS RNE RNE	SSE	TFE

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIICR, t	ype W1C, of	fset 0x020,	, reset 0x0	000.000											
														RTIC	RORIO
SIPerip	hID4, type R	O, offset 0	xFD0, rese	et 0x0000.00	000						-				
											PI	D4			
SIPerip	hID5, type R	O, offset 0	xFD4, rese	et 0x0000.00	000										
		0 7 10									PI	D5			
SiPerip	hID6, type R	O, offset 0	x⊢D8, rese	et 0x0000.00	000							1			
											DI	 D6			
CIDorin	hID7, type R	O offect 0		+ 0×0000 0	000						FI	DO			
Sirenp	пь, туре к	o, onser o	AI DO, IES									1			
											PI	 D7			
SIPerin	hID0, type R	O, offset 0	xFE0. rese	t 0x0000 00	22			I							
		.,	,		-										
											PI	I D0			
SIPerip	hID1, type R	O, offset 0	xFE4, rese	t 0x0000.00	00			1							
											PI	D1			
SSIPerip	hID2, type R	O, offset 0	xFE8, rese	t 0x0000.00	18										
											PI	D2			
SSIPerip	hID3, type R	O, offset 0	xFEC, rese	et 0x0000.00	001										
											PI	D3			
SSIPCell	ID0, type RC), offset 0xl	FF0, reset	0x0000.000	D										
											CI	D0			
SSIPCell	ID1, type RC), offset 0xl	FF4, reset	0x0000.00F	0										
											CI	D1			
SSIPCell	ID2, type RC), offset 0xl	FF8, reset	0x0000.000	5										
											CI	D2			
SIPCell	ID3, type RC	, offset 0xl	FFC, reset	UX0000.00E	51										
												D3			
		0	(1 ² 0)								CI	00			
	ntegrated	Circuit	(I ² C) Int	ertace											
I ² C Ma		0	000												
2C Mas 2C Mas	ter 0 base: ter 1 base:	0x4002.0 0x4002.1	000												
	type R/W, of			000.0000											
,	5, 0														
											SA				R/S
2CMCS.	type RO, off	fset 0x004.	reset 0x00	000.0000				1							
,		,													
									BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY
2CMCS.	type WO, of	fset 0x004.	reset 0x0	000.0000						1		1			1
,		-													

	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I2CMDR,	type R/W, o	offset 0x008	, reset 0x0	0000.0000											
											DA	TA			
2CMTPR	, type R/W,	offset 0x00	C, reset 0x	×0000.0001											
											TF	PR			
12CMIMR	, type R/W,	offset 0x01	0, reset 0x	0000.0000				1							
															IM
	type RO o	ffset 0x014	reset 0x0	000 0000											IIVI
120111110,	type ito, o	11301 02014	, 16361 070												
															RIS
2CMMIS	, type RO, c	offset 0x018	, reset 0x0	000.0000											
			-												
															MIS
2CMICR,	, type WO, o	offset 0x010	C, reset 0x(0000.0000											
															IC
I2CMCR,	type R/W, o	offset 0x020	, reset 0x0	0000.0000											
										SFE	MFE				LPBK
I ² C SIa I2C Slav I2C Slav	ve ve 0 base: ve 1 base:	0x4002.08 0x4002.18	00												
I ² C SIa I2C Slav I2C Slav	ve ve 0 base: ve 1 base:	0x4002.08	800 800											1	
I ² C Slav I2C Slav I2C Slav	ve ve 0 base: ve 1 base:	0x4002.08 0x4002.18	800 800									OAR			
I ² C Slav I2C Slav I2C Slav I2CSOAR	ve ve 0 base: ve 1 base: t, type R/W,	0x4002.08 0x4002.18 offset 0x00	000 000 10, reset 0x	<0000.0000								OAR			
I ² C Slav I2C Slav I2C Slav I2CSOAR	ve ve 0 base: ve 1 base: t, type R/W,	0x4002.08 0x4002.18	000 000 10, reset 0x	<0000.0000								OAR			
I ² C SIa I2C Slav I2C Slav I2CSOAR	ve ve 0 base: ve 1 base: t, type R/W,	0x4002.08 0x4002.18 offset 0x00	000 000 10, reset 0x	<0000.0000								OAR	FBR	TREQ	RREQ
I ² C SIa I2C Slav I2C Slav I2CSOAR	ve re 0 base: e 1 base: t, type R/W,	0x4002.08 0x4002.18 offset 0x00	00 00, reset 0x I, reset 0x0	0000.0000								OAR	FBR	TREQ	RREQ
I ² C SIa I2C Slav I2C Slav I2CSOAR	ve re 0 base: e 1 base: t, type R/W,	0x4002.08 0x4002.18 offset 0x00	00 00, reset 0x I, reset 0x0	0000.0000								OAR	FBR	TREQ	RREQ
1 ² C Slav 12C Slav 12C Slav 12CSOAR	ve re 0 base: e 1 base: t, type R/W,	0x4002.08 0x4002.18 offset 0x00	00 00, reset 0x I, reset 0x0	0000.0000								OAR	FBR	TREQ	RREQ
I ² C SIa I2C Slav I2C Slav I2CSOAR I2CSCSR	ve e 0 base: e 1 base: t, type R/W, , type RO, o	0x4002.08 0x4002.18 offset 0x00	00 00 00, reset 0x 1, reset 0x0 4, reset 0x0	<pre>c0000.0000 c0000.0000 c0000.0000 c0000.0000 c0000.0000 c0000.0000 c0000.0000</pre>								OAR	FBR	TREQ	
I ² C SIa I2C Slav I2C Slav I2CSOAR I2CSCSR	ve e 0 base: e 1 base: t, type R/W, , type RO, o	0x4002.08 0x4002.18 offset 0x000 offset 0x004	00 00 00, reset 0x 1, reset 0x0 4, reset 0x0	<pre>c0000.0000 c0000.0000 c0000.0000 c0000.0000 c0000.0000 c0000.0000 c0000.0000</pre>									FBR	TREQ	
I ² C SIa I2C SIav I2C SIav I2CSOAR I2CSCSR I2CSCSR	ve re 0 base: re 1 base: t, type R/W, r, type RO, o r, type RO, o type R/W, o	0x4002.08 0x4002.18 offset 0x00 offset 0x004 offset 0x004	00 00, reset 0x 1, reset 0x0 4, reset 0x0 , reset 0x0	0000.0000 0000.0000 0000.0000 0000.0000									FBR	TREQ	
I ² C SIa I2C SIav I2C SIav I2CSOAR I2CSCSR I2CSCSR	ve re 0 base: re 1 base: t, type R/W, r, type RO, o r, type RO, o type R/W, o	0x4002.08 0x4002.18 offset 0x000 offset 0x004	00 00, reset 0x 1, reset 0x0 4, reset 0x0 , reset 0x0	0000.0000 0000.0000 0000.0000 0000.0000									FBR	TREQ	
I ² C SIa I2C SIav I2C SIav I2CSOAR I2CSCSR I2CSCSR	ve re 0 base: re 1 base: t, type R/W, r, type RO, o r, type RO, o type R/W, o	0x4002.08 0x4002.18 offset 0x00 offset 0x004 offset 0x004	00 00, reset 0x 1, reset 0x0 4, reset 0x0 , reset 0x0	0000.0000 0000.0000 0000.0000 0000.0000									FBR	TREQ	DA
I ² C SIa I2C Slav I2C Slav I2CSOAR I2CSCSR I2CSCSR I2CSDR, 1 I2CSIMR,	ve re 0 base: re 1 base: t, type R/W, , type RO, o type R/W, o	0x4002.08 0x4002.18 offset 0x000 offset 0x004 offset 0x004	00 00, reset 0x 1, reset 0x0 4, reset 0x0 , reset 0x0 C, reset 0x0	0000.0000									FBR	TREQ	DA
I ² C SIa I2C Slav I2C Slav I2CSOAR I2CSCSR I2CSCSR	ve re 0 base: re 1 base: t, type R/W, , type RO, o type R/W, o	0x4002.08 0x4002.18 offset 0x00 offset 0x004 offset 0x004	00 00, reset 0x 1, reset 0x0 4, reset 0x0 , reset 0x0 C, reset 0x0	0000.0000									FBR	TREQ	
I ² C SIa I2C Slav I2C Slav I2CSOAR I2CSCSR I2CSCSR	ve re 0 base: re 1 base: t, type R/W, , type RO, o type R/W, o	0x4002.08 0x4002.18 offset 0x000 offset 0x004 offset 0x004	00 00, reset 0x 1, reset 0x0 4, reset 0x0 , reset 0x0 C, reset 0x0	0000.0000									FBR	TREQ	DA
I ² C SIa I2C Slav I2C Slav I2CSOAR I2CSOAR I2CSCSR I2CSCSR I2CSCSR, 1 I2CSIMR, I2CSIMR,	ve ve 0 base: te 1 base: t, type R/W, type R/W, o type R/W, o type R/W, o	0x4002.08 0x4002.18 offset 0x000 offset 0x000 offset 0x000 offset 0x000 ffset 0x000 ffset 0x000	00 00 0, reset 0x 4, reset 0x0 4, reset 0x0 7, reset 0x0 C, reset 0x0	0000.0000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000									FBR	TREQ	DA
I ² C SIa I2C Slav I2C Slav I2CSOAR I2CSOAR I2CSCSR I2CSCSR I2CSCSR, 1 I2CSIMR, I2CSIMR,	ve ve 0 base: te 1 base: t, type R/W, type R/W, o type R/W, o type R/W, o	0x4002.08 0x4002.18 offset 0x000 offset 0x004 offset 0x004	00 00 0, reset 0x 4, reset 0x0 4, reset 0x0 7, reset 0x0 C, reset 0x0	0000.0000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000									FBR	TREQ	DA
I ² C SIa I2C Slav I2C Slav I2CSOAR I2CSOAR I2CSCSR I2CSCSR I2CSCSR, 1 I2CSIMR, I2CSIMR,	ve ve 0 base: te 1 base: t, type R/W, type R/W, o type R/W, o type R/W, o	0x4002.08 0x4002.18 offset 0x000 offset 0x000 offset 0x000 offset 0x000 ffset 0x000 ffset 0x000	00 00 0, reset 0x 4, reset 0x0 4, reset 0x0 7, reset 0x0 C, reset 0x0	0000.0000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000									FBR	TREQ	DATAIM
2C SIav 2C Slav 2C Slav 2CSOAR 2CSOAR 2CSCSR 2CSCSR 2CSCSR, 2CSSR, 2CSSR, 2CSSR, 2CSSR,	Ve (e 0 base: (e 1 base: () type R/W, () type R/W, o () type R/W, o	0x4002.08 0x4002.18 offset 0x000 offset 0x000 offset 0x000 offset 0x000 ffset 0x000 ffset 0x000	00 00, reset 0x0 1, reset 0x0 4, reset 0x0 , reset 0x0 C, reset 0x0 reset 0x00										FBR	TREQ	DA
1 ² C SIa 12C Slav 12C Slav 12CSOAR 12CSCSR 12CSCSR 12CSCSR 12CSDR, 12CSDR, 12CSMIS, 12CSMIS,	Ve (e 0 base: (e 1 base: () type R/W, () type R/W, o () type R/W, o	0x4002.08 0x4002.18 offset 0x004 offset 0x004 offset 0x004 ffset 0x008 ffset 0x000 ffset 0x010,	00 00, reset 0x0 1, reset 0x0 4, reset 0x0 , reset 0x0 C, reset 0x0 reset 0x00										FBR	TREQ	DA

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Compar 003.C000														
ACMIS, ty	pe R/W1C,	offset 0x00), reset 0x0	000.0000											
														IN1	IN0
ACRIS, ty	pe RO, offs	et 0x04, re	set 0x0000	.0000											
														IN1	INO
ACINTEN,	type R/W,	offset 0x08	8, reset 0x0	000.0000											
														IN1	INO
ACREFCT	L, type R/V	V, offset 0x	10, reset 0:	<0000.0000											
						EN	RNG						\/E	REF	
ACSTAT0,	type RO, c	offset 0x20,	reset 0x00	00.000		LIN	KNG						VI		
ACSTAT1.	type RO. c	offset 0x40,	reset 0x00	00.0000										OVAL	
- ,	31 • • 7 •														
														OVAL	
ACCTLO, 1	type R/W, c	offset 0x24,	reset 0x00	00.0000											
					ASI	RCP					ISLVAL	IS	EN	CINV	
ACCTL1, t	type R/W, o	offset 0x44,	reset 0x00	00.000											
					ASI	RCP					ISLVAL	IS	EN	CINV	

C Ordering and Contact Information

C.1 Ordering Information




Table C-1. Part Ordering Information

Orderable Part Number	Description
LM3S1911-IBZ50	Stellaris [®] LM3S1911 Microcontroller
LM3S1911-IBZ50 (T)	Stellaris [®] LM3S1911 Microcontroller
LM3S1911-EQC50	Stellaris [®] LM3S1911 Microcontroller
LM3S1911-EQC50 (T)	Stellaris [®] LM3S1911 Microcontroller
LM3S1911-IQC50	Stellaris [®] LM3S1911 Microcontroller
LM3S1911-IQC50 (T)	Stellaris [®] LM3S1911 Microcontroller

C.2 Kits

The Luminary Micro Stellaris[®] Family provides the hardware and software tools that engineers need to begin development quickly.

 Reference Design Kits accelerate product development by providing ready-to-run hardware, and comprehensive documentation including hardware design files:

http://www.luminarymicro.com/products/reference_design_kits/

 Evaluation Kits provide a low-cost and effective means of evaluating Stellaris[®] microcontrollers before purchase:

http://www.luminarymicro.com/products/kits.html

 Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box:

http://www.luminarymicro.com/products/development_kits.html

See the Luminary Micro website for the latest tools available, or ask your Luminary Micro distributor.

C.3 Company Information

Luminary Micro, Inc. designs, markets, and sells ARM Cortex-M3-based microcontrollers (MCUs). Austin, Texas-based Luminary Micro is the lead partner for the Cortex-M3 processor, delivering the world's first silicon implementation of the Cortex-M3 processor. Luminary Micro's introduction of the Stellaris® family of products provides 32-bit performance for the same price as current 8- and 16-bit microcontroller designs. With entry-level pricing at \$1.00 for an ARM technology-based MCU, Luminary Micro's Stellaris product line allows for standardization that eliminates future architectural upgrades or software tool changes.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com sales@luminarymicro.com

C.4 Support Information

For support on Luminary Micro products, contact:

support@luminarymicro.com +1-512-279-8800, ext. 3