PRELIMINARY



# LM3S1110 Microcontroller

DATA SHEET

Copyright  $\ensuremath{\mathbb{C}}$  2007-2008 Luminary Micro, Inc.

DS-LM3S1110-3447

## Legal Disclaimers and Trademark Information

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO'S PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO'S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.

Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro sales office or your distributor to obtain the latest specifications before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Copyright © 2007-2008 Luminary Micro, Inc. All rights reserved. Stellaris, Luminary Micro, and the Luminary Micro logo are registered trademarks of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com





## **Table of Contents**

| Revis  | ion History                                 | 17   |
|--------|---|------|
| Abou   | t This Document                             | 19   |
| Audier | псе   | 19   |
| About  | This Manual                                 | 19   |
| Relate | d Documents                                 | . 19 |
| Docum  | nentation Conventions                       | 19   |
| 1      | Architectural Overview                      | 22   |
| 1.1    | Product Features                            | 22   |
| 1.2    | Target Applications                         | 26   |
| 1.3    | High-Level Block Diagram                    | 27   |
| 1.4    | Functional Overview                         | 27   |
| 1.4.1  | ARM Cortex™-M3                              | . 28 |
| 1.4.2  | Motor Control Peripherals                   | 28   |
| 1.4.3  | Analog Peripherals                          | 29   |
| 1.4.4  | Serial Communications Peripherals           | 29   |
| 1.4.5  | System Peripherals                          | 30   |
| 1.4.6  | Memory Peripherals                          | 31   |
| 1.4.7  | Additional Features                         | 31   |
| 1.4.8  | Hardware Details                            | 32   |
| 2      | ARM Cortex-M3 Processor Core                | 33   |
| 2.1    | Block Diagram                               | 34   |
| 2.2    | Functional Description                      | 34   |
| 2.2.1  | Serial Wire and JTAG Debug                  | 34   |
| 2.2.2  | Embedded Trace Macrocell (ETM)              | 35   |
| 2.2.3  | Trace Port Interface Unit (TPIU)            | 35   |
| 2.2.4  | ROM Table                                   | 35   |
| 2.2.5  | Memory Protection Unit (MPU)                | 35   |
| 2.2.6  | Nested Vectored Interrupt Controller (NVIC) | 35   |
| 3      | Memory Map                                  | 39   |
| 4      | Interrupts                                  | 41   |
| 5      | JTAG Interface                              | 44   |
| 5.1    | Block Diagram                               | 45   |
| 5.2    | Functional Description                      | 45   |
| 5.2.1  | JTAG Interface Pins                         | 46   |
| 5.2.2  | JTAG TAP Controller                         | 47   |
| 5.2.3  | Shift Registers                             | 48   |
| 5.2.4  | Operational Considerations                  | 48   |
| 5.3    | Initialization and Configuration            | 51   |
| 5.4    | Register Descriptions                       |      |
| 5.4.1  | Instruction Register (IR)                   | 51   |
| 5.4.2  | Data Registers                              | 53   |
| 6      | System Control                              | 55   |
| 6.1    | Functional Description                      |      |
| 6.1.1  | Device Identification                       | 55   |

| 6.1.2  | Reset Control   | 55   |
|--|---|--|
| 6.1.3  | Power Control   |  |
| 6.1.4  | Clock Control   |  |
| 6.1.5  | System Control  |  |
| 6.2  | Initialization and Configuration  |  |
| 6.3  | Register Map  |  |
| 6.4  | Register Descriptions   |  |
| 7  | Hibernation Module  |  |
| 7.1  | Block Diagram   |  |
| 7.2  | Functional Description  |  |
| 721  | Register Access Timing  |  |
| 7.2.2  | Clock Source  |  |
| 7.2.3  | Battery Management  |  |
| 7.2.4  | Real-Time Clock   |  |
| 7.2.5  | Non-Volatile Memory   |  |
| 7.2.6  | Power Control   |  |
| 7.2.7  | Interrupts and Status   |  |
| 7.3  | Initialization and Configuration  |  |
| 7.3.1  | Initialization  |  |
| 7.3.2  | RTC Match Functionality (No Hibernation)  |  |
| 7.3.3  | RTC Match/Wake-Up from Hibernation  | . 116  |
| 7.3.4  | External Wake-Up from Hibernation   | . 116  |
| 7.3.5  | RTC/External Wake-Up from Hibernation   | . 116  |
|  |   |  |
| 7.4  | Register Map  | 116  |
| 7.4<br>7.5   | Register Map  |  |
|  |   | 117  |
| 7.5  | Register Descriptions   | 117<br><b>130</b>  |
| 7.5<br><b>8</b>  | Register Descriptions Internal Memory   | 117<br><b>130</b><br>130   |
| 7.5<br><b>8</b><br>8.1   | Register Descriptions<br>Internal Memory<br>Block Diagram   | 117<br><b>130</b><br>130<br>130  |
| 7.5<br><b>8</b><br>8.1<br>8.2<br>8.2.1<br>8.2.2  | Register Descriptions   | 117<br><b>130</b><br>130<br>130<br>130<br>130<br>131   |
| 7.5<br><b>8</b><br>8.1<br>8.2<br>8.2.1   | Register Descriptions<br>Internal Memory<br>Block Diagram<br>Functional Description<br>SRAM Memory<br>Flash Memory<br>Flash Memory Initialization and Configuration   | 117<br><b>130</b><br>130<br>130<br>130<br>131<br>132   |
| 7.5<br>8.1<br>8.2<br>8.2.1<br>8.2.2<br>8.3<br>8.3.1  | Register Descriptions   | 117<br><b>130</b><br>130<br>130<br>130<br>130<br>131<br>132<br>132   |
| 7.5<br><b>8</b><br>8.1<br>8.2<br>8.2.1<br>8.2.2<br>8.3<br>8.3.1<br>8.3.2   | Register Descriptions   | 117<br><b>130</b><br>130<br>130<br>130<br>131<br>132<br>132<br>132   |
| 7.5<br><b>8</b><br>8.1<br>8.2<br>8.2.1<br>8.2.2<br>8.3<br>8.3.1<br>8.3.2<br>8.4  | Register Descriptions   | 117<br><b>130</b><br>130<br>130<br>130<br>131<br>132<br>132<br>133<br>133  |
| 7.5<br><b>8</b><br>8.1<br>8.2<br>8.2.1<br>8.2.2<br>8.3<br>8.3.1<br>8.3.2<br>8.4<br>8.5   | Register Descriptions<br>Internal Memory<br>Block Diagram<br>Functional Description<br>SRAM Memory<br>Flash Memory<br>Flash Memory Initialization and Configuration<br>Flash Programming<br>Nonvolatile Register Programming<br>Register Map<br>Flash Register Descriptions (Flash Control Offset)  | 117<br><b>130</b><br>130<br>130<br>130<br>131<br>132<br>132<br>133<br>133<br>134   |
| 7.5<br><b>8</b><br>8.1<br>8.2<br>8.2.1<br>8.2.2<br>8.3<br>8.3.1<br>8.3.2<br>8.4  | Register Descriptions   | 117<br><b>130</b><br>130<br>130<br>130<br>131<br>132<br>132<br>133<br>133<br>134   |
| 7.5<br><b>8</b><br>8.1<br>8.2<br>8.2.1<br>8.2.2<br>8.3<br>8.3.1<br>8.3.2<br>8.4<br>8.5   | Register Descriptions<br>Internal Memory<br>Block Diagram<br>Functional Description<br>SRAM Memory<br>Flash Memory<br>Flash Memory Initialization and Configuration<br>Flash Programming<br>Nonvolatile Register Programming<br>Register Map<br>Flash Register Descriptions (Flash Control Offset)  | 117<br><b>130</b><br>130<br>130<br>130<br>131<br>132<br>132<br>133<br>133<br>134<br>141  |
| 7.5<br><b>8</b><br>8.1<br>8.2<br>8.2.1<br>8.2.2<br>8.3<br>8.3.1<br>8.3.2<br>8.4<br>8.5<br>8.6<br><b>9</b><br>9.1   | Register Descriptions         Internal Memory         Block Diagram         Functional Description         SRAM Memory         Flash Memory         Flash Memory Initialization and Configuration         Flash Programming         Nonvolatile Register Programming         Register Map         Flash Register Descriptions (Flash Control Offset)         Flash Register Descriptions (System Control Offset)  | 117<br><b>130</b><br>130<br>130<br>130<br>131<br>132<br>132<br>133<br>133<br>133<br>134<br>141<br><b>154</b>   |
| 7.5<br><b>8</b><br>8.1<br>8.2<br>8.2.1<br>8.2.2<br>8.3<br>8.3.1<br>8.3.2<br>8.4<br>8.5<br>8.6<br><b>9</b><br>9.1<br>9.1.1  | Register Descriptions         Internal Memory         Block Diagram         Functional Description         SRAM Memory         Flash Memory         Flash Memory Initialization and Configuration         Flash Programming         Nonvolatile Register Programming         Register Map         Flash Register Descriptions (Flash Control Offset)         Flash Register Descriptions (System Control Offset)         Flash Register Descriptions (System Control Offset)         Data Control   | 117<br><b>130</b><br>130<br>130<br>130<br>131<br>132<br>132<br>133<br>133<br>133<br>134<br>141<br><b>154</b><br>155  |
| 7.5<br><b>8</b><br>8.1<br>8.2<br>8.2.1<br>8.2.2<br>8.3<br>8.3.1<br>8.3.2<br>8.4<br>8.5<br>8.6<br><b>9</b><br>9.1<br>9.1.1<br>9.1.2                                     | Register Descriptions         Internal Memory         Block Diagram         Functional Description         SRAM Memory         Flash Memory         Flash Memory         Flash Memory Initialization and Configuration         Flash Programming         Nonvolatile Register Programming         Register Map         Flash Register Descriptions (Flash Control Offset)         Flash Register Descriptions (System Control Offset)         Data Control         Interrupt Control  | 117<br><b>130</b><br>130<br>130<br>130<br>131<br>132<br>132<br>133<br>133<br>134<br>141<br><b>154</b><br>155<br>156  |
| 7.5<br><b>8</b><br>8.1<br>8.2<br>8.2.1<br>8.2.2<br>8.3<br>8.3.1<br>8.3.2<br>8.4<br>8.5<br>8.6<br><b>9</b><br>9.1<br>9.1.1<br>9.1.2<br>9.1.3                            | Register Descriptions         Internal Memory         Block Diagram         Functional Description         SRAM Memory         Flash Memory         Flash Memory Initialization and Configuration         Flash Programming         Nonvolatile Register Programming         Register Map         Flash Register Descriptions (Flash Control Offset)         Flash Register Descriptions (System Control Offset)         Flash Register Descriptions (System Control Offset)         Internal Description         Data Control         Interrupt Control         Mode Control   | 117<br><b>130</b><br>130<br>130<br>130<br>131<br>132<br>132<br>133<br>133<br>133<br>134<br>141<br><b>154</b><br>155<br>156<br>157                                    |
| 7.5<br><b>8</b><br>8.1<br>8.2<br>8.2.1<br>8.2.2<br>8.3<br>8.3.1<br>8.3.2<br>8.4<br>8.5<br>8.6<br><b>9</b><br>9.1<br>9.1.1<br>9.1.2<br>9.1.3<br>9.1.4                   | Register Descriptions         Internal Memory         Block Diagram         Functional Description         SRAM Memory         Flash Memory         Flash Memory Initialization and Configuration         Flash Programming         Nonvolatile Register Programming         Register Map         Flash Register Descriptions (Flash Control Offset)         Flash Register Descriptions (System Control Offset)         Flash Register Descriptions (System Control Offset)         Description         Data Control         Interrupt Control         Mode Control         Commit Control   | 117<br><b>130</b><br>130<br>130<br>131<br>132<br>132<br>133<br>133<br>133<br>133<br>134<br>141<br><b>154</b><br>155<br>156<br>157<br>157                             |
| 7.5<br><b>8</b><br>8.1<br>8.2<br>8.2.1<br>8.2.2<br>8.3<br>8.3.1<br>8.3.2<br>8.4<br>8.5<br>8.6<br><b>9</b><br>9.1<br>9.1.1<br>9.1.2<br>9.1.3<br>9.1.4<br>9.1.5          | Register Descriptions         Internal Memory         Block Diagram         Functional Description         SRAM Memory         Flash Memory         Flash Memory Initialization and Configuration         Flash Programming         Nonvolatile Register Programming         Register Map         Flash Register Descriptions (Flash Control Offset)         Flash Register Descriptions (System Control Offset)         Flash Register Descriptions (System Control Offset)         Data Control         Interrupt Control         Mode Control         Commit Control         Pad Control   | 117<br><b>130</b><br>130<br>130<br>131<br>132<br>132<br>133<br>133<br>133<br>134<br>141<br><b>154</b><br>155<br>156<br>157<br>157                                    |
| 7.5<br><b>8</b><br>8.1<br>8.2<br>8.2.1<br>8.2.2<br>8.3<br>8.3.1<br>8.3.2<br>8.4<br>8.5<br>8.6<br><b>9</b><br>9.1<br>9.1.1<br>9.1.2<br>9.1.3<br>9.1.4<br>9.1.5<br>9.1.6 | Register Descriptions         Internal Memory         Block Diagram         Functional Description         SRAM Memory         Flash Memory         Flash Memory Initialization and Configuration         Flash Programming         Nonvolatile Register Programming         Register Map         Flash Register Descriptions (Flash Control Offset)         Flash Register Descriptions (System Control Offset)         Flash Register Description (System Control Offset)         Flash Register Description (System Control Offset)         Functional Description         Data Control         Interrupt Control         Mode Control         Commit Control         Pad Control         Identification                                       | 117<br><b>130</b><br>130<br>130<br>130<br>131<br>132<br>132<br>133<br>133<br>133<br>134<br>141<br><b>154</b><br>155<br>156<br>157<br>157<br>157                      |
| 7.5<br><b>8</b><br>8.1<br>8.2<br>8.2.1<br>8.2.2<br>8.3<br>8.3.1<br>8.3.2<br>8.4<br>8.5<br>8.6<br><b>9</b><br>9.1<br>9.1.2<br>9.1.3<br>9.1.4<br>9.1.5<br>9.1.6<br>9.2   | Register Descriptions         Internal Memory         Block Diagram         Functional Description         SRAM Memory         Flash Memory         Flash Memory         Flash Memory         Flash Memory         Flash Programming         Nonvolatile Register Programming         Register Map         Flash Register Descriptions (Flash Control Offset)         Flash Register Descriptions (System Control Offset)         Flash Register Descriptions (System Control Offset)         General-Purpose Input/Outputs (GPIOs)         Functional Description         Data Control         Interrupt Control         Mode Control         Commit Control         Pad Control         Identification         Initialization and Configuration | 117<br><b>130</b><br>130<br>130<br>131<br>132<br>132<br>132<br>133<br>133<br>133<br>134<br>141<br><b>154</b><br>155<br>156<br>157<br>157<br>157<br>157               |
| 7.5<br><b>8</b><br>8.1<br>8.2<br>8.2.1<br>8.2.2<br>8.3<br>8.3.1<br>8.3.2<br>8.4<br>8.5<br>8.6<br><b>9</b><br>9.1<br>9.1.1<br>9.1.2<br>9.1.3<br>9.1.4<br>9.1.5<br>9.1.6 | Register Descriptions         Internal Memory         Block Diagram         Functional Description         SRAM Memory         Flash Memory         Flash Memory Initialization and Configuration         Flash Programming         Nonvolatile Register Programming         Register Map         Flash Register Descriptions (Flash Control Offset)         Flash Register Descriptions (System Control Offset)         Flash Register Description (System Control Offset)         Flash Register Description (System Control Offset)         Functional Description         Data Control         Interrupt Control         Mode Control         Commit Control         Pad Control         Identification                                       | 117<br><b>130</b><br>130<br>130<br>130<br>131<br>132<br>132<br>133<br>133<br>133<br>133<br>134<br>141<br><b>154</b><br>155<br>156<br>157<br>157<br>157<br>157<br>157 |

| 10     | General-Purpose Timers                                | 195 |
|--------|---|-----|
| 10.1   | Block Diagram   | 195 |
| 10.2   | Functional Description                                | 196 |
| 10.2.1 | GPTM Reset Conditions                                 | 196 |
| 10.2.2 | 32-Bit Timer Operating Modes                          | 197 |
| 10.2.3 | 16-Bit Timer Operating Modes                          | 198 |
| 10.3   | Initialization and Configuration                      | 202 |
| 10.3.1 | 32-Bit One-Shot/Periodic Timer Mode                   |     |
| 10.3.2 | 32-Bit Real-Time Clock (RTC) Mode                     | 203 |
| 10.3.3 | 16-Bit One-Shot/Periodic Timer Mode                   |     |
| 10.3.4 | 16-Bit Input Edge Count Mode                          | 204 |
| 10.3.5 | 16-Bit Input Edge Timing Mode                         | 204 |
| 10.3.6 | 16-Bit PWM Mode                                       |     |
| 10.4   | Register Map  |     |
| 10.5   | Register Descriptions                                 |     |
| 11     | Watchdog Timer  |     |
| 11.1   | Block Diagram   |     |
| 11.2   | Functional Description                                |     |
| 11.3   | Initialization and Configuration                      |     |
| 11.4   | Register Map  |     |
| 11.5   | Register Descriptions                                 |     |
|        |   |     |
| 12     | Universal Asynchronous Receivers/Transmitters (UARTs) |     |
| 12.1   | Block Diagram   |     |
| 12.2   | Functional Description                                |     |
| 12.2.1 | Transmit/Receive Logic                                |     |
| 12.2.2 |   |     |
| 12.2.3 | Data Transmission                                     |     |
| 12.2.4 | Serial IR (SIR)                                       |     |
| 12.2.5 | FIFO Operation  |     |
| 12.2.6 | Interrupts  |     |
| 12.2.7 |   |     |
| 12.2.8 | IrDA SIR block  |     |
| 12.3   | Initialization and Configuration                      |     |
| 12.4   | Register Map  |     |
| 12.5   | Register Descriptions                                 |     |
| 13     | Synchronous Serial Interface (SSI)                    | 295 |
| 13.1   | Block Diagram   | 295 |
| 13.2   | Functional Description                                |     |
| 13.2.1 | Bit Rate Generation                                   |     |
| 13.2.2 | FIFO Operation  | 296 |
| 13.2.3 | Interrupts  | 296 |
| 13.2.4 | Frame Formats   |     |
| 13.3   | Initialization and Configuration                      | 304 |
| 13.4   | Register Map  | 305 |
| 13.5   | Register Descriptions                                 | 306 |
| 14     | Analog Comparators                                    | 332 |
| 14.1   | Block Diagram   |     |

| 14.2   | Functional Description                               |     |
|--------|--|-----|
| 14.2.1 | Internal Reference Programming                       |     |
| 14.3   | Initialization and Configuration                     |     |
| 14.4   | Register Map   |     |
| 14.5   | Register Descriptions                                |     |
| 15     | Pin Diagram  | 344 |
| 16     | Signal Tables  |     |
| 16.1   | 100-Pin LQFP Package Pin Tables                      |     |
| 16.2   | 108-Pin BGA Package Pin Tables                       | 357 |
| 17     | Operating Characteristics                            | 371 |
| 18     | Electrical Characteristics                           | 372 |
| 18.1   | DC Characteristics                                   | 372 |
| 18.1.1 | Maximum Ratings                                      | 372 |
| 18.1.2 | Recommended DC Operating Conditions                  | 372 |
| 18.1.3 | On-Chip Low Drop-Out (LDO) Regulator Characteristics | 373 |
| 18.1.4 | Power Specifications                                 | 373 |
| 18.1.5 | Flash Memory Characteristics                         | 375 |
| 18.1.6 | Hibernation  | 375 |
| 18.2   | AC Characteristics                                   | 375 |
| 18.2.1 | Load Conditions                                      | 375 |
| 18.2.2 | Clocks   | 375 |
| 18.2.3 | Analog Comparator                                    |     |
| 18.2.4 | Hibernation Module                                   |     |
| 18.2.5 | Synchronous Serial Interface (SSI)                   | 377 |
| 18.2.6 | JTAG and Boundary Scan                               |     |
| 18.2.7 | General-Purpose I/O                                  |     |
| 18.2.8 | Reset  | 381 |
| 19     | Package Information                                  | 383 |
| Α      | Serial Flash Loader                                  | 387 |
| A.1    | Serial Flash Loader                                  | 387 |
| A.2    | Interfaces   | 387 |
| A.2.1  | UART   | 387 |
| A.2.2  | SSI  | 387 |
| A.3    | Packet Handling                                      | 388 |
| A.3.1  | Packet Format  | 388 |
| A.3.2  | Sending Packets                                      | 388 |
| A.3.3  | Receiving Packets                                    | 388 |
| A.4    | Commands   |     |
| A.4.1  | COMMAND_PING (0X20)                                  | 389 |
| A.4.2  | COMMAND_GET_STATUS (0x23)                            |     |
| A.4.3  | COMMAND_DOWNLOAD (0x21)                              |     |
| A.4.4  | COMMAND_SEND_DATA (0x24)                             |     |
| A.4.5  | COMMAND_RUN (0x22)                                   |     |
| A.4.6  | COMMAND_RESET (0x25)                                 | 390 |
| В      | Register Quick Reference                             |     |
| С      | Ordering and Contact Information                     | 404 |

| C.1 | Ordering Information | 404 |
|-----|----------------------|-----|
|     | Kits                 |     |
| C.3 | Company Information  | 405 |
|     | Support Information  |     |

## List of Figures

| Figure 1-1.  | Stellaris <sup>®</sup> 1000 Series High-Level Block Diagram                 | 27    |
|--------------|---|-------|
| Figure 2-1.  | CPU Block Diagram   | 34    |
| Figure 2-2.  | TPIU Block Diagram  | 35    |
| Figure 5-1.  | JTAG Module Block Diagram   | 45    |
| Figure 5-2.  | Test Access Port State Machine  | 48    |
| Figure 5-3.  | IDCODE Register Format  | 53    |
| Figure 5-4.  | BYPASS Register Format  | 54    |
| Figure 5-5.  | Boundary Scan Register Format   | 54    |
| Figure 6-1.  | External Circuitry to Extend Reset  |       |
| Figure 6-2.  | Power Architecture  | 58    |
| Figure 6-3.  | Main Clock Tree   | 60    |
| Figure 7-1.  | Hibernation Module Block Diagram  | . 111 |
| Figure 7-2.  | Clock Source Using Crystal  |       |
| Figure 7-3.  | Clock Source Using Dedicated Oscillator                                     |       |
| Figure 8-1.  | Flash Block Diagram   |       |
| Figure 9-1.  | GPIO Port Block Diagram   |       |
| Figure 9-2.  | GPIODATA Write Example  |       |
| Figure 9-3.  | GPIODATA Read Example   |       |
| Figure 10-1. | GPTM Module Block Diagram   |       |
| Figure 10-2. | 16-Bit Input Edge Count Mode Example  |       |
| Figure 10-3. | 16-Bit Input Edge Time Mode Example   |       |
| Figure 10-4. | 16-Bit PWM Mode Example   |       |
| Figure 11-1. | WDT Module Block Diagram  |       |
| Figure 12-1. | UART Module Block Diagram   |       |
| Figure 12-2. | UART Character Frame  |       |
| Figure 12-3. | IrDA Data Modulation  |       |
| Figure 13-1. | SSI Module Block Diagram  |       |
| Figure 13-2. | TI Synchronous Serial Frame Format (Single Transfer)                        |       |
| Figure 13-3. | TI Synchronous Serial Frame Format (Continuous Transfer)                    |       |
| Figure 13-4. | Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0                 |       |
| Figure 13-5. | Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0             |       |
| Figure 13-6. | Freescale SPI Frame Format with SPO=0 and SPH=1                             |       |
| Figure 13-7. | Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0           |       |
| Figure 13-8. | Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0       |       |
| -            | Freescale SPI Frame Format with SPO=1 and SPH=1                             |       |
| -            | MICROWIRE Frame Format (Single Frame)                                       |       |
| -            | MICROWIRE Frame Format (Continuous Transfer)                                |       |
|              | MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements            |       |
| Figure 14-1. | Analog Comparator Module Block Diagram                                      |       |
| Figure 14-2. | Structure of Comparator Unit  |       |
| Figure 14-3. | Comparator Internal Reference Structure                                     |       |
| Figure 15-1. | 100-Pin LQFP Package Pin Diagram  |       |
| Figure 15-2. | 108-Ball BGA Package Pin Diagram (Top View)                                 |       |
| Figure 18-1. | Load Conditions   |       |
| Figure 18-2. | Hibernation Module Timing   |       |
| Figure 18-3. | SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement |       |
|              |   |       |

| Figure 18-4.  | SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer | 378 |
|---------------|---|-----|
| Figure 18-5.  | SSI Timing for SPI Frame Format (FRF=00), with SPH=1            | 379 |
| Figure 18-6.  | JTAG Test Clock Input Timing                                    | 380 |
| Figure 18-7.  | JTAG Test Access Port (TAP) Timing                              | 380 |
| Figure 18-8.  | JTAG TRST Timing  | 380 |
| Figure 18-9.  | External Reset Timing (RST)                                     | 381 |
| Figure 18-10. | Power-On Reset Timing   | 382 |
| Figure 18-11. | Brown-Out Reset Timing  | 382 |
| Figure 18-12. | Software Reset Timing   | 382 |
| Figure 18-13. | Watchdog Reset Timing   | 382 |
| Figure 19-1.  | 100-Pin LQFP Package  | 383 |
| Figure 19-2.  | 108-Ball BGA Package  | 385 |
|               |   |     |

## **List of Tables**

| Table 1.     | Revision History                                     | . 17 |
|--------------|--|------|
| Table 2.     | Documentation Conventions                            | . 19 |
| Table 3-1.   | Метогу Мар   | . 39 |
| Table 4-1.   | Exception Types                                      | . 41 |
| Table 4-2.   | Interrupts   | . 42 |
| Table 5-1.   | JTAG Port Pins Reset State                           | . 46 |
| Table 5-2.   | JTAG Instruction Register Commands                   | . 51 |
| Table 6-1.   | System Control Register Map                          | . 63 |
| Table 7-1.   | Hibernation Module Register Map                      | 117  |
| Table 8-1.   | Flash Protection Policy Combinations                 |      |
| Table 8-2.   | Flash Resident Registers                             | 133  |
| Table 8-3.   | Flash Register Map                                   | 134  |
| Table 9-1.   | GPIO Pad Configuration Examples                      | 158  |
| Table 9-2.   | GPIO Interrupt Configuration Example                 | 158  |
| Table 9-3.   | GPIO Register Map                                    | 159  |
| Table 10-1.  | Available CCP Pins                                   | 196  |
| Table 10-2.  | 16-Bit Timer With Prescaler Configurations           | 199  |
| Table 10-3.  | Timers Register Map                                  | 205  |
| Table 11-1.  | Watchdog Timer Register Map                          | 232  |
| Table 12-1.  | UART Register Map                                    | 260  |
| Table 13-1.  | SSI Register Map                                     | 305  |
| Table 14-1.  | Comparator 0 Operating Modes                         | 333  |
| Table 14-2.  | Comparator 1 Operating Modes                         | 334  |
| Table 14-3.  | Internal Reference Voltage and ACREFCTL Field Values | 334  |
| Table 14-4.  | Analog Comparators Register Map                      | 336  |
| Table 16-1.  | Signals by Pin Number                                | 346  |
| Table 16-2.  | Signals by Signal Name                               | 350  |
| Table 16-3.  | Signals by Function, Except for GPIO                 | 354  |
| Table 16-4.  | GPIO Pins and Alternate Functions                    | 356  |
| Table 16-5.  | Signals by Pin Number                                | 357  |
| Table 16-6.  | Signals by Signal Name                               | 362  |
| Table 16-7.  | Signals by Function, Except for GPIO                 | 366  |
| Table 16-8.  | GPIO Pins and Alternate Functions                    |      |
| Table 17-1.  | Temperature Characteristics                          | 371  |
| Table 17-2.  | Thermal Characteristics                              | 371  |
| Table 18-1.  | Maximum Ratings                                      | 372  |
| Table 18-2.  | Recommended DC Operating Conditions                  | 372  |
| Table 18-3.  | LDO Regulator Characteristics                        |      |
| Table 18-4.  | Detailed Power Specifications                        |      |
| Table 18-5.  | •  | 375  |
| Table 18-6.  | -  | 375  |
| Table 18-7.  | Phase Locked Loop (PLL) Characteristics              |      |
| Table 18-8.  | Clock Characteristics                                |      |
| Table 18-9.  | Crystal Characteristics                              |      |
| Table 18-10. | Analog Comparator Characteristics                    |      |
| Table 18-11. | Analog Comparator Voltage Reference Characteristics  |      |
|              |  |      |

| Table 18-12.                 | Hibernation Module AC Characteristics | 377                                |
|------------------------------|---------------------------------------|------------------------------------|
| Table 18-13.                 | SSI Characteristics                   | 377                                |
| Table 18-14.                 | JTAG Characteristics                  | 379                                |
| Table 18-15.                 | GPIO Characteristics                  | 381                                |
| Table 18-16.                 | Reset Characteristics                 | 381                                |
| Table C-1.                   | Part Ordering Information             | 404                                |
| Table 18-15.<br>Table 18-16. | GPIO Characteristics                  | 38 <sup>7</sup><br>38 <sup>7</sup> |

## List of Registers

| Register 1:       Device Identification 0 (DID0), offset 0x000       65         Register 2:       Brown-Out Reset Control (PBORCTL), offset 0x030       67         Register 3:       LDO Power Control (LDOPCTL), offset 0x034       68         Register 4:       Raw Interrupt Status (RIS), offset 0x054       69         Register 5:       Interrupt Mask Control (IMC), offset 0x054       70         Register 7:       Reset Cause (RESC), offset 0x05C       72         Register 8:       Run-Mode Clock Configuration (RCC), offset 0x060       73         Register 10:       Run-Mode Clock Configuration (RCC), offset 0x064       77         Register 11:       Device Identification 1 (DID1), offset 0x004       80         Register 12:       Device Corpabilities 0 (DC0), offset 0x004       81         Register 13:       Device Capabilities 2 (DC2), offset 0x014       80         Register 14:       Device Capabilities 2 (DC2), offset 0x014       86         Register 15:       Device Capabilities 2 (DC2), offset 0x014       86         Register 15:       Device Capabilities 2 (DC2), offset 0x014       86         Register 15:       Device Capabilities 2 (DC2), offset 0x014       86         Register 15:       Device Capabilities 2 (DC2), offset 0x014       86         Register 15:       Device Capabilities 2 (D  |
|---|
| Register 3:LDO Power Control (LDOPCTL), offset 0x05468Register 4:Raw Interrupt Status (RIS), offset 0x05069Register 5:Interrupt Mask Control (IMC), offset 0x05470Register 6:Masked Interrupt Status and Clear (MISC), offset 0x05871Register 7:Reset Cause (RESC), offset 0x05C72Register 8:Run-Mode Clock Configuration (RCC), offset 0x06473Register 9:XTAL to PLL Translation (PLLCFG), offset 0x06477Register 10:Run-Mode Clock Configuration 2 (RCC2), offset 0x07078Register 11:Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x14480Register 12:Device Identification 1 (DID1), offset 0x00481Register 13:Device Capabilities 0 (DC0), offset 0x01480Register 14:Device Capabilities 3 (DC3), offset 0x01486Register 15:Device Capabilities 3 (DC2), offset 0x01486Register 16:Device Capabilities 3 (DC3), offset 0x01690Register 17:Device Capabilities 3 (DC3), offset 0x01691Register 18:Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x11092Register 20:Deep Sleep Mode Clock Gating Control Register 1 (RCGC1), offset 0x14496Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x11496Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x11496Register 23:Software Reset Control Register 1 (RCGC1), offset 0x11496Register 24:Run Mode Clock Gating Control Register 1 (   |
| Register 4:Raw Interrupt Status (RIS), offset 0x05069Register 5:Interrupt Mask Control (IMC), offset 0x05470Register 6:Masked Interrupt Status and Clear (MISC), offset 0x05871Register 7:Reset Cause (RESC), offset 0x05072Register 8:Run-Mode Clock Configuration (RCC), offset 0x06073Register 9:XTAL to PLL Translation (PLLCFG), offset 0x06477Register 10:Run-Mode Clock Configuration 2 (RCC2), offset 0x07078Register 11:Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x14480Register 12:Device Capabilities 0 (DC0), offset 0x00481Register 13:Device Capabilities 1 (DC1), offset 0x01084Register 14:Device Capabilities 2 (DC2), offset 0x01486Register 15:Device Capabilities 3 (DC3), offset 0x01486Register 16:Device Capabilities 4 (DC4), offset 0x01091Register 17:Device Capabilities 4 (DC4), offset 0x01091Register 20:Deep Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x11092Register 21:Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x11092Register 22:Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x12498Register 23:Deep Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x12498Register 24:Run Mode Clock Gating Control Register 2 (SCGC2), offset 0x12498Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x12498Register 26:Deep Slee   |
| Register 5:       Interrupt Mask Control (IMC), offset 0x054       70         Register 6:       Masked Interrupt Status and Clear (MISC), offset 0x058       71         Register 7:       Reset Cause (RESC), offset 0x05C       72         Register 8:       Run-Mode Clock Configuration (RCC), offset 0x060       73         Register 9:       XTAL to PLL Translation (PLLCFG), offset 0x070       78         Register 10:       Run-Mode Clock Configuration 2 (RCC2), offset 0x070       78         Register 11:       Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144       80         Register 12:       Device Capabilities 0 (DC0), offset 0x008       83         Register 13:       Device Capabilities 1 (DC1), offset 0x014       84         Register 14:       Device Capabilities 2 (DC2), offset 0x014       86         Register 15:       Device Capabilities 3 (DC3), offset 0x016       84         Register 16:       Device Capabilities 4 (DC4), offset 0x01C       90         Register 17:       Device Capabilities 3 (DC3), offset 0x010       91         Register 19:       Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110       92         Register 21:       Nu Mode Clock Gating Control Register 1 (SCGC1), offset 0x110       92         Register 22:       Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x120         |
| Register 6:Masked Interrupt Status and Clear (MISC), offset 0x05871Register 7:Reset Cause (RESC), offset 0x05C72Register 8:Run-Mode Clock Configuration (RCC), offset 0x06073Register 9:XTAL to PLL Translation (PLLCFG), offset 0x06477Register 10:Run-Mode Clock Configuration 2 (RCC2), offset 0x07078Register 11:Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x14480Register 12:Device Identification 1 (DID1), offset 0x00481Register 13:Device Capabilities 0 (DC0), offset 0x01084Register 14:Device Capabilities 1 (DC1), offset 0x01084Register 15:Device Capabilities 3 (DC2), offset 0x01486Register 16:Device Capabilities 3 (DC3), offset 0x01488Register 17:Device Capabilities 4 (DC4), offset 0x01091Register 19:Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x10091Register 20:Deep Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x11092Register 21:Run Mode Clock Gating Control Register 1 (SCGC1), offset 0x11496Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x11496Register 23:Deep Sleep Mode Clock Gating Control Register 1 (SCGC2), offset 0x118100Register 24:Run Mode Clock Gating Control Register 2 (SCGC2), offset 0x118102Register 25:Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x12498Register 26:Deep Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x128<           |
| Register 7:Reset Cause (RESC), offset 0x05C72Register 8:Run-Mode Clock Configuration (RCC), offset 0x06073Register 9:XTAL to PLL Translation (PLLCFG), offset 0x06477Register 10:Run-Mode Clock Configuration 2 (RCC2), offset 0x07078Register 11:Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x14480Register 12:Device Identification 1 (DID1), offset 0x00481Register 13:Device Capabilities 0 (DC0), offset 0x00483Register 14:Device Capabilities 2 (DC2), offset 0x01486Register 15:Device Capabilities 3 (DC3), offset 0x01486Register 16:Device Capabilities 4 (DC4), offset 0x01888Register 17:Device Capabilities 4 (DC4), offset 0x01690Register 19:Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x11092Register 20:Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x11092Register 21:Run Mode Clock Gating Control Register 1 (SCGC1), offset 0x11496Register 22:Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x11496Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x12498Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x118100Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x12498Register 26:Deep Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x128104Register 27:Software Reset Control 0 (SRCR0), offset 0x040 <td< td=""></td<> |
| Register 8:Run-Mode Clock Configuration (RCC), offset 0x06073Register 9:XTAL to PLL Translation (PLLCFG), offset 0x06477Register 10:Run-Mode Clock Configuration 2 (RCC2), offset 0x07078Register 11:Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x14480Register 12:Device Identification 1 (DID1), offset 0x00481Register 13:Device Capabilities 0 (DC0), offset 0x00883Register 14:Device Capabilities 1 (DC1), offset 0x01484Register 15:Device Capabilities 2 (DC2), offset 0x01486Register 16:Device Capabilities 3 (DC3), offset 0x01888Register 17:Device Capabilities 4 (DC4), offset 0x01090Register 19:Sleep Mode Clock Gating Control Register 0 (RCGC0), offset 0x10091Register 20:Deep Sleep Mode Clock Gating Control Register 1 (BCGC1), offset 0x10494Register 21:Run Mode Clock Gating Control Register 1 (SCGC1), offset 0x10494Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x12498Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x12498Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108100Register 25:Sleep Mode Clock Gating Control Register 2 (RCGC2), offset 0x118102Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x118102Register 27:Software Reset Control 0 (SRCR0), offset 0x040106Register 28:Software Reset Control 2 (SRCR2), off           |
| Register 9:XTAL to PLL Translation (PLLCFG), offset 0x06477Register 10:Run-Mode Clock Configuration 2 (RCC2), offset 0x07078Register 11:Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x14480Register 12:Device Identification 1 (DID1), offset 0x00481Register 13:Device Capabilities 0 (DC0), offset 0x01483Register 14:Device Capabilities 1 (DC1), offset 0x01484Register 15:Device Capabilities 2 (DC2), offset 0x01486Register 16:Device Capabilities 3 (DC3), offset 0x01888Register 17:Device Capabilities 4 (DC4), offset 0x01C90Register 19:Sleep Mode Clock Gating Control Register 0 (RCGC0), offset 0x10091Register 20:Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x12093Register 21:Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x10494Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x12498Register 23:Deep Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x11496Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x11496Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118102Register 26:Deep Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x11496Register 27:Software Reset Control 0 (SRCR0), offset 0x044107Register 28:Software Reset Control 1 (SRCR1), offset 0x044107Register 29:Software Reset Control 2 (SRCR2), offse           |
| Register 10:Run-Mode Clock Configuration 2 (RCC2), offset 0x07078Register 11:Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x14480Register 12:Device Identification 1 (DID1), offset 0x00481Register 13:Device Capabilities 0 (DC0), offset 0x00883Register 14:Device Capabilities 1 (DC1), offset 0x01084Register 15:Device Capabilities 2 (DC2), offset 0x01486Register 16:Device Capabilities 3 (DC3), offset 0x01486Register 17:Device Capabilities 4 (DC4), offset 0x01690Register 18:Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x10091Register 19:Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x11092Register 20:Deep Sleep Mode Clock Gating Control Register 1 (BCGC1), offset 0x10494Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x11496Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x12498Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x118100Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x12498Register 26:Deep Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x128104Register 27:Software Reset Control 0 (SRCR0), offset 0x040106Register 28:Software Reset Control 1 (SRCR1), offset 0x044107Register 29:Software Reset Control 2 (SRCR2), offset 0x048109HibernationModule110R                                      |
| Register 11:Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x14480Register 12:Device Identification 1 (DID1), offset 0x00481Register 13:Device Capabilities 0 (DC0), offset 0x00883Register 14:Device Capabilities 1 (DC1), offset 0x01084Register 15:Device Capabilities 2 (DC2), offset 0x01486Register 16:Device Capabilities 3 (DC3), offset 0x01888Register 17:Device Capabilities 4 (DC4), offset 0x01C90Register 18:Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x10091Register 19:Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x11092Register 21:Run Mode Clock Gating Control Register 0 (DCGC0), offset 0x12093Register 22:Deep Sleep Mode Clock Gating Control Register 1 (BCGC1), offset 0x12494Register 23:Deep Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x12498Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108100Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x12498Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128104Register 27:Software Reset Control 0 (SRCR0), offset 0x044107Register 28:Software Reset Control 1 (SRCR1), offset 0x044107Register 29:Software Reset Control 2 (SRCR2), offset 0x048109HibernationModule110Register 11:Hibernation RTC Counter (HIBRTCC), offset 0x000118  |
| Register 12:Device Identification 1 (DID1), offset 0x00481Register 13:Device Capabilities 0 (DC0), offset 0x00883Register 14:Device Capabilities 1 (DC1), offset 0x01084Register 15:Device Capabilities 2 (DC2), offset 0x01486Register 16:Device Capabilities 3 (DC3), offset 0x01888Register 17:Device Capabilities 4 (DC4), offset 0x01C90Register 18:Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x10091Register 19:Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x10092Register 20:Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x12093Register 21:Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x10494Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x10494Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x12498Register 24:Run Mode Clock Gating Control Register 2 (SCGC2), offset 0x108100Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118102Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128104Register 27:Software Reset Control 0 (SRCR0), offset 0x040106Register 28:Software Reset Control 1 (SRCR1), offset 0x048107Register 29:Software Reset Control 2 (SRCR2), offset 0x048109HibernationModule110Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000118                                     |
| Register 13:Device Capabilities 0 (DC0), offset 0x00883Register 14:Device Capabilities 1 (DC1), offset 0x01084Register 15:Device Capabilities 2 (DC2), offset 0x01486Register 16:Device Capabilities 3 (DC3), offset 0x01888Register 17:Device Capabilities 4 (DC4), offset 0x01C90Register 18:Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x10091Register 19:Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x10092Register 20:Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x12093Register 21:Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x10494Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x11496Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x12498Register 24:Run Mode Clock Gating Control Register 2 (SCGC2), offset 0x108100Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118102Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x118102Register 27:Software Reset Control 0 (SRCR0), offset 0x040106Register 28:Software Reset Control 1 (SRCR1), offset 0x044107Register 29:Software Reset Control 2 (SRCR2), offset 0x048109Hibernation Module110110Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000118   |
| Register 14:Device Capabilities 1 (DC1), offset 0x01084Register 15:Device Capabilities 2 (DC2), offset 0x01486Register 16:Device Capabilities 3 (DC3), offset 0x01888Register 17:Device Capabilities 4 (DC4), offset 0x01C90Register 18:Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x10091Register 19:Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x10092Register 20:Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x12093Register 21:Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x10494Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x11496Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x12498Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108100Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118102Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128104Register 27:Software Reset Control 0 (SRCR0), offset 0x040106Register 28:Software Reset Control 1 (SRCR1), offset 0x044107Register 29:Software Reset Control 2 (SRCR2), offset 0x048109HibernationModule110118Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000118   |
| Register 15:Device Capabilities 2 (DC2), offset 0x01486Register 16:Device Capabilities 3 (DC3), offset 0x01888Register 17:Device Capabilities 4 (DC4), offset 0x01C90Register 18:Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x10091Register 19:Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x11092Register 20:Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x12093Register 21:Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x10494Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x11496Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x11496Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x11498Register 25:Sleep Mode Clock Gating Control Register 2 (RCGC2), offset 0x108100Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x118102Register 27:Software Reset Control 0 (SRCR0), offset 0x040106Register 28:Software Reset Control 1 (SRCR1), offset 0x044107Register 29:Software Reset Control 2 (SRCR2), offset 0x048109HibernationModule110Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000118  |
| Register 16:Device Capabilities 3 (DC3), offset 0x01888Register 17:Device Capabilities 4 (DC4), offset 0x01C90Register 18:Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x10091Register 19:Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x11092Register 20:Deep Sleep Mode Clock Gating Control Register 1 (RCGC1), offset 0x12093Register 21:Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x10494Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x11496Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x12498Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108100Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118102Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128104Register 27:Software Reset Control 0 (SRCR0), offset 0x040106Register 28:Software Reset Control 1 (SRCR1), offset 0x044107Register 29:Software Reset Control 2 (SRCR2), offset 0x048109HibernationModule110Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000118  |
| Register 17:Device Capabilities 4 (DC4), offset 0x01C90Register 18:Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x10091Register 19:Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x11092Register 20:Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x12093Register 21:Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x10494Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x11496Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x12498Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108100Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118102Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128104Register 27:Software Reset Control 0 (SRCR0), offset 0x040106Register 28:Software Reset Control 1 (SRCR1), offset 0x048107Register 29:Software Reset Control 2 (SRCR2), offset 0x048109HibernationModule110Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000118   |
| Register 18:Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x10091Register 19:Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x11092Register 20:Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x12093Register 21:Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x10494Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x11496Register 23:Deep Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x11496Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x12498Register 25:Sleep Mode Clock Gating Control Register 2 (RCGC2), offset 0x108100Register 26:Deep Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118102Register 27:Software Reset Control 0 (SRCR0), offset 0x040106Register 28:Software Reset Control 1 (SRCR1), offset 0x044107Register 29:Software Reset Control 2 (SRCR2), offset 0x048109HibernationModule110Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000118   |
| Register 19:Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x11092Register 20:Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x12093Register 21:Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x10494Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x11496Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x12498Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108100Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118102Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x118104Register 27:Software Reset Control 0 (SRCR0), offset 0x040106Register 28:Software Reset Control 1 (SRCR1), offset 0x044107Register 29:Software Reset Control 2 (SRCR2), offset 0x048109HibernationModule110Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000118  |
| Register 20:Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x12093Register 21:Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x10494Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x11496Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x12498Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108100Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118102Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128104Register 27:Software Reset Control 0 (SRCR0), offset 0x040106Register 28:Software Reset Control 1 (SRCR1), offset 0x048107Register 29:Software Reset Control 2 (SRCR2), offset 0x048109HibernationModule110Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000118  |
| Register 21:Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x10494Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x11496Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x12498Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108100Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118102Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128104Register 27:Software Reset Control 0 (SRCR0), offset 0x040106Register 28:Software Reset Control 1 (SRCR1), offset 0x044107Register 29:Software Reset Control 2 (SRCR2), offset 0x048109HibernationModule110Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000118   |
| Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x11496Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x12498Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108100Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118102Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128104Register 27:Software Reset Control 0 (SRCR0), offset 0x040106Register 28:Software Reset Control 1 (SRCR1), offset 0x044107Register 29:Software Reset Control 2 (SRCR2), offset 0x048109HibernationModule110Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000118   |
| Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x12498Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108100Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118102Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128104Register 27:Software Reset Control 0 (SRCR0), offset 0x040106Register 28:Software Reset Control 1 (SRCR1), offset 0x044107Register 29:Software Reset Control 2 (SRCR2), offset 0x048109HibernationModule110Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000118   |
| Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108100Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118102Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128104Register 27:Software Reset Control 0 (SRCR0), offset 0x040106Register 28:Software Reset Control 1 (SRCR1), offset 0x044107Register 29:Software Reset Control 2 (SRCR2), offset 0x048109HibernationModule110Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000118  |
| Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118102Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128104Register 27:Software Reset Control 0 (SRCR0), offset 0x040106Register 28:Software Reset Control 1 (SRCR1), offset 0x044107Register 29:Software Reset Control 2 (SRCR2), offset 0x048109HibernationModule110Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000118   |
| Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128104Register 27:Software Reset Control 0 (SRCR0), offset 0x040106Register 28:Software Reset Control 1 (SRCR1), offset 0x044107Register 29:Software Reset Control 2 (SRCR2), offset 0x048109HibernationModule110Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000118  |
| Register 27:       Software Reset Control 0 (SRCR0), offset 0x040       106         Register 28:       Software Reset Control 1 (SRCR1), offset 0x044       107         Register 29:       Software Reset Control 2 (SRCR2), offset 0x048       109         Hibernation       Module       110         Register 1:       Hibernation RTC Counter (HIBRTCC), offset 0x000       118  |
| Register 28:       Software Reset Control 1 (SRCR1), offset 0x044       107         Register 29:       Software Reset Control 2 (SRCR2), offset 0x048       109         Hibernation       Module       110         Register 1:       Hibernation RTC Counter (HIBRTCC), offset 0x000       118  |
| Register 29:       Software Reset Control 2 (SRCR2), offset 0x048       109         Hibernation       Module       110         Register 1:       Hibernation RTC Counter (HIBRTCC), offset 0x000       118  |
| Hibernation Module       110         Register 1:       Hibernation RTC Counter (HIBRTCC), offset 0x000       118  |
| Register 1: Hibernation RTC Counter (HIBRTCC), offset 0x000 118   |
| Register 1: Hibernation RTC Counter (HIBRTCC), offset 0x000 118   |
| •   |
| 0   |
| Register 3: Hibernation RTC Match 1 (HIBRTCM1), offset 0x008 120  |
| Register 4: Hibernation RTC Load (HIBRTCLD), offset 0x00C   |
| Register 5: Hibernation Control (HIBCTL), offset 0x010  |
| Register 6: Hibernation Interrupt Mask (HIBIM), offset 0x014  |
| Register 7: Hibernation Raw Interrupt Status (HIBRIS), offset 0x018   |
| Register 8: Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C  |
| Register 9: Hibernation Interrupt Clear (HIBIC), offset 0x020   |
| Register 10: Hibernation RTC Trim (HIBRTCT), offset 0x024   |
| Register 11: Hibernation Data (HIBDATA), offset 0x030-0x12C   |
| Internal Memory 130   |
| Register 1: Flash Memory Address (FMA), offset 0x000  |
| Register 2: Flash Memory Data (FMD), offset 0x004   |

| Register 3:  | Flash Memory Control (FMC), offset 0x008                                  | 137 |
|--------------|---|-----|
| Register 4:  | Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C               | 139 |
| Register 5:  | Flash Controller Interrupt Mask (FCIM), offset 0x010                      | 140 |
| Register 6:  | Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014 | 141 |
| Register 7:  | USec Reload (USECRL), offset 0x140  |     |
| Register 8:  | Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200    | 143 |
| Register 9:  | Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400 | 144 |
| Register 10: | User Debug (USER_DBG), offset 0x1D0                                       | 145 |
| Register 11: | User Register 0 (USER_REG0), offset 0x1E0                                 | 146 |
| Register 12: | User Register 1 (USER_REG1), offset 0x1E4                                 |     |
| Register 13: | Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204              |     |
| Register 14: | Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208              | 149 |
| Register 15: | Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C              | 150 |
| Register 16: | Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404           | 151 |
| Register 17: | Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408           |     |
| Register 18: | Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C           | 153 |
| General-Pur  | pose Input/Outputs (GPIOs)  | 154 |
| Register 1:  | GPIO Data (GPIODATA), offset 0x000  |     |
| Register 2:  | GPIO Direction (GPIODIR), offset 0x400                                    |     |
| Register 3:  | GPIO Interrupt Sense (GPIOIS), offset 0x404                               |     |
| Register 4:  | GPIO Interrupt Both Edges (GPIOIBE), offset 0x408                         | 164 |
| Register 5:  | GPIO Interrupt Event (GPIOIEV), offset 0x40C                              |     |
| Register 6:  | GPIO Interrupt Mask (GPIOIM), offset 0x410                                |     |
| Register 7:  | GPIO Raw Interrupt Status (GPIORIS), offset 0x414                         |     |
| Register 8:  | GPIO Masked Interrupt Status (GPIOMIS), offset 0x418                      | 168 |
| Register 9:  | GPIO Interrupt Clear (GPIOICR), offset 0x41C                              |     |
| Register 10: | GPIO Alternate Function Select (GPIOAFSEL), offset 0x420                  | 170 |
| Register 11: | GPIO 2-mA Drive Select (GPIODR2R), offset 0x500                           |     |
| Register 12: | GPIO 4-mA Drive Select (GPIODR4R), offset 0x504                           | 173 |
| Register 13: | GPIO 8-mA Drive Select (GPIODR8R), offset 0x508                           | 174 |
| Register 14: | GPIO Open Drain Select (GPIOODR), offset 0x50C                            | 175 |
| Register 15: | GPIO Pull-Up Select (GPIOPUR), offset 0x510                               | 176 |
| Register 16: | GPIO Pull-Down Select (GPIOPDR), offset 0x514                             | 177 |
| Register 17: | GPIO Slew Rate Control Select (GPIOSLR), offset 0x518                     | 178 |
| Register 18: | GPIO Digital Enable (GPIODEN), offset 0x51C                               | 179 |
| Register 19: | GPIO Lock (GPIOLOCK), offset 0x520  | 180 |
| Register 20: | GPIO Commit (GPIOCR), offset 0x524  | 181 |
| Register 21: | GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0            | 183 |
| Register 22: | GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4            | 184 |
| Register 23: | GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8            | 185 |
| Register 24: | GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC            | 186 |
| Register 25: | GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0            | 187 |
| Register 26: | GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4            | 188 |
| Register 27: | GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8            | 189 |
| Register 28: | GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC            | 190 |
| Register 29: | GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0              | 191 |
| Register 30: | GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4              | 192 |
| Register 31: | GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8              | 193 |

| Register 32: | GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC      | 194 |
|--------------|---|-----|
| General-Pur  | pose Timers   | 195 |
| Register 1:  | GPTM Configuration (GPTMCFG), offset 0x000                        | 207 |
| Register 2:  | GPTM TimerA Mode (GPTMTAMR), offset 0x004                         | 208 |
| Register 3:  | GPTM TimerB Mode (GPTMTBMR), offset 0x008                         | 210 |
| Register 4:  | GPTM Control (GPTMCTL), offset 0x00C                              | 212 |
| Register 5:  | GPTM Interrupt Mask (GPTMIMR), offset 0x018                       | 215 |
| Register 6:  | GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C                 | 217 |
| Register 7:  | GPTM Masked Interrupt Status (GPTMMIS), offset 0x020              | 218 |
| Register 8:  | GPTM Interrupt Clear (GPTMICR), offset 0x024                      |     |
| Register 9:  | GPTM TimerA Interval Load (GPTMTAILR), offset 0x028               | 221 |
| Register 10: | GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C               | 222 |
| Register 11: | GPTM TimerA Match (GPTMTAMATCHR), offset 0x030                    |     |
| Register 12: | GPTM TimerB Match (GPTMTBMATCHR), offset 0x034                    | 224 |
| Register 13: | GPTM TimerA Prescale (GPTMTAPR), offset 0x038                     |     |
| Register 14: | GPTM TimerB Prescale (GPTMTBPR), offset 0x03C                     |     |
| Register 15: | GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040              |     |
| Register 16: | GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044              |     |
| Register 17: | GPTM TimerA (GPTMTAR), offset 0x048                               |     |
| Register 18: | GPTM TimerB (GPTMTBR), offset 0x04C                               |     |
| •            | imer  |     |
| Register 1:  | Watchdog Load (WDTLOAD), offset 0x000                             |     |
| Register 2:  | Watchdog Value (WDTVALUE), offset 0x004                           |     |
| Register 3:  | Watchdog Control (WDTCTL), offset 0x008                           |     |
| Register 4:  | Watchdog Interrupt Clear (WDTICR), offset 0x00C                   |     |
| Register 5:  | Watchdog Raw Interrupt Status (WDTRIS), offset 0x010              |     |
| Register 6:  | Watchdog Masked Interrupt Status (WDTMIS), offset 0x014           |     |
| Register 7:  | Watchdog Test (WDTTEST), offset 0x418                             |     |
| Register 8:  | Watchdog Lock (WDTLOCK), offset 0xC00                             |     |
| Register 9:  | Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0 |     |
| Register 10: | Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4 |     |
| Register 11: | Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8 |     |
| Register 12: | Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC |     |
| Register 13: | Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0 |     |
| Register 14: | Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4 |     |
| Register 15: | Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8 |     |
| Register 16: | Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC |     |
| Register 17: | Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0   |     |
| Register 18: | Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4   |     |
| Register 19: | Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8   |     |
| Register 20: | Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC  |     |
| •            | synchronous Receivers/Transmitters (UARTs)                        |     |
| Register 1:  | UART Data (UARTDR), offset 0x000                                  |     |
| Register 2:  | UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004   |     |
| Register 3:  | UART Flag (UARTFR), offset 0x018                                  |     |
| Register 4:  | UART IrDA Low-Power Register (UARTILPR), offset 0x020             |     |
| Register 5:  | UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x020           |     |
| Register 6:  | UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x024        |     |
|              |   |     |

| Register 7:  | UART Line Control (UARTLCRH), offset 0x02C                          | 271 |
|--------------|---|-----|
| Register 8:  | UART Control (UARTCTL), offset 0x030                                |     |
| Register 9:  | UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034           | 275 |
| Register 10: | UART Interrupt Mask (UARTIM), offset 0x038                          |     |
| Register 11: | UART Raw Interrupt Status (UARTRIS), offset 0x03C                   | 279 |
| Register 12: | UART Masked Interrupt Status (UARTMIS), offset 0x040                | 280 |
| Register 13: | UART Interrupt Clear (UARTICR), offset 0x044                        | 281 |
| Register 14: | UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0      | 283 |
| Register 15: | UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4      | 284 |
| Register 16: | UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8      | 285 |
| Register 17: | UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC      | 286 |
| Register 18: | UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0      | 287 |
| Register 19: | UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4      | 288 |
| Register 20: | UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8      | 289 |
| Register 21: | UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC      |     |
| Register 22: | UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0        | 291 |
| Register 23: | UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4        | 292 |
| Register 24: | UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8        |     |
| Register 25: | UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC        |     |
| Synchronou   | us Serial Interface (SSI)   | 295 |
| Register 1:  | SSI Control 0 (SSICR0), offset 0x000                                |     |
| Register 2:  | SSI Control 1 (SSICR1), offset 0x004                                |     |
| Register 3:  | SSI Data (SSIDR), offset 0x008                                      |     |
| Register 4:  | SSI Status (SSISR), offset 0x00C                                    |     |
| Register 5:  | SSI Clock Prescale (SSICPSR), offset 0x010                          |     |
| Register 6:  | SSI Interrupt Mask (SSIIM), offset 0x014                            |     |
| Register 7:  | SSI Raw Interrupt Status (SSIRIS), offset 0x018                     |     |
| Register 8:  | SSI Masked Interrupt Status (SSIMIS), offset 0x01C                  |     |
| Register 9:  | SSI Interrupt Clear (SSIICR), offset 0x020                          |     |
| Register 10: | SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0        |     |
| Register 11: | SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4        |     |
| Register 12: | SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8        |     |
| Register 13: | SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC        |     |
| Register 14: | SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0        |     |
| Register 15: | SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4        | 325 |
| Register 16: | SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8        |     |
| Register 17: | SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC        |     |
| Register 18: | SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0          |     |
| Register 19: | SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4          |     |
| Register 20: | SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8          |     |
| Register 21: | SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC          |     |
| Analog Con   | nparators   | 332 |
| Register 1:  | Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00      |     |
| Register 2:  | Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04         |     |
| Register 3:  | Analog Comparator Interrupt Enable (ACINTEN), offset 0x08           |     |
| Register 4:  | Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10 |     |
| Register 5:  | Analog Comparator Status 0 (ACSTAT0), offset 0x20                   |     |
| Register 6:  | Analog Comparator Status 1 (ACSTAT1), offset 0x40                   |     |

| Register 7: | Analog Comparator Control 0 (ACCTL0), offset 0x24 | 342 |
|-------------|---|-----|
| Register 8: | Analog Comparator Control 1 (ACCTL1), offset 0x44 | 342 |

## **Revision History**

The revision history table notes changes made between the indicated revisions of the LM3S1110 data sheet.

| Date       | Revision | Description  |
|------------|----------|--|
| March 2008 | 2550     | Started tracking revision history.   |
| April 2008 | 2881     | <ul> <li>The O<sub>JA</sub> value was changed from 55.3 to 34 in the "Thermal Characteristics" table in the Operating<br/>Characteristics chapter.</li> </ul>  |
|            |          | <ul> <li>Bit 31 of the DC3 register was incorrectly described in prior versions of the datasheet. A reset of 1 indicates that an even CCP pin is present and can be used as a 32-KHz input clock.</li> </ul>   |
|            |          | <ul> <li>Values for I<sub>DD_HIBERNATE</sub> were added to the "Detailed Power Specifications" table in the "Electrical<br/>Characteristics" chapter.</li> </ul>   |
|            |          | The "Hibernation Module DC Electricals" table was added to the "Electrical Characteristics" chapter.   |
|            |          | <ul> <li>The T<sub>VDDRISE</sub> parameter in the "Reset Characteristics" table in the "Electrical Characteristics" chapter<br/>was changed from a max of 100 to 250.</li> </ul>   |
|            |          | <ul> <li>The maximum value on Core supply voltage (V<sub>DD25</sub>) in the "Maximum Ratings" table in the "Electrical<br/>Characteristics" chapter was changed from 4 to 3.</li> </ul>  |
|            |          | <ul> <li>The operational frequency of the internal 30-kHz oscillator clock source is 30 kHz ± 50% (prior datasheets incorrectly noted it as 30 kHz ± 30%).</li> </ul>  |
|            |          | • A value of 0x3 in bits 5:4 of the <b>MISC</b> register (OSCSRC) indicates the 30-KHz internal oscillator is the input source for the oscillator. Prior datasheets incorrectly noted 0x3 as a reserved value.   |
|            |          | <ul> <li>The reset for bits 6:4 of the RCC2 register (OSCSRC2) is 0x1 (IOSC). Prior datasheets incorrectly noted<br/>the reset was 0x0 (MOSC).</li> </ul>  |
|            |          | Two figures on clock source were added to the "Hibernation Module":  |
|            |          | <ul> <li>Clock Source Using Crystal</li> </ul>   |
|            |          | <ul> <li>Clock Source Using Dedicated Oscillator</li> </ul>  |
|            |          | The following notes on battery management were added to the "Hibernation Module" chapter:  |
|            |          | <ul> <li>Battery voltage is not measured while in Hibernate mode.</li> </ul>   |
|            |          | <ul> <li>System level factors may affect the accuracy of the low battery detect circuit. The designer should consider battery type, discharge characteristics, and a test load during battery voltage measurements.</li> </ul>   |
|            |          | A note on high-current applications was added to the GPIO chapter:   |
|            |          | For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the VOL value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package. |
|            |          | A note on Schmitt inputs was added to the GPIO chapter:  |
|            |          | Pins configured as digital inputs are Schmitt-triggered.   |
|            |          | ■ The Buffer type on the WAKE pin changed from OD to - in the Signal Tables.   |
|            |          | The "Differential Sampling Range" figures in the ADC chapter were clarified.   |

| Date        | Revision | Description  |  |
|-------------|----------|--|--|
|             |          | The last revision of the datasheet (revision 2550) introduced two errors that have now been corrected:   |  |
|             |          | <ul> <li>The LQFP pin diagrams and pin tables were missing the comparator positive and negative input<br/>pins.</li> </ul>   |  |
|             |          | - The base address was listed incorrectly in the FMPRE0 and FMPPE0 register bit diagrams.  |  |
|             |          | <ul> <li>Additional minor datasheet clarifications and corrections.</li> </ul>   |  |
| May 2008    | 2972     | <ul> <li>As noted in the PCN, the option to provide VDD25 power from external sources was removed. Use the<br/>LDO output as the source of VDD25 input.</li> </ul> |  |
|             |          | <ul> <li>Additional minor datasheet clarifications and corrections.</li> </ul>   |  |
| July 2008   | 3108     | Additional minor datasheet clarifications and corrections.   |  |
| August 2008 | 3447     | Added note on clearing interrupts to Interrupts chapter.   |  |
|             |          | <ul> <li>Added Power Architecture diagram to System Control chapter.</li> </ul>  |  |
|             |          | <ul> <li>Additional minor datasheet clarifications and corrections.</li> </ul>   |  |

## **About This Document**

This data sheet provides reference information for the LM3S1110 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex<sup>™</sup>-M3 core.

### Audience

This manual is intended for system software developers, hardware designers, and application developers.

### **About This Manual**

This document is organized into sections that correspond to each major feature.

### **Related Documents**

The following documents are referenced by the data sheet, and available on the documentation CD or from the Luminary Micro web site at www.luminarymicro.com:

- ARM® Cortex™-M3 Technical Reference Manual
- ARM® CoreSight Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual
- Stellaris<sup>®</sup> Peripheral Driver Library User's Guide
- Stellaris<sup>®</sup> ROM User's Guide

The following related documents are also referenced:

IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the Luminary Micro web site for additional documentation, including application notes and white papers.

### **Documentation Conventions**

This document uses the conventions shown in Table 2 on page 19.

#### **Table 2. Documentation Conventions**

| Notation                  | Meaning   |  |
|---------------------------|---|--|
| General Register Notation |   |  |
| REGISTER                  | APB registers are indicated in uppercase bold. For example, <b>PBORCTL</b> is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, <b>SRCRn</b> represents any (or all) of the three Software Reset Control registers: <b>SRCR0, SRCR1</b> , and <b>SRCR2</b> . |  |
| bit                       | A single bit in a register.   |  |
| bit field                 | Two or more consecutive and related bits.   |  |
| offset 0xnnn              | A hexadecimal increment to a register's address, relative to that module's base address as specified in "Memory Map" on page 39.  |  |

| Notation                          | Meaning   |
|-----------------------------------|---|
| Register N                        | Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.  |
| reserved                          | Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set to 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| уу:хх                             | The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.   |
| Register Bit/Field<br>Types       | This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.  |
| RC                                | Software can read this field. The bit or field is cleared by hardware after reading the bit/field.  |
| RO                                | Software can read this field. Always write the chip reset value.  |
| R/W                               | Software can read or write this field.  |
| R/W1C                             | Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.  |
|                                   | This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.   |
| R/W1S                             | Software can read or write a 1 to this field. A write of a 0 to a R/W1S bit does not affect the bit value in the register.  |
| W1C                               | Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register.<br>A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.  |
|                                   | This register is typically used to clear the corresponding bit in an interrupt register.  |
| WO                                | Only a write by software is valid; a read of the register returns no meaningful data.   |
| Register Bit/Field<br>Reset Value | This value in the register bit diagram shows the bit/field value after any reset, unless noted.   |
| 0                                 | Bit cleared to 0 on chip reset.   |
| 1                                 | Bit set to 1 on chip reset.   |
| -                                 | Nondeterministic.   |
| <b>Pin/Signal Notation</b>        |   |
| []                                | Pin alternate function; a pin defaults to the signal without the brackets.  |
| pin                               | Refers to the physical connection on the package.   |
| signal                            | Refers to the electrical signal encoding of a pin.  |
| assert a signal                   | Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).           |
| deassert a signal                 | Change the value of the signal from the logically True state to the logically False state.  |
| SIGNAL                            | Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.  |
| SIGNAL                            | Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.   |
| Numbers                           |   |
| x                                 | An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.   |

| Notation | Meaning   |
|----------|---|
|          | Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF.<br>All other numbers within register tables are assumed to be binary. Within conceptual information, |
|          | binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix.   |

## **1** Architectural Overview

The Luminary Micro Stellaris<sup>®</sup> family of microcontrollers—the first ARM® Cortex<sup>™</sup>-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The Stellaris<sup>®</sup> family offers efficient performance and extensive integration, favorably positioning the device into cost-conscious applications requiring significant control-processing and connectivity capabilities. The Stellaris<sup>®</sup> LM3S1000 series extends the Stellaris<sup>®</sup> family with larger on-chip memories, enhanced power management, and expanded I/O and control capabilities.

The LM3S1110 microcontroller is targeted for industrial applications, including remote monitoring, electronic point-of-sale machines, test and measurement equipment, network appliances and switches, factory automation, HVAC and building control, gaming equipment, motion control, medical instrumentation, and fire and security.

For applications requiring extreme conservation of power, the LM3S1110 microcontroller features a Battery-backed Hibernation module to efficiently power down the LM3S1110 to a low-power state during extended periods of inactivity. With a power-up/power-down sequencer, a continuous time counter (RTC), a pair of match registers, an APB interface to the system bus, and dedicated non-volatile memory, the Hibernation module positions the LM3S1110 microcontroller perfectly for battery applications.

In addition, the LM3S1110 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S1110 microcontroller is code-compatible to all members of the extensive Stellaris<sup>®</sup> family; providing flexibility to fit our customers' precise needs.

Luminary Micro offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network. See "Ordering and Contact Information" on page 404 for ordering information for Stellaris<sup>®</sup> family devices.

### 1.1 **Product Features**

The LM3S1110 microcontroller includes the following product features:

- 32-Bit RISC Performance
  - 32-bit ARM® Cortex<sup>™</sup>-M3 v7M architecture optimized for small-footprint embedded applications
  - System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
  - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
  - 25-MHz operation
  - Hardware-division and single-cycle-multiplication

- Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
- 23 interrupts with eight priority levels
- Memory protection unit (MPU), providing a privileged mode for protected operating system functionality
- Unaligned data access, enabling data to be efficiently packed into memory
- Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
- Internal Memory
  - 64 KB single-cycle flash
    - User-managed flash block protection on a 2-KB block basis
    - User-managed flash data programming
    - User-defined and managed flash-protection block
  - 16 KB single-cycle SRAM
- General-Purpose Timers
  - Three General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers. Each GPTM can be configured to operate independently:
    - As a single 32-bit timer
    - As one 32-bit Real-Time Clock (RTC) to event capture
    - For Pulse Width Modulation (PWM)
  - 32-bit Timer modes
    - Programmable one-shot timer
    - Programmable periodic timer
    - Real-Time Clock when using an external 32.768-KHz clock as the input
    - User-enabled stalling in periodic and one-shot mode when the controller asserts the CPU Halt flag during debug
  - 16-bit Timer modes
    - · General-purpose timer function with an 8-bit prescaler
    - Programmable one-shot timer
    - Programmable periodic timer
    - User-enabled stalling when the controller asserts CPU Halt flag during debug

- 16-bit Input Capture modes
  - Input edge count capture
  - Input edge time capture
- 16-bit PWM mode
  - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
  - 32-bit down counter with a programmable load register
  - Separate watchdog clock with an enable
  - Programmable interrupt generation logic with interrupt masking
  - Lock register protection from runaway software
  - Reset generation logic with an enable/disable
  - User-enabled stalling when the controller asserts the CPU Halt flag during debug
- Synchronous Serial Interface (SSI)
  - Master or slave operation
  - Programmable clock bit rate and prescale
  - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
  - Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
  - Programmable data frame size from 4 to 16 bits
  - Internal loopback test mode for diagnostic/debug testing
- UART
  - Two fully programmable 16C550-type UARTs with IrDA support
  - Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
  - Programmable baud-rate generator allowing speeds up to 1.5625 Mbps
  - Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
  - FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
  - Standard asynchronous communication bits for start, stop, and parity
  - False-start-bit detection

- Line-break generation and detection
- Analog Comparators
  - Two independent integrated analog comparators
  - Configurable for output to: drive an output pin or generate an interrupt
  - Compare external pin input to external pin input or to internal programmable voltage reference
- GPIOs
  - 20-41 GPIOs, depending on configuration
  - 5-V-tolerant input/outputs
  - Programmable interrupt generation as either edge-triggered or level-sensitive
  - Low interrupt latency; as low as 6 cycles and never more than 12 cycles
  - Bit masking in both read and write operations through address lines
  - Pins configured as digital inputs are Schmitt-triggered.
  - Programmable control for GPIO pad configuration:
    - Weak pull-up or pull-down resistors
    - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can be configured with an 18-mA pad drive for high-current applications
    - Slew rate control for the 8-mA drive
    - Open drain enables
    - Digital input enables
- Power
  - On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
  - Hibernation module handles the power-up/down 3.3 V sequencing and control for the core digital logic and analog circuits
  - Low-power options on controller: Sleep and Deep-sleep modes
  - Low-power options for peripherals: software controls shutdown of individual peripherals
  - User-enabled LDO unregulated voltage detection and automatic reset
  - 3.3-V supply brown-out detection and reporting via interrupt or reset
- Flexible Reset Sources
  - Power-on reset (POR)

- Reset pin assertion
- Brown-out (BOR) detector alerts to system power drops
- Software reset
- Watchdog timer reset
- Internal low drop-out (LDO) regulator output goes unregulated
- Additional Features
  - Six reset sources
  - Programmable clock source control
  - Clock gating to individual peripherals for power savings
  - IEEE 1149.1-1990 compliant Test Access Port (TAP) controller
  - Debug access via JTAG and Serial Wire interfaces
  - Full JTAG boundary scan
- Industrial and extended temperature 100-pin RoHS-compliant LQFP package
- Industrial-range 108-ball RoHS-compliant BGA package

### **1.2 Target Applications**

- Remote monitoring
- Electronic point-of-sale (POS) machines
- Test and measurement equipment
- Network appliances and switches
- Factory automation
- HVAC and building control
- Gaming equipment
- Motion control
- Medical instrumentation
- Fire and security
- Power and energy
- Transportation

## 1.3 High-Level Block Diagram

Figure 1-1 on page 27 represents the full set of features in the Stellaris<sup>®</sup> 1000 series of devices; not all features may be available on the LM3S1110 microcontroller.




Figure 1-1. Stellaris<sup>®</sup> 1000 Series High-Level Block Diagram

### 1.4 Functional Overview

The following sections provide an overview of the features of the LM3S1110 microcontroller. The page number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 404.

#### 1.4.1 ARM Cortex<sup>™</sup>-M3

#### 1.4.1.1 Processor Core (see page 33)

All members of the Stellaris<sup>®</sup> product family, including the LM3S1110 microcontroller, are designed around an ARM Cortex<sup>™</sup>-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

"ARM Cortex-M3 Processor Core" on page 33 provides an overview of the ARM core; the core is detailed in the *ARM*® *Cortex*<sup>™</sup>-*M3 Technical Reference Manual*.

#### 1.4.1.2 System Timer (SysTick) (see page 36)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

#### 1.4.1.3 Nested Vectored Interrupt Controller (NVIC) (see page 41)

The LM3S1110 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM® Cortex<sup>™</sup>-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 23 interrupts.

"Interrupts" on page 41 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual*.

#### 1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S1110 controller features Pulse Width Modulation (PWM) outputs.

#### 1.4.2.1 PWM

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control. On the LM3S1110, PWM motion control functionality can be achieved through:

The motion control features of the general-purpose timers using the CCP pins

#### CCP Pins (see page 201)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

#### 1.4.3 Analog Peripherals

For support of analog signals, the LM3S1110 microcontroller offers two analog comparators.

#### 1.4.3.1 Analog Comparators (see page 332)

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S1110 microcontroller provides two independent integrated analog comparators that can be configured to drive an output or generate an interrupt .

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence.

#### 1.4.4 Serial Communications Peripherals

The LM3S1110 controller supports both asynchronous and synchronous serial communications with:

- Two fully programmable 16C550-type UARTs
- One SSI module

#### 1.4.4.1 UART (see page 254)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S1110 controller includes two fully programmable 16C550-type UARTs that support data transfer speeds up to 1.5625 Mbps. (Although similar in functionality to a 16C550 UART, it is not register-compatible.) In addition, each UART is capable of supporting IrDA.

Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

### 1.4.4.2 SSI (see page 295)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface.

The LM3S1110 controller includes one SSI module that provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

#### 1.4.5 System Peripherals

#### 1.4.5.1 **Programmable GPIOs** (see page 154)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris<sup>®</sup> GPIO module is comprised of eight physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 20-41 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 346 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines. Pins configured as digital inputs are Schmitt-triggered.

#### 1.4.5.2 Three Programmable Timers (see page 195)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris<sup>®</sup> General-Purpose Timer Module (GPTM) contains three GPTM blocks. Each GPTM block provides two 16-bit timers/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

When configured in 32-bit mode, a timer can run as a Real-Time Clock (RTC), one-shot timer or periodic timer. When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

#### 1.4.5.3 Watchdog Timer (see page 231)

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris<sup>®</sup> Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

#### 1.4.6 Memory Peripherals

The LM3S1110 controller offers both single-cycle SRAM and single-cycle Flash memory.

#### 1.4.6.1 SRAM (see page 130)

The LM3S1110 static random access memory (SRAM) controller supports 16 KB SRAM. The internal SRAM of the Stellaris<sup>®</sup> devices is located at offset 0x0000.0000 of the device memory map. To reduce the number of time-consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

#### 1.4.6.2 Flash (see page 131)

The LM3S1110 Flash controller supports 64 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

#### 1.4.7 Additional Features

#### 1.4.7.1 Memory Map (see page 39)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S1110 controller can be found in "Memory Map" on page 39. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The *ARM*® *Cortex*™-*M*3 *Technical Reference Manual* provides further information on the memory map.

#### 1.4.7.2 JTAG TAP Controller (see page 44)

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is composed of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary

Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.

#### 1.4.7.3 System Control and Clocks (see page 55)

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

#### 1.4.7.4 Hibernation Module (see page 110)

The Hibernation module provides logic to switch power off to the main processor and peripherals, and to wake on external or time-based events. The Hibernation module includes power-sequencing logic, a real-time clock with a pair of match registers, low-battery detection circuitry, and interrupt signalling to the processor. It also includes 64 32-bit words of non-volatile memory that can be used for saving state during hibernation.

#### 1.4.8 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 344
- Signal Tables" on page 346
- "Operating Characteristics" on page 371
- "Electrical Characteristics" on page 372
- "Package Information" on page 383

## 2 ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:


- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7<sup>™</sup> processor family for better performance and power efficiency.
- Full-featured debug solution with a:
  - Serial Wire JTAG Debug Port (SWJ-DP)
  - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
  - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
  - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
  - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer
- Optimized for single-cycle flash usage
- Three sleep modes with clock gating for low power
- Single-cycle multiply instruction and hardware divide
- Atomic operations
- ARM Thumb2 mixed 16-/32-bit instruction set
- 1.25 DMIPS/MHz

The Stellaris<sup>®</sup> family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motors.

For more information on the ARM Cortex-M3 processor core, see the ARM® Cortex™-M3 Technical Reference Manual. For information on SWJ-DP, see the ARM® CoreSight Technical Reference Manual.

#### 2.1 Block Diagram

Figure 2-1. CPU Block Diagram



### 2.2 Functional Description

Important: The ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris<sup>®</sup> implementation.

Luminary Micro has implemented the ARM Cortex-M3 core as shown in Figure 2-1 on page 34. As noted in the *ARM*® *Cortex*<sup>™</sup>-*M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

#### 2.2.1 Serial Wire and JTAG Debug

Luminary Micro has replaced the ARM SW-DP and JTAG-DP with the ARM CoreSight<sup>™</sup>-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. This means Chapter 12, "Debug Port," of the *ARM*® *Cortex<sup>™</sup>-M3 Technical Reference Manual* does not apply to Stellaris<sup>®</sup> devices.

Preliminary

The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *CoreSight™ Design Kit Technical Reference Manual* for details on SWJ-DP.

#### 2.2.2 Embedded Trace Macrocell (ETM)

ETM was not implemented in the Stellaris<sup>®</sup> devices. This means Chapters 15 and 16 of the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual* can be ignored.

#### 2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. The Stellaris<sup>®</sup> devices have implemented TPIU as shown in Figure 2-2 on page 35. This is similar to the non-ETM version described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*, however, SWJ-DP only provides SWV output for the TPIU.




Figure 2-2. TPIU Block Diagram

#### 2.2.4 ROM Table

The default ROM table was implemented as described in the *ARM*<sup>®</sup> *Cortex*<sup>™</sup>-*M3 Technical Reference Manual*.

#### 2.2.5 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) is included on the LM3S1110 controller and supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

#### 2.2.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC):

Facilitates low-latency exception and interrupt handling

- Controls power management
- Implements system control registers

The NVIC supports up to 240 dynamically reprioritizable interrupts each with up to 256 levels of priority. The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts. The NVIC maintains knowledge of the stacked (nested) interrupts to enable tail-chaining of interrupts.

You can only fully access the NVIC from privileged mode, but you can pend interrupts in user-mode if you enable the Configuration Control Register (see the ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual). Any other user-mode access causes a bus fault.

All NVIC registers are accessible using byte, halfword, and word unless otherwise stated.

#### 2.2.6.1 Interrupts

The *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual* describes the maximum number of interrupts and interrupt priorities. The LM3S1110 microcontroller supports 23 interrupts with eight priority levels.

#### 2.2.6.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

#### Functional Description

The timer consists of three registers:

- A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- The reload value for the counter, used to provide the counter's wrap value.
- The current value of the counter.

A fourth register, the SysTick Calibration Value Register, is not implemented in the Stellaris<sup>®</sup> devices.

When enabled, the timer counts down from the reload value to zero, reloads (wraps) to the value in the SysTick Reload Value register on the next clock edge, then decrements on subsequent clocks. Writing a value of zero to the Reload Value register disables the counter on the next wrap. When the counter reaches zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

Writing to the Current Value register clears the register and the COUNTFLAG status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

If the core is in debug state (halted), the counter will not decrement. The timer is clocked with respect to a reference clock. The reference clock can be the core clock or an external clock source.

#### SysTick Control and Status Register

Use the SysTick Control and Status Register to enable the SysTick features. The reset is 0x0000.0000.

| <b>Bit/Field</b> | Name      | Туре | Reset | Description   |
|------------------|-----------|------|-------|---|
| 31:17            | reserved  | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.   |
| 16               | COUNTFLAG | R/W  | 0     | Count Flag  |
|                  |           |      |       | Returns 1 if timer counted to 0 since last time this was read. Clears on read by application. If read by the debugger using the DAP, this bit is cleared on read-only if the MasterType bit in the AHB-AP Control Register is set to 0. Otherwise, the COUNTFLAG bit is not changed by the debugger read. |
| 15:3             | reserved  | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.   |
| 2                | CLKSOURCE | R/W  | 0     | Clock Source  |
|                  |           |      |       | Value Description   |
|                  |           |      |       | 0 External reference clock. (Not implemented for Stellaris microcontrollers.)   |
|                  |           |      |       | 1 Core clock  |
|                  |           |      |       | If no reference clock is provided, it is held at 1 and so gives the same time as the core clock. The core clock must be at least 2.5 times faster than the reference clock. If it is not, the count values are unpredictable.   |
| 1                | TICKINT   | R/W  | 0     | Tick Interrupt  |
|                  |           |      |       | Value Description   |
|                  |           |      |       | 0 Counting down to 0 does not generate the interrupt request to the NVIC.<br>Software can use the COUNTFLAG to determine if ever counted to 0.  |
|                  |           |      |       | 1 Counting down to 0 pends the SysTick handler.   |
| 0                | ENABLE    | R/W  | 0     | Enable  |
|                  |           |      |       | Value Description   |
|                  |           |      |       | 0 Counter disabled.   |
|                  |           |      |       | 1 Counter operates in a multi-shot way. That is, counter loads with the Reload value and then begins counting down. On reaching 0, it sets the COUNTFLAG to 1 and optionally pends the SysTick handler, based on TICKINT. It then loads the Reload value again, and begins counting.                      |

#### SysTick Reload Value Register

Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 1 and 0x00FF.FFFF. A start value

of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0.

Therefore, as a multi-shot timer, repeated over and over, it fires every N+1 clock pulse, where N is any value from 1 to 0x00FF.FFFF. So, if the tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD. If a new value is written on each tick interrupt, so treated as single shot, then the actual count down must be written. For example, if a tick is next required after 400 clock pulses, 400 must be written into the RELOAD.

| <b>Bit/Field</b> | Name     | Туре | Reset | Description   |
|------------------|----------|------|-------|---|
| 31:24            | reserved | RO   |       | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 23:0             | RELOAD   | W1C  | -     | Reload<br>Value to load into the SysTick Current Value Register when the counter reaches 0.   |

#### SysTick Current Value Register

Use the SysTick Current Value Register to find the current value in the register.

| <b>Bit/Field</b> | Name     | Туре | Reset | Description   |
|------------------|----------|------|-------|---|
| 31:24            | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 23:0             | CURRENT  | W1C  | -     | Current Value   |
|                  |          |      |       | Current value at the time the register is accessed. No read-modify-write protection is provided, so change with care.   |
|                  |          |      |       | This register is write-clear. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register.         |

#### SysTick Calibration Value Register

The SysTick Calibration Value register is not implemented.

# 3 Memory Map

The memory map for the LM3S1110 controller is provided in Table 3-1 on page 39.

In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the *ARM*® *Cortex*™*-M3 Technical Reference Manual*.

Table 3-1. Memory Map<sup>a</sup>

| Start End        |             | Description                                       | For details on registers, see page |
|------------------|-------------|---|------------------------------------|
| Memory           | I           |   |                                    |
| 0x0000.0000      | 0x0000.FFFF | On-chip flash <sup>b</sup>                        | 134                                |
| 0x0001.0000      | 0x1FFF.FFFF | Reserved  | -                                  |
| 0x2000.0000      | 0x2000.3FFF | Bit-banded on-chip SRAM <sup>c</sup>              | 134                                |
| 0x2000.4000      | 0x21FF.FFFF | Reserved  | -                                  |
| 0x2200.0000      | 0x2207.FFFF | Bit-band alias of 0x2000.0000 through 0x200F.FFFF | 130                                |
| 0x2208.0000      | 0x3FFF.FFFF | Reserved  | -                                  |
| FiRM Peripherals |             |   |                                    |
| 0x4000.0000      | 0x4000.0FFF | Watchdog timer                                    | 233                                |
| 0x4000.1000      | 0x4000.3FFF | Reserved  | -                                  |
| 0x4000.4000      | 0x4000.4FFF | GPIO Port A                                       | 160                                |
| 0x4000.5000      | 0x4000.5FFF | GPIO Port B                                       | 160                                |
| 0x4000.6000      | 0x4000.6FFF | GPIO Port C                                       | 160                                |
| 0x4000.7000      | 0x4000.7FFF | GPIO Port D                                       | 160                                |
| 0x4000.8000      | 0x4000.8FFF | SSIO  | 306                                |
| 0x4000.9000      | 0x4000.BFFF | Reserved  | -                                  |
| 0x4000.C000      | 0x4000.CFFF | UART0   | 261                                |
| 0x4000.D000      | 0x4000.DFFF | UART1   | 261                                |
| 0x4000.E000      | 0x4001.FFFF | Reserved  | -                                  |
| Peripherals      |             |   |                                    |
| 0x4002.0000      | 0x4002.3FFF | Reserved  | -                                  |
| 0x4002.4000      | 0x4002.4FFF | GPIO Port E                                       | 160                                |
| 0x4002.5000      | 0x4002.5FFF | GPIO Port F                                       | 160                                |
| 0x4002.6000      | 0x4002.6FFF | GPIO Port G                                       | 160                                |
| 0x4002.7000      | 0x4002.7FFF | GPIO Port H                                       | 160                                |
| 0x4002.8000      | 0x4002.FFFF | Reserved  | -                                  |
| 0x4003.0000      | 0x4003.0FFF | Timer0  | 206                                |
| 0x4003.1000      | 0x4003.1FFF | Timer1  | 206                                |
| 0x4003.2000      | 0x4003.2FFF | Timer2  | 206                                |
| 0x4003.3000      | 0x4003.BFFF | Reserved  | -                                  |
| 0x4003.C000      | 0x4003.CFFF | Analog Comparators                                | 332                                |
| 0x4003.D000      | 0x400F.BFFF | Reserved  | -                                  |
| 0x400F.C000      | 0x400F.CFFF | Hibernation Module                                | 117                                |

| Start                   | End         | Description   | For details on registers, see page                     |
|-------------------------|-------------|---|--|
| 0x400F.D000             | 0x400F.DFFF | Flash control                                       | 134  |
| 0x400F.E000             | 0x400F.EFFF | System control                                      | 64   |
| 0x400F.F000             | 0x41FF.FFFF | Reserved  | -  |
| 0x4200.0000             | 0x43FF.FFFF | Bit-banded alias of 0x4000.0000 through 0x400F.FFFF | -  |
| 0x4400.0000             | 0xDFFF.FFFF | Reserved  | -  |
| Private Peripheral B    | us          |   |  |
| 0xE000.0000             | 0xE000.0FFF | Instrumentation Trace Macrocell (ITM)               | ARM®<br>Cortex™-M3<br>Technical<br>Reference<br>Manual |
| 0xE000.1000             | 0xE000.1FFF | Data Watchpoint and Trace (DWT)                     | ARM®<br>Cortex™-M3<br>Technical<br>Reference<br>Manual |
| 0xE000.2000 0xE000.2FF  |             | Flash Patch and Breakpoint (FPB)                    | ARM®<br>Cortex™-M3<br>Technical<br>Reference<br>Manual |
| 0xE000.3000             | 0xE000.DFFF | Reserved  | -  |
| 0xE000.E000 0xE000.EFFF |             | Nested Vectored Interrupt Controller (NVIC)         | ARM®<br>Cortex™-M3<br>Technical<br>Reference<br>Manual |
| 0xE000.F000             | 0xE003.FFFF | Reserved  | -  |
| 0xE004.0000             | 0xE004.0FFF | Trace Port Interface Unit (TPIU)                    | ARM®<br>Cortex™-M3<br>Technical<br>Reference<br>Manual |
| 0xE004.1000             | 0xFFFF.FFFF | Reserved  | -  |

a. All reserved space returns a bus fault when read or written.

b. The unavailable flash will bus fault throughout this range.

c. The unavailable SRAM will bus fault throughout this range.

# 4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 on page 41 lists all exception types. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 23 interrupts (listed in Table 4-2 on page 42).

Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. You also can group priorities by splitting priority levels into pre-emption priorities and subpriorities. All of the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

Internally, the highest user-settable priority (0) is treated as fourth priority, after a Reset, NMI, and a Hard Fault. Note that 0 is the default priority for all the settable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

Important: It may take several processor cycles after a write to clear an interrupt source in order for NVIC to see the interrupt source de-assert. This means if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer).

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual* for more information on exceptions and interrupts.

| Exception Type                  | Vector<br>Number | <b>Priority</b> <sup>a</sup> | Description  |
|---------------------------------|------------------|------------------------------|--|
| -                               | 0                | -                            | Stack top is loaded from first entry of vector table on reset.   |
| Reset                           | 1                | -3 (highest)                 | Invoked on power up and warm reset. On first instruction, drops to lowest priority (and then is called the base level of activation). This is asynchronous.                        |
| Non-Maskable<br>Interrupt (NMI) | 2                | -2                           | Cannot be stopped or preempted by any exception but reset. This is asynchronous.<br>An NMI is only producible by software, using the NVIC <b>Interrupt Control State</b> register. |
| Hard Fault                      | 3                | -1                           | All classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This is synchronous.                                     |
| Memory Management               | 4                | settable                     | MPU mismatch, including access violation and no match. This is synchronous.  |
|                                 |                  |                              | The priority of this exception can be changed.   |

#### Table 4-1. Exception Types

| Exception Type | Vector<br>Number | Priority <sup>a</sup> | Description  |
|----------------|------------------|-----------------------|--|
| Bus Fault      | 5                | settable              | Pre-fetch fault, memory access fault, and other address/memory related faults. This is synchronous when precise and asynchronous when imprecise.                                       |
|                |                  |                       | You can enable or disable this fault.  |
| Usage Fault    | 6                | settable              | Usage fault, such as undefined instruction executed or illegal state transition attempt. This is synchronous.  |
| -              | 7-10             | -                     | Reserved.  |
| SVCall         | 11               | settable              | System service call with SVC instruction. This is synchronous.   |
| Debug Monitor  | 12               | settable              | Debug monitor (when not halting). This is synchronous, but only active when enabled. It does not activate if lower priority than the current activation.                               |
| -              | 13               | -                     | Reserved.  |
| PendSV         | 14               | settable              | Pendable request for system service. This is asynchronous and only pended by software.   |
| SysTick        | 15               | settable              | System tick timer has fired. This is asynchronous.   |
| Interrupts     | 16 and<br>above  | settable              | Asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These are all asynchronous. Table 4-2 on page 42 lists the interrupts on the LM3S1110 controller. |

a. 0 is the default priority for all the settable priorities.

## Table 4-2. Interrupts

| Vector Number | Interrupt Number (Bit in<br>Interrupt Registers) | Description          |
|---------------|--|----------------------|
| 0-15          | -  | Processor exceptions |
| 16            | 0  | GPIO Port A          |
| 17            | 1  | GPIO Port B          |
| 18            | 2  | GPIO Port C          |
| 19            | 3  | GPIO Port D          |
| 20            | 4  | GPIO Port E          |
| 21            | 5  | UART0                |
| 22            | 6  | UART1                |
| 23            | 7  | SSI0                 |
| 24-33         | 8-17   | Reserved             |
| 34            | 18   | Watchdog timer       |
| 35            | 19   | Timer0 A             |
| 36            | 20   | Timer0 B             |
| 37            | 21   | Timer1 A             |
| 38            | 22   | Timer1 B             |
| 39            | 23   | Timer2 A             |
| 40            | 24   | Timer2 B             |
| 41            | 25   | Analog Comparator 0  |
| 42            | 26   | Analog Comparator 1  |
| 43            | 27   | Reserved             |
| 44            | 28   | System Control       |
| 45            | 29   | Flash Control        |

Preliminary

| Vector Number | Interrupt Number (Bit in<br>Interrupt Registers) | Description        |
|---------------|--|--------------------|
| 46            | 30   | GPIO Port F        |
| 47            | 31   | GPIO Port G        |
| 48            | 32   | GPIO Port H        |
| 49-58         | 33-42  | Reserved           |
| 59            | 43   | Hibernation Module |
| 60-63         | 44-47  | Reserved           |

# 5 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.


The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.


The JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions:
  - BYPASS instruction
  - IDCODE instruction
  - SAMPLE/PRELOAD instruction
  - EXTEST instruction
  - INTEST instruction
- ARM additional instructions:
  - APACC instruction
  - DPACC instruction
  - ABORT instruction
- Integrated ARM Serial Wire Debug (SWD)

See the *ARM*® *Cortex*™-*M3 Technical Reference Manual* for more information on the ARM JTAG controller.

# 5.1 Block Diagram





# 5.2 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1 on page 45. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-2 on page 51 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 379 for JTAG timing diagrams.

# 5.2.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST, TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 5-1 on page 46. Detailed information on each pin follows.

| Pin Name | Data Direction | Internal Pull-Up | Internal Pull-Down | Drive Strength | Drive Value |
|----------|----------------|------------------|--------------------|----------------|-------------|
| TRST     | Input          | Enabled          | Disabled           | N/A            | N/A         |
| TCK      | Input          | Enabled          | Disabled           | N/A            | N/A         |
| TMS      | Input          | Enabled          | Disabled           | N/A            | N/A         |
| TDI      | Input          | Enabled          | Disabled           | N/A            | N/A         |
| TDO      | Output         | Enabled          | Disabled           | 2-mA driver    | High-Z      |

#### Table 5-1. JTAG Port Pins Reset State

# 5.2.1.1 Test Reset Input (TRST)

The  $\overline{\text{TRST}}$  pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When  $\overline{\text{TRST}}$  is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while  $\overline{\text{TRST}}$  is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the  $\overline{\text{TRST}}$  pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

# 5.2.1.2 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source.

# 5.2.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 48.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

# 5.2.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.


# 5.2.1.5 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

# 5.2.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2 on page 48. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR) or the assertion of TRST. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.





# 5.2.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 51.

# 5.2.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

# 5.2.4.1 GPIO Functionality

When the controller is reset with either a POR or  $\overline{RST}$ , the JTAG/SWD port pins default to their JTAG/SWD configurations. The default configuration includes enabling digital functionality (setting **GPIODEN** to 1), enabling the pull-up resistors (setting **GPIOPUR** to 1), and enabling the alternate hardware function (setting **GPIOAFSEL** to 1) for the PB7 and PC[3:0] JTAG/SWD pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG/SWD port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris<sup>®</sup> microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 170) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 180) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 181) have been set to 1.

#### Recovering a "Locked" Device

**Note:** Performing the below sequence will cause the nonvolatile registers discussed in "Nonvolatile Register Programming" on page 133 to be restored to their factory default values. The mass erase of the flash memory caused by the below sequence occurs prior to the nonvolatile registers being restored.

If software configures any of the JTAG/SWD pins as GPIO and loses the ability to communicate with the debugger, there is a debug sequence that can be used to recover the device. Performing a total of ten JTAG-to-SWD and SWD-to-JTAG switch sequences while holding the device in reset mass erases the flash memory. The sequence to recover the device is:

- **1.** Assert and hold the  $\overline{RST}$  signal.
- 2. Perform the JTAG-to-SWD switch sequence.
- 3. Perform the SWD-to-JTAG switch sequence.
- 4. Perform the JTAG-to-SWD switch sequence.
- 5. Perform the SWD-to-JTAG switch sequence.
- 6. Perform the JTAG-to-SWD switch sequence.
- 7. Perform the SWD-to-JTAG switch sequence.
- 8. Perform the JTAG-to-SWD switch sequence.
- 9. Perform the SWD-to-JTAG switch sequence.
- 10. Perform the JTAG-to-SWD switch sequence.
- **11.** Perform the SWD-to-JTAG switch sequence.

- **12.** Release the  $\overline{RST}$  signal.
- 13. Wait 400 ms.
- **14.** Power-cycle the device.

The JTAG-to-SWD and SWD-to-JTAG switch sequences are described in "ARM Serial Wire Debug (SWD)" on page 50. When performing switch sequences for the purpose of recovering the debug capabilities of the device, only steps 1 and 2 of the switch sequence need to be performed.

# 5.2.4.2 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, and Test Logic Reset states.

Stepping through this sequences of the TAP state machine enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the ARM® *Cortex*<sup>TM</sup>-*M3 Technical Reference Manual* and the ARM® *CoreSight Technical Reference Manual*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

#### JTAG-to-SWD Switching

To switch the operating mode of the Debug Access Port (DAP) from JTAG to SWD mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to SWD mode is defined as b1110011110011110, transmitted LSB first. This can also be represented as 16'hE79E when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit JTAG-to-SWD switch sequence, 16'hE79E.
- Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in SWD mode, before sending the switch sequence, the SWD goes into the line reset state.

#### SWD-to-JTAG Switching

To switch the operating mode of the Debug Access Port (DAP) from SWD to JTAG mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to JTAG mode is defined as b1110011100111100, transmitted LSB first. This can also be represented as 16'hE73C when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit SWD-to-JTAG switch sequence, 16'hE73C.
- 3. Send at least 5 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in JTAG mode, before sending the switch sequence, the JTAG goes into the Test Logic Reset state.

# 5.3 Initialization and Configuration

After a Power-On-Reset or an external reset ( $\mathbb{RST}$ ), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins ( $\mathbb{PB7}$  and  $\mathbb{PC}[3:0]$ ) for their alternate function using the **GPIOAFSEL** register.

# 5.4 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

# 5.4.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain with a parallel load register connected between the JTAG TDI and TDO pins. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 5-2 on page 51. A detailed explanation of each instruction, along with its associated Data Register, follows.

| IR[3:0]    | Instruction      | Description  |
|------------|------------------|--|
| 0000       | EXTEST           | Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.                          |
| 0001       | INTEST           | Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.                    |
| 0010       | SAMPLE / PRELOAD | Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in. |
| 1000       | ABORT            | Shifts data into the ARM Debug Port Abort Register.  |
| 1010       | DPACC            | Shifts data into and out of the ARM DP Access Register.  |
| 1011       | APACC            | Shifts data into and out of the ARM AC Access Register.  |
| 1110       | IDCODE           | Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.                |
| 1111       | BYPASS           | Connects TDI to TDO through a single Shift Register chain.   |
| All Others | Reserved         | Defaults to the BYPASS instruction to ensure that TDI is always connected to TDO.  |

#### Table 5-2. JTAG Instruction Register Commands

# 5.4.1.1 EXTEST Instruction

The EXTEST instruction does not have an associated Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register,

the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows tests to be developed that drive known values out of the controller, which can be used to verify connectivity.

# 5.4.1.2 INTEST Instruction

The INTEST instruction does not have an associated Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable.

# 5.4.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 54 for more information.

# 5.4.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 54 for more information.

# 5.4.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 54 for more information.

# 5.4.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this

register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 54 for more information.

## 5.4.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a power-on-reset (POR) is asserted, TRST is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 53 for more information.

## 5.4.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 53 for more information.

## 5.4.2 Data Registers

The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

### 5.4.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3 on page 53. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x3BA00477. This value indicates an ARM Cortex-M3, Version 1 processor. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.

#### Figure 5-3. IDCODE Register Format




# 5.4.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4 on page 54. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS

Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.

#### Figure 5-4. BYPASS Register Format




# 5.4.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5 on page 54. Each GPIO pin, in a counter-clockwise direction from the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as can be seen in the figure. In addition to the GPIO pins, the controller reset pin,  $\overline{RST}$ , is included in the chain. Because the reset pin is always an input, only the input signal is included in the Data Register chain.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

#### Figure 5-5. Boundary Scan Register Format



For detailed information on the order of the input, output, and output enable bits for each of the GPIO ports, please refer to the Stellaris<sup>®</sup> Family Boundary Scan Description Language (BSDL) files, downloadable from www.luminarymicro.com.

# 5.4.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual*.

# 5.4.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual*.

# 5.4.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual.* 

# 6 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking to the core and individual peripherals, and handles reset detection and reporting.

# 6.1 Functional Description

The System Control module provides the following capabilities:

- Device identification, see "Device Identification" on page 55
- Local control, such as reset (see "Reset Control" on page 55), power (see "Power Control" on page 58) and clock control (see "Clock Control" on page 58)
- System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 61

## 6.1.1 Device Identification

Seven read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, flash size, and other features. See the **DID0**, **DID1**, and **DC0-DC4** registers.

## 6.1.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

# 6.1.2.1 CMOD0 and CMOD1 Test-Mode Control Pins

Two pins, CMOD0 and CMOD1, are defined for use by Luminary Micro for testing the devices during manufacture. They have no end-user function and should not be used. The CMOD pins should be connected to ground.

#### 6.1.2.2 Reset Sources

The controller has five sources of reset:

- **1.** External reset input pin ( $\overline{RST}$ ) assertion, see " $\overline{RST}$  Pin Assertion" on page 55.
- 2. Power-on reset (POR), see "Power-On Reset (POR)" on page 56.
- 3. Internal brown-out (BOR) detector, see "Brown-Out Reset (BOR)" on page 56.
- 4. Software-initiated reset (with the software reset registers), see "Software Reset" on page 57.
- 5. A watchdog timer reset condition violation, see "Watchdog Timer Reset" on page 57.

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an internal POR is the cause, and then all the other bits in the **RESC** register are cleared except for the POR indicator.

# 6.1.2.3 **RST** Pin Assertion

The external reset pin ( $\mathbb{RST}$ ) resets the controller. This resets the core and all the peripherals except the JTAG TAP controller (see "JTAG Interface" on page 44). The external reset sequence is as follows:

- **1.** The external reset pin  $(\overline{RST})$  is asserted and then de-asserted.
- The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution. A few clocks cycles from RST de-assertion to the start of the reset sequence is necessary for synchronization.


The external reset timing is shown in Figure 18-9 on page 381.

# 6.1.2.4 Power-On Reset (POR)

The Power-On Reset (POR) circuit monitors the power supply voltage ( $V_{DD}$ ). The POR circuit generates a reset signal to the internal logic when the power supply ramp reaches a threshold value ( $V_{TH}$ ). If the application only uses the POR circuit, the RST input needs to be connected to the power supply ( $V_{DD}$ ) through a pull-up resistor (1K to 10K  $\Omega$ ).

The device must be operating within the specified operating parameters at the point when the on-chip power-on reset pulse is complete. The 3.3-V power supply to the device must reach 3.0 V within 10 msec of it crossing 2.0 V to guarantee proper operation. For applications that require the use of an external reset to hold the device in reset longer than the internal POR, the  $\overline{RST}$  input may be used with the circuit as shown in Figure 6-1 on page 56.

#### Figure 6-1. External Circuitry to Extend Reset



The  $R_1$  and  $C_1$  components define the power-on delay. The  $R_2$  resistor mitigates any leakage from the  $\overline{RST}$  input. The diode (D<sub>1</sub>) discharges C<sub>1</sub> rapidly when the power supply is turned off.

The Power-On Reset sequence is as follows:

- **1.** The controller waits for the later of external reset ( $\overline{RST}$ ) or internal POR to go inactive.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The internal POR is only active on the initial power-up of the controller. The Power-On Reset timing is shown in Figure 18-10 on page 382.

**Note:** The power-on reset also resets the JTAG controller. An external reset does not.

#### 6.1.2.5 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if the power supply  $(V_{DD})$  drops below a brown-out threshold voltage  $(V_{BTH})$ . If a brown-out condition is detected, the system may generate a controller interrupt or a system reset.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset.

The brown-out reset is equivelent to an assertion of the external  $\overline{RST}$  input and the reset is held active until the proper V<sub>DD</sub> level is restored. The **RESC** register can be examined in the reset interrupt handler to determine if a Brown-Out condition was the cause of the reset, thus allowing software to determine what actions are required to recover.

The internal Brown-Out Reset timing is shown in Figure 18-11 on page 382.

#### 6.1.2.6 Software Reset

Software can reset a specific peripheral or generate a reset to the entire system .

Peripherals can be individually reset by software via three registers that control reset signals to each peripheral (see the **SRCRn** registers). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 61). Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset is initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- 3. The internal reset is deasserted and the controller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 18-12 on page 382.

#### 6.1.2.7 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.


The watchdog reset timing is shown in Figure 18-13 on page 382.

# 6.1.3 Power Control

The Stellaris<sup>®</sup> microcontroller provides an integrated LDO regulator that may be used to provide power to the majority of the controller's internal logic. The LDO regulator provides software a mechanism to adjust the regulated value, in small increments (VSTEP), over the range of 2.25 V to 2.75 V (inclusive)—or 2.5 V  $\pm$  10%. The adjustment is made by changing the value of the VADJ field in the **LDO Power Control (LDOPCTL)** register. Figure 6-2 on page 58 shows the power architecture.

Note: On the printed circuit board, use the LDO output as the source of VDD25 input. In addition, the LDO requires decoupling capacitors. See "On-Chip Low Drop-Out (LDO) Regulator Characteristics" on page 373.





# 6.1.4 Clock Control

System control determines the control of clocks in this part.

# 6.1.4.1 Fundamental Clock Sources

There are four clock sources for use in the device:


- Internal Oscillator (IOSC): The internal oscillator is an on-chip clock source. It does not require the use of any external components. The frequency of the internal oscillator is 12 MHz ± 30%. Applications that do not depend on accurate clock sources may use this clock source to reduce system cost. The internal oscillator is the clock source the device uses during and following POR. If the main oscillator is required, software must enable the main oscillator following reset and allow the main oscillator to stabilize before changing the clock reference.
- Main Oscillator (MOSC): The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSC1 output pins. If the PLL is being used, the crystal value must be one of the supported frequencies between 3.579545 MHz through 8.192 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 8.192 MHz. The single-ended clock source range is from DC through the specified speed of the device. The supported crystals are listed in the XTAL bit field in the RCC register (see page 73).
- Internal 30-kHz Oscillator: The internal 30-kHz oscillator is similar to the internal oscillator, except that it provides an operational frequency of 30 kHz ± 50%. It is intended for use during Deep-Sleep power-saving modes. This power-savings mode benefits from reduced internal switching and also allows the main oscillator to be powered down.
- External Real-Time Oscillator: The external real-time oscillator provides a low-frequency, accurate clock reference. It is intended to provide the system with a real-time clock source. The real-time oscillator is part of the Hibernation Module ("Hibernation Module" on page 110) and may also provide an accurate source of Deep-Sleep or Hibernate mode power savings.

The internal system clock (SysClk), is derived from any of the four sources plus two others: the output of the main internal PLL, and the internal oscillator divided by four (3 MHz  $\pm$  30%). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 8.192 MHz (inclusive).

The **Run-Mode Clock Configuration (RCC)** and **Run-Mode Clock Configuration 2 (RCC2)** registers provide control for the system clock. The **RCC2** register is provided to extend fields that offer additional encodings over the **RCC** register. When used, the **RCC2** register field values are used by the logic over the corresponding field in the **RCC** register. In particular, **RCC2** provides for a larger assortment of clock configuration options.

Figure 6-3 on page 60 shows the logic for the main clock tree. The peripheral blocks are driven by the system clock signal and can be programmatically enabled/disabled.

## Figure 6-3. Main Clock Tree



a. Control provided by RCC register bit/field.

b. Control provided by RCC register bit/field or RCC2 register bit/field, if overridden with RCC2 register bit USERCC2.

c. Control provided by RCC2 register bit/field.

d. Also may be controlled by DSLPCLKCFG when in deep sleep mode.

Note: The figure above shows all features available on all Stellaris® Fury-class devices.

# 6.1.4.2 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 8.192 MHz, otherwise, the range of supported crystals is 1 to 8.192 MHz.

The XTAL bit in the **RCC** register (see page 73) describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

# 6.1.4.3 Main PLL Frequency Configuration

The main PLL is disabled by default during power-on reset and is enabled later by software if required. Software specifies the output divisor to set the system clock frequency, and enables the main PLL to drive the output.

If the main oscillator provides the clock reference to the main PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation** (**PLLCFG**) register (see page 77). The internal translation provides a translation within  $\pm$  1% of the targeted PLL VCO frequency.

The Crystal Value field (XTAL) on page 73 describes the available crystal choices and default programming of the **PLLCFG** register. The crystal number is written into the XTAL field of the **Run-Mode Clock Configuration (RCC)** register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

#### 6.1.4.4 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC/RCC2 register fields (see page 73 and page 78).

## 6.1.4.5 PLL Operation

If a PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is  $T_{READY}$  (see Table 18-7 on page 375). During the relock time, the affected PLL is not usable as a clock reference.

The PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the  $T_{READY}$  requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 µs at an 8.192 MHz external oscillator clock). Hardware is provided to keep the PLL from being used as a system clock until the  $T_{READY}$  condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC/RCC2** register is switched to use the PLL.

If the main PLL is enabled and the system clock is switched to use the PLL in one step, the system control hardware continues to clock the controller from the oscillator selected by the **RCC/RCC2** register until the main PLL is stable ( $T_{READY}$  time met), after which it changes to the PLL. Software can use many methods to ensure that the system is clocked from the main PLL, including periodically polling the PLLLRIS bit in the **Raw Interrupt Status (RIS)** register, and enabling the PLL Lock interrupt.

# 6.1.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively.

In Run mode, the processor executes code. In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor is not clocked and therefore no longer executes code. In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the device to Run mode from one of the sleep modes; the sleep modes are entered on request from the code. Each mode is described in more detail below.

There are four levels of operation for the device defined as:

- Run Mode. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. Sleep mode is entered by the Cortex-M3 core executing a WFI (Wait for Interrupt) instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® Cortex<sup>TM</sup>-M3 Technical Reference Manual for more details.

In Sleep mode, the Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

Deep-Sleep Mode. Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual for more details.

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled. When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware will power the PLL down and override the SYSDIV field of the active **RCC/RCC2** register to be /16 or /64, respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration.

Hibernate Mode. In this mode, the power supplies are turned off to the main part of the device and only the Hibernation module's circuitry is active. An external wake event or RTC event is required to bring the device back to Run mode. The Cortex-M3 processor and peripherals outside of the Hibernation module see a normal "power on" sequence and the processor starts running code. It can determine that it has been restarted from Hibernate mode by inspecting the Hibernation module registers.

# 6.2 Initialization and Configuration

The PLL is configured using direct register writes to the **RCC/RCC2** register. If the **RCC2** register is being used, the USERCC2 bit must be set and the appropriate **RCC2** bit/field is used. The steps required to successfully change the PLL-based system clock are:

- Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the RCC register. This configures the system to run off a "raw" clock source (using the main oscillator or internal oscillator) and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN bit in RCC/RCC2. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN bit powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC/RCC2 and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC/RCC2.

# 6.3 Register Map

Table 6-1 on page 63 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

**Note:** Spaces in the System Control register space that are not used are reserved for future or internal use by Luminary Micro, Inc. Software should not modify any reserved memory address.

| Offset | Name    | Туре  | Reset       | Description                       | See<br>page |
|--------|---------|-------|-------------|-----------------------------------|-------------|
| 0x000  | DID0    | RO    | -           | Device Identification 0           | 65          |
| 0x004  | DID1    | RO    | -           | Device Identification 1           | 81          |
| 0x008  | DC0     | RO    | 0x003F.001F | Device Capabilities 0             | 83          |
| 0x010  | DC1     | RO    | 0x0000.70DF | Device Capabilities 1             | 84          |
| 0x014  | DC2     | RO    | 0x0307.0013 | Device Capabilities 2             | 86          |
| 0x018  | DC3     | RO    | 0x8300.0FC0 | Device Capabilities 3             | 88          |
| 0x01C  | DC4     | RO    | 0x0000.00FF | Device Capabilities 4             | 90          |
| 0x030  | PBORCTL | R/W   | 0x0000.7FFD | Brown-Out Reset Control           | 67          |
| 0x034  | LDOPCTL | R/W   | 0x0000.0000 | LDO Power Control                 | 68          |
| 0x040  | SRCR0   | R/W   | 0x0000000   | Software Reset Control 0          | 106         |
| 0x044  | SRCR1   | R/W   | 0x0000000   | Software Reset Control 1          | 107         |
| 0x048  | SRCR2   | R/W   | 0x0000000   | Software Reset Control 2          | 109         |
| 0x050  | RIS     | RO    | 0x0000.0000 | Raw Interrupt Status              | 69          |
| 0x054  | IMC     | R/W   | 0x0000.0000 | Interrupt Mask Control            | 70          |
| 0x058  | MISC    | R/W1C | 0x0000.0000 | Masked Interrupt Status and Clear | 71          |
| 0x05C  | RESC    | R/W   | -           | Reset Cause                       | 72          |

#### Table 6-1. System Control Register Map

July 25, 2008

| Offset | Name       | Туре | Reset       | Description                                     | See<br>page |
|--------|------------|------|-------------|---|-------------|
| 0x060  | RCC        | R/W  | 0x0780.3AD1 | Run-Mode Clock Configuration                    | 73          |
| 0x064  | PLLCFG     | RO   | -           | XTAL to PLL Translation                         | 77          |
| 0x070  | RCC2       | R/W  | 0x0780.2810 | Run-Mode Clock Configuration 2                  | 78          |
| 0x100  | RCGC0      | R/W  | 0x00000040  | Run Mode Clock Gating Control Register 0        | 91          |
| 0x104  | RCGC1      | R/W  | 0x0000000   | Run Mode Clock Gating Control Register 1        | 94          |
| 0x108  | RCGC2      | R/W  | 0x0000000   | Run Mode Clock Gating Control Register 2        | 100         |
| 0x110  | SCGC0      | R/W  | 0x00000040  | Sleep Mode Clock Gating Control Register 0      | 92          |
| 0x114  | SCGC1      | R/W  | 0x0000000   | Sleep Mode Clock Gating Control Register 1      | 96          |
| 0x118  | SCGC2      | R/W  | 0x0000000   | Sleep Mode Clock Gating Control Register 2      | 102         |
| 0x120  | DCGC0      | R/W  | 0x00000040  | Deep Sleep Mode Clock Gating Control Register 0 | 93          |
| 0x124  | DCGC1      | R/W  | 0x0000000   | Deep Sleep Mode Clock Gating Control Register 1 | 98          |
| 0x128  | DCGC2      | R/W  | 0x0000000   | Deep Sleep Mode Clock Gating Control Register 2 | 104         |
| 0x144  | DSLPCLKCFG | R/W  | 0x0780.0000 | Deep Sleep Clock Configuration                  | 80          |

# 6.4 Register Descriptions

All addresses given are relative to the System Control base address of 0x400F.E000.

# Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the device.

| Dev   | ice Ider                         | tificatio | on 0 (DII | D0) |     |     |       |                                |   |  |   |   |   |   |   |                               |
|-------|----------------------------------|-----------|-----------|-----|-----|-----|-------|--------------------------------|---|--|---|---|---|---|---|-------------------------------|
| Offse | 0x400F.E<br>t 0x000<br>RO, reset |           | ·         | ·   |     |     |       |                                |   |  |   |   |   |   |   |                               |
|       | 31                               | 30        | 29        | 28  | 27  | 26  | 25    | 24                             | 23  | 22   | 21  | 20  | 19  | 18  | 17  | 16                            |
|       | reserved                         |           | VER       |     |     | res | erved |                                |   |  |   | CL/   | ASS   |   |   |                               |
| Туре  | RO                               | RO        | RO        | RO  | RO  | RO  | RO    | RO                             | RO  | RO   | RO  | RO  | RO  | RO  | RO  | RO                            |
| Reset | 0                                | 0         | 0         | 1   | 0   | 0   | 0     | 0                              | 0   | 0  | 0   | 0   | 0   | 0   | 0   | 1                             |
|       | 15                               | 14        | 13        | 12  | 11  | 10  | 9     | 8                              | 7   | 6  | 5   | 4   | 3   | 2   | 1   | 0                             |
|       | I                                |           |           | MA  | JOR | 1   |       |                                |   |  | 1   | MIN   | IOR   | 1   | 1   | •                             |
| Туре  | RO                               | RO        | RO        | RO  | RO  | RO  | RO    | RO                             | RO  | RO   | RO  | RO  | RO  | RO  | RO  | RO                            |
| Reset | -                                | -         | -         | -   | -   | -   | -     | -                              | -   | -  | -   | -   | -   | -   | -   | -                             |
| E     | Bit/Field                        |           | Nam       | ne  | Ту  | ре  | Reset | Des                            | cription  |  |   |   |   |   |   |                               |
|       | 31                               |           | reserv    | ved | R   | 0   | 0     | com                            | ware sho<br>patibility<br>served ac                                   | with fut                                       | ure prod  | ucts, the   | value of                                    | a reserv  |   |                               |
|       | 30:28                            |           | VEF       | २   | R   | 0   | 0x1   | DID                            | 0 Versio  | n  |   |   |   |   |   |                               |
|       |                                  |           |           |     |     |     |       |                                | s field det<br>umeric. 1  |  |   | -   |   |   |   | number                        |
|       |                                  |           |           |     |     |     |       | Val                            | ue Desc   | ription  |   |   |   |   |   |                               |
|       |                                  |           |           |     |     |     |       | 0x1                            |   |  | on of the   | e DID0 re   | egister fo                                  | ormat.  |   |                               |
|       |                                  |           |           |     |     |     |       |                                |   |  |   |   |   |   |   |                               |
|       | 27:24                            |           | reserv    | ved | R   | 0   | 0x0   | com                            | ware sho<br>patibility<br>served a                                    | with fut                                       | ure prod  | ucts, the   | value of                                    | a reserv  |   |                               |
|       | 23:16                            |           | CLAS      | SS  | R   | 0   | 0x1   | Dev                            | ice Clas  | S  |   |   |   |   |   |                               |
|       |                                  |           |           |     |     |     |       | sets<br>field<br>(for<br>field | CLASS f<br>are gen<br>value is<br>example<br>ls require<br>l is encoo | erated fo<br>change<br>, a remap<br>e differer | or all devi<br>d for new<br>o or shrin<br>ntiation fr | ces in a product<br>/ product<br>k), or any<br>om prior | oarticula<br>lines, fo<br>case w<br>devices | r product<br>or change<br>here the<br>. The val | t line. The<br>es in fab<br>MAJOR o<br>lue of the | e CLASS<br>process<br>r MINOR |
|       |                                  |           |           |     |     |     |       | Val                            | ue Desc   | ription  |   |   |   |   |   |                               |
|       |                                  |           |           |     |     |     |       | 0v1                            |   | •  | ny_class  | dovicos   |   |   |   |                               |

0x1 Stellaris® Fury-class devices.

| Bit/Field | Name  | Туре | Reset | Description  |
|-----------|-------|------|-------|--|
| 15:8      | MAJOR | RO   | -     | Major Revision   |
|           |       |      |       | This field specifies the major revision number of the device. The major revision reflects changes to base layers of the design. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on). This field is encoded as follows: |
|           |       |      |       | Value Description  |
|           |       |      |       | 0x0 Revision A (initial device)  |
|           |       |      |       | 0x1 Revision B (first base layer revision)   |
|           |       |      |       | 0x2 Revision C (second base layer revision)  |
|           |       |      |       | and so on.   |
| 7:0       | MINOR | RO   | -     | Minor Revision   |
|           |       |      |       | This field specifies the minor revision number of the device. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:                                    |
|           |       |      |       | Value Description  |
|           |       |      |       | 0x0 Initial device, or a major revision update.  |
|           |       |      |       | 0x1 First metal layer change.  |
|           |       |      |       | 0x2 Second metal layer change.   |
|           |       |      |       | and so on.   |

# Register 2: Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

| Base<br>Offse  | 0x400F.I<br>t 0x030                   |         | ).7FFD  | (1.2011 | 012)    |         |         |           |            |          |            |           |  |          |          |          |
|--|---------------------------------------|---------|---------|---------|---------|---------|---------|-----------|------------|----------|------------|-----------|--|----------|----------|----------|
| _  | 31                                    | 30      | 29      | 28      | 27      | 26      | 25      | 24        | 23         | 22       | 21         | 20        | 19   | 18       | 17       | 16       |
|  |                                       | 1       | I       | I       | 1       | 1       | г т<br> | rese      | rved       |          | 1          | 1         | 1  | 1        | I        | 1        |
| Type<br>Reset  | RO<br>0                               | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0    | RO<br>0  | RO<br>0    | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  |
| Resei  | 0                                     | 0       | 0       | 0       | 0       | 0       | 0       | 0         | 0          | 0        | 0          | 0         | U  | 0        | 0        | U        |
|  | 15                                    | 14      | 13      | 12      | 11      | 10      | 9       | 8         | 7          | 6        | 5          | 4         | 3  | 2        | 1        | 0        |
|  |                                       |         |         |         |         |         | reser   | ved       | <br>I      |          | •          | •         | 1  |          | BORIOR   | reserved |
| Type<br>Reset  | RO<br>0                               | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0    | RO<br>0  | RO<br>0    | RO<br>0   | RO<br>0  | RO<br>0  | R/W<br>0 | RO<br>0  |
| Resei  | 0                                     | U       | 0       | 0       | 0       | 0       | 0       | U         | 0          | 0        | U          | U         | 0  | U        | U        | 0        |
| B  | 8it/Field                             |         | Nam     | ne      | Ту      | ре      | Reset   | Des       | cription   |          |            |           |  |          |          |          |
|  | 31:2                                  |         | reserv  | ved     | R       | 0       | 0x0     | com       | patibility | with fut | ure prod   | ucts, the | of a resolution of a resolutio | a reserv | •        |          |
|  | 1 BORIOR R/W 0 BOR Interrupt or Reset |         |         |         |         |         |         |           |            |          |            |           |  |          |          |          |
| This bit controls how a BOR event is signaled to reset is signaled. Otherwise, an interrupt is signaled.                                 |                                       |         |         |         |         |         |         |           |            |          | ontroller. | lf set, a |  |          |          |          |
| 0 reserved RO 0 Software should not rely on the value<br>compatibility with future products, the<br>preserved across a read-modify-write |                                       |         |         |         |         |         |         | ucts, the | value of   | a reserv | •          |           |  |          |          |          |

Brown-Out Reset Control (PBORCTL)

# Register 3: LDO Power Control (LDOPCTL), offset 0x034

The <code>VADJ</code> field in this register adjusts the on-chip output voltage (V $_{OUT}$ ).

| Base<br>Offse | 0x400F.I<br>t 0x034 |         | DI (LDO | PCTL)   |         |         |         |         |            |                                      |          |           |          |          |          |          |
|---------------|---------------------|---------|---------|---------|---------|---------|---------|---------|------------|--------------------------------------|----------|-----------|----------|----------|----------|----------|
|               | 31                  | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23         | 22                                   | 21       | 20        | 19       | 18       | 17       | 16       |
|               |                     |         |         |         |         | '<br>   |         | rese    | rved       |                                      |          |           |          |          |          |          |
| Type<br>Reset | RO<br>0             | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0                              | RO<br>0  | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  |
|               | 15                  | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7          | 6                                    | 5        | 4         | 3        | 2        | 1        | 0        |
|               |                     | •       |         | •       | rese    | rved    |         |         |            |                                      |          | •         | VA       | DJ       | 1        | '        |
| Type<br>Reset | RO<br>0             | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0                              | R/W<br>0 | R/W<br>0  | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 |
| E             | Bit/Field           |         | Nam     | ne      | Ту      | pe      | Reset   | Des     | cription   |                                      |          |           |          |          |          |          |
|               | 31:6                |         | reser   | ved     | R       | 0       | 0       | com     | patibility | ould not<br>y with futu<br>cross a r | ure prod | ucts, the | value of | a reserv |          |          |
|               | 5:0                 |         | VAE     | )J      | R/      | W       | 0x0     | LDC     | Output     | t Voltage                            |          |           |          |          |          |          |
|               |                     |         |         |         |         |         |         |         |            | ets the on<br>eld are pr             |          |           | age. The | progran  | nming va | lues for |
|               |                     |         |         |         |         |         |         | Val     | ue         | V <sub>OUT</sub> (V)                 | )        |           |          |          |          |          |
|               |                     |         |         |         |         |         |         | 0x0     | 0          | 2.50                                 |          |           |          |          |          |          |
|               |                     |         |         |         |         |         |         | 0x0     |            | 2.45                                 |          |           |          |          |          |          |
|               |                     |         |         |         |         |         |         | 0x0     |            | 2.40                                 |          |           |          |          |          |          |
|               |                     |         |         |         |         |         |         | 0x0     |            | 2.35                                 |          |           |          |          |          |          |
|               |                     |         |         |         |         |         |         | 0x0     |            | 2.30                                 |          |           |          |          |          |          |
|               |                     |         |         |         |         |         |         | 0x0     |            | 2.25<br>Reserve                      | d        |           |          |          |          |          |
|               |                     |         |         |         |         |         |         | 0x0     |            | 2.75                                 | u        |           |          |          |          |          |
|               |                     |         |         |         |         |         |         | 0x1     |            | 2.70                                 |          |           |          |          |          |          |
|               |                     |         |         |         |         |         |         | 0x1     |            | 2.65                                 |          |           |          |          |          |          |
|               |                     |         |         |         |         |         |         | 0x1     |            | 2.60                                 |          |           |          |          |          |          |
|               |                     |         |         |         |         |         |         | 0x1     |            | 2.55                                 |          |           |          |          |          |          |

# Register 4: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

| Base<br>Offse | / Interru<br>0x400F.E<br>t 0x050<br>RO, reset | 000     | us (RIS) | )       |          |   |         |  |            |                                       |           |           |          |          |         |                    |
|---------------|---|---------|----------|---------|----------|---|---------|--|------------|---------------------------------------|-----------|-----------|----------|----------|---------|--------------------|
|               | 31  | 30      | 29       | 28      | 27       | 26  | 25      | 24   | 23         | 22                                    | 21        | 20        | 19       | 18       | 17      | 16                 |
|               |   |         | 1        |         |          |   | 1 1     | rese   | rved       |                                       |           | ì         | 1        | i i      | 1       | •                  |
| Type<br>Reset | RO<br>0                                       | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0  | RO<br>0   | RO<br>0 | RO<br>0  | RO<br>0    | RO<br>0                               | RO<br>0   | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0            |
|               | 15  | 14      | 13       | 12      | 11       | 10  | 9       | 8  | 7          | 6                                     | 5         | 4         | 3        | 2        | 1       | 0                  |
|               | •   |         |          |         | reserved |   |         |  |            | PLLLRIS                               |           | rese      | erved    |          | BORRIS  | reserved           |
| Type<br>Reset | RO<br>0                                       | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0  | RO<br>0   | RO<br>0 | RO<br>0  | RO<br>0    | RO<br>0                               | RO<br>0   | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0            |
| E             | Bit/Field                                     |         | Nam      | ne      | Ту       | ре  | Reset   | Des  | cription   |                                       |           |           |          |          |         |                    |
|               | 31:7  |         | reserv   | ved     | R        | RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation. |         |  |            |                                       |           |           |          |          |         |                    |
|               | 6   |         | PLLLF    | ิสเธ    | R        | 0   | 0       |  |            | aw Interru<br>et when th              | •         |           | imer ass | serts.   |         |                    |
|               | 5:2   |         | reserv   | ved     | R        | 0   | 0       | com  | patibility | ould not r<br>with futu<br>cross a re | re prod   | ucts, the | value of | a reserv |         |                    |
|               | 1   |         | BORF     | RIS     | R        | 0   | 0       | Brov   | wn-Out F   | Reset Rav                             | w Interru | upt Statu | IS       |          |         |                    |
|               |   |         |          |         |          |   |         | This bit is the raw interrupt status for any brown-out conditions. If set<br>a brown-out condition is currently active. This is an unregistered sign<br>from the brown-out detection circuit. An interrupt is reported if the BORI<br>bit in the <b>IMC</b> register is set and the BORIOR bit in the <b>PBORCTL</b> regist<br>is cleared. |            |                                       |           |           |          |          |         | ed signal<br>BORIM |
|               | 0   |         | reserv   | ved     | R        | 0   | 0       | 0 Software should not rely on the value of a reserved bit. To provide<br>compatibility with future products, the value of a reserved bit should be<br>preserved across a read-modify-write operation.  |            |                                       |           |           |          |          |         |                    |

# Register 5: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

| Interrupt Mask Control (IN | NC) |
|----------------------------|-----|
|----------------------------|-----|

Base 0x400F.E000 Offset 0x054

| Type R/W, r | reset 0x0000.0000 |
|-------------|-------------------|

|               | 31       | 30  | 29      | 28      | 27       | 26      | 25                               | 24   | 23         | 22                                     | 21        | 20        | 19       | 18        | 17       | 16       |
|---------------|----------|---|---------|---------|----------|---------|----------------------------------|--|------------|--|-----------|-----------|----------|-----------|----------|----------|
|               | ſ        |   | 1 1     |         |          |         |                                  | rese   | rved       | 1 1                                    |           |           |          |           | 1        |          |
| Туре          | RO       | RO  | RO      | RO      | RO       | RO      | RO                               | RO   | RO         | RO                                     | RO        | RO        | RO       | RO        | RO       | RO       |
| Reset         | 0        | 0   | 0       | 0       | 0        | 0       | 0                                | 0  | 0          | 0                                      | 0         | 0         | 0        | 0         | 0        | 0        |
| _             | 15       | 14  | 13      | 12      | 11       | 10      | 9                                | 8  | 7          | 6                                      | 5         | 4         | 3        | 2         | 1        | 0        |
|               | ſ        |   | 1 1     |         | reserved |         |                                  |  |            | PLLLIM                                 |           | rese      | rved     | 1         | BORIM    | reserved |
| Type<br>Reset | RO<br>0  | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0                          | RO<br>0  | RO<br>0    | R/W<br>0                               | RO<br>0   | RO<br>0   | RO<br>0  | RO<br>0   | R/W<br>0 | RO<br>0  |
| Reset         | 0        | 0   | U       | 0       | 0        | U       | U                                | 0  | 0          | 0                                      | U         | U         | 0        | U         | U        | U        |
| _             |          |   |         |         | _        |         | _                                | _  |            |  |           |           |          |           |          |          |
| В             | it/Field |   | Nam     | ie      | Тур      | be      | Reset                            | Des  | cription   |  |           |           |          |           |          |          |
|               | 31:7     | reserved       RO       0       Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.         PLLLIM       R/W       0       PLL Lock Interrupt Mask |         |         |          |         |                                  |  |            |  |           |           |          |           |          |          |
|               | 6        | PLLLIM R/W 0 PLL Lock Interrupt Mask  |         |         |          |         |                                  |  |            |  |           |           |          |           |          |          |
|               |          |   |         |         |          |         |                                  | cont   | roller int | cifies whe<br>errupt. If<br>wise, an i | set, an   | nterrupt  | is gener | ated if P |          |          |
|               | 5:2      |   | reserv  | /ed     | R        | D       | 0                                | com  | patibility | ould not r<br>with futu<br>cross a re  | ire prodi | ucts, the | value of | a reserv  |          |          |
|               | 1        |   | BOR     | IM      | R/\      | N       | 0 Brown-Out Reset Interrupt Mask |  |            |  |           |           |          |           |          |          |
|               |          |   |         |         |          |         |                                  | This bit specifies whether a brown-out condition is promoted to a controller interrupt. If set, an interrupt is generated if BORRIS is otherwise, an interrupt is not generated. |            |  |           |           |          |           |          |          |
|               | 0        |   | reserv  | ved     | R        | C       | 0                                | com  | patibility | ould not r<br>with futu<br>cross a re  | ire prodi | ucts, the | value of | a reserv  |          |          |

# Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058

On a read, this register gives the current masked status value of the corresponding interrupt. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the RIS register (see page 69).

#### Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000 Offset 0x058 Type R/W1C, reset 0x0000.0000

|       | 31        | 30      | 29      | 28  | 27       | 26      | 25         | 24      | 23         | 22                                      | 21                 | 20             | 19       | 18         | 17          | 16       |
|-------|-----------|---------|---------|---|----------|---------|------------|---------|------------|---|--------------------|----------------|----------|------------|-------------|----------|
|       |           |         | 1 1     |   | 1 1      |         |            | rese    | rved       |   |                    |                |          | 1          | 1           |          |
| Туре  | RO        | RO      | RO      | RO  | RO       | RO      | RO         | RO      | RO         | RO                                      | RO                 | RO             | RO       | RO         | RO          | RO       |
| Reset | 0         | 0       | 0       | 0   | 0        | 0       | 0          | 0       | 0          | 0                                       | 0                  | 0              | 0        | 0          | 0           | 0        |
|       | 15        | 14      | 13      | 12  | 11       | 10      | 9          | 8       | 7          | 6                                       | 5                  | 4              | 3        | 2          | 1           | 0        |
|       |           |         |         |   | reserved |         |            |         |            | PLLLMIS                                 |                    | rese           | rved     | 1          | BORMIS      | reserved |
| Туре  | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0  | RO<br>0 | RO<br>0    | RO<br>0 | RO<br>0    | R/W1C<br>0                              | RO<br>0            | RO<br>0        | RO<br>0  | RO<br>0    | R/W1C<br>0  | RO       |
| Reset | U         | 0       | U       | 0   | 0        | 0       | 0          | 0       | 0          | 0                                       | 0                  | 0              | 0        | 0          | U           | 0        |
|       |           |         |         |   | -        |         | <b>D</b> ( | -       |            |   |                    |                |          |            |             |          |
| В     | Bit/Field |         | Nam     | ie  | Ту       | be      | Reset      | Des     | cription   |   |                    |                |          |            |             |          |
|       | 31:7      |         | reserv  | ed RO 0 Software should not rely on the value of a reserved bit. To p<br>compatibility with future products, the value of a reserved bit<br>preserved across a read-modify-write operation. |          |         |            |         |            |   |                    |                | •        |            |             |          |
|       | 6         |         | PLLL    | MIS   | R/W      | '1C     | 0          | PLL     | Lock M     | asked Int                               | errupt S           | tatus          |          |            |             |          |
|       |           |         |         |   |          |         |            | This    | bit is se  | t when the<br>1 to this b               | PLL T <sub>F</sub> |                | er asser | ts. The ir | iterrupt is | cleared  |
|       | 5:2       |         | reserv  | /ed   | R        | C       | 0          |         |            |   |                    |                |          | f a reserv | •           |          |
|       | 1         |         | BORN    | <i>I</i> IS   | R/W      | '1C     | 0          | BOF     | R Maske    | ed Interrup                             | ot Status          | 6              |          |            |             |          |
|       |           |         |         |   |          |         |            | The     | BORMIS     | s is simply                             | the BOI            | RRIS <b>AN</b> | Ded with | n the ma   | sk value,   | BORIM.   |
|       | 0         |         | reserv  | /ed   | R        | C       | 0          | com     | patibility | ould not r<br>/ with futu<br>cross a re | re prod            | ucts, the      | value of | f a reserv | •           |          |

# Register 7: Reset Cause (RESC), offset 0x05C

This register is set with the reset cause after reset. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

| Offse         | 0x400F.E<br>t 0x05C<br>R/W, rese |         |  |         |         |         |             |  |                        |         |          |           |            |           |           |         |  |  |  |
|---------------|----------------------------------|---------|--|---------|---------|---------|-------------|--|------------------------|---------|----------|-----------|------------|-----------|-----------|---------|--|--|--|
| _             | 31                               | 30      | 29   | 28      | 27      | 26      | 25          | 24   | 23                     | 22      | 21       | 20        | 19         | 18        | 17        | 16      |  |  |  |
| [             | r                                |         | 1  |         |         |         |             |  | erved                  |         | 1        | 1         |            |           |           |         |  |  |  |
| Туре          | RO<br>0                          | RO      | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO          | RO   | RO<br>0                | RO<br>0 | RO<br>0  | RO        | RO         | RO<br>0   | RO        | RO<br>0 |  |  |  |
| Reset         | 0                                | 0       | 0  | 0       | 0       | U       | 0           | 0  | 0                      | U       | U        | 0         | 0          | 0         | 0         | U       |  |  |  |
|               | 15                               | 14      | 13   | 12      | 11      | 10      | 9           | 8  | 7                      | 6       | 5        | 4         | 3          | 2         | 1         | 0       |  |  |  |
|               |                                  |         |  |         | rese    |         |             |  | ,<br>,                 |         | LDO      | SW        | WDT        | BOR       | POR       | EXT     |  |  |  |
| Type<br>Reset | RO<br>0                          | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0     | RO<br>0  | RO<br>0                | RO<br>0 | R/W      | R/W       | R/W        | R/W       | R/W       | R/W     |  |  |  |
| Reset         | 0                                | U       | 0  | 0       | 0       | 0       | 0           | 0  | 0                      | 0       | -        | -         | -          | -         | -         | -       |  |  |  |
| В             | it/Field                         |         | Nam  | ne      | Ty      | ре      | Reset       | Des  | cription               |         |          |           |            |           |           |         |  |  |  |
|               | 31:6                             |         | reserved       RO       0       Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.         LDO       R/W       -       LDO Reset |         |         |         |             |  |                        |         |          |           |            |           |           |         |  |  |  |
|               | 5                                |         | LDC  | C       | R/      | W       | - LDO Reset |  |                        |         |          |           |            |           |           |         |  |  |  |
|               |                                  |         |  |         |         |         |             |  | en set, in<br>erated a |         |          | circuit h | as lost re | egulation | and has   | 3       |  |  |  |
|               | 4                                |         | SW   | /       | R/      | W       | -           | Soft   | ware Re                | set     |          |           |            |           |           |         |  |  |  |
|               |                                  |         |  |         |         |         |             | Whe  | en set, in             | dicates | a softwa | re reset  | is the ca  | use of th | e reset e | event.  |  |  |  |
|               | 3                                |         | WD.  | т       | R/      | W       | -           | Wat  | chdog Ti               | mer Res | set      |           |            |           |           |         |  |  |  |
|               | C C                              |         |  | -       |         |         |             |  | •                      |         |          |           |            |           |           |         |  |  |  |
|               |                                  |         |  |         |         |         |             | vvne   | en set, in             | dicates | a watcho | log rese  | is the c   | ause of t | ne reset  | event.  |  |  |  |
|               | 2                                |         | BOF  | २       | R/      | W       | -           | Bro  | wn-Out F               | Reset   |          |           |            |           |           |         |  |  |  |
|               |                                  |         |  |         |         |         |             | Whe  | en set, in             | dicates | a brown- | out rese  | t is the c | ause of   | the reset | event.  |  |  |  |
|               | 1                                |         | POF  | २       | R/      | W       | -           | Power-On Reset   |                        |         |          |           |            |           |           |         |  |  |  |
|               |                                  |         |  |         |         |         |             | Whe  | en set, in             | dicates | a power- | on reset  | is the ca  | ause of t | he reset  | event.  |  |  |  |
|               | 0                                |         | EX   | Г       | R/      | W       | -           | Exte   | ernal Res              | set     |          |           |            |           |           |         |  |  |  |
|               |                                  |         |  |         |         |         |             | When set, indicates an external reset ( $\overline{\tt RST}$ assertion) is the cause of the reset event. |                        |         |          |           |            |           |           |         |  |  |  |

### **Register 8: Run-Mode Clock Configuration (RCC), offset 0x060**

This register is defined to provide source control and frequency speed.

| Base<br>Offse | -Mode (<br>0x400F.E<br>t 0x060<br>R/W, rese | 000  | Configur<br>D.3AD1 | ation (F | RCC)   |          |       |                  |                    |   |                      |                         |                            |          |                       |                      |
|---------------|---|------|--------------------|----------|--------|----------|-------|------------------|--------------------|---|----------------------|-------------------------|----------------------------|----------|-----------------------|----------------------|
|               | 31  | 30   | 29                 | 28       | 27     | 26       | 25    | 24               | 23                 | 22                                      | 21                   | 20                      | 19                         | 18       | 17                    | 16                   |
| [             | ľ   | rese | l<br>erved         | 1        | ACG    |          | SYS   | <b>i</b><br>Sdiv | 1                  | USESYSDIV                               |                      | 1                       | rese                       | rved     | 1                     |                      |
| Туре          | RO  | RO   | RO                 | RO       | R/W    | R/W      | R/W   | R/W              | R/W                | R/W                                     | RO                   | RO                      | RO                         | RO       | RO                    | RO                   |
| Reset         | 0   | 0    | 0                  | 0        | 0      | 1        | 1     | 1                | 1                  | 0                                       | 0                    | 0                       | 0                          | 0        | 0                     | 0                    |
|               | 15  | 14   | 13                 | 12       | 11     | 10       | 9     | 8                | 7                  | 6                                       | 5                    | 4                       | 3                          | 2        | 1                     | 0                    |
|               | resei                                       | rved | PWRDN              | reserved | BYPASS | reserved |       | I<br>X1          | TAL                | 1                                       | OSC                  | I<br>SRC                | rese                       | rved     | IOSCDIS               | MOSCDIS              |
| Туре          | RO  | RO   | R/W                | RO       | R/W    | RO       | R/W   | R/W              | R/W                | R/W                                     | R/W                  | R/W                     | RO                         | RO       | R/W                   | R/W                  |
| Reset         | 0   | 0    | 1                  | 1        | 1      | 0        | 1     | 0                | 1                  | 1                                       | 0                    | 1                       | 0                          | 0        | 0                     | 1                    |
| E             | Bit/Field                                   |      | Nam                | ne       | Ту     | ре       | Reset | Des              | cription           |   |                      |                         |                            |          |                       |                      |
|               | 31:28                                       |      | reser              | ved      | R      | 0        | 0x0   | com              | patibility         | ould not i<br>/ with futu<br>cross a re | ire prod             | ucts, the               | value of                   | a reserv | •                     |                      |
|               | 27  |      | AC                 | G        | R/     | W        | 0     | Auto             | o Clock            | Gating                                  |                      |                         |                            |          |                       |                      |
|               |   |      |                    |          |        |          |       | Gat<br>Gat       | ing Cor<br>ing Cor | cifies whe<br>trol (SC)<br>trol (DC)    | GCn) reg<br>GCn) reg | gisters a<br>gisters if | nd <b>Deep</b><br>the cont | -Sleep-  | Mode CI<br>nters a SI | <b>ock</b><br>eep or |

Gating Control (SCGCn) registers and Deep-Sleep-Mode Clock Gating Control (DCGCn) registers if the controller enters a Sleep or Deep-Sleep mode (respectively). If set, the SCGCn or DCGCn registers are used to control the clocks distributed to the peripherals when the controller is in a sleep mode. Otherwise, the Run-Mode Clock Gating Control (RCGCn) registers are used when the controller enters a sleep mode.

The  $\ensuremath{\textbf{RCGCn}}$  registers are always used to control the clocks in Run mode.

This allows peripherals to consume less power when the controller is in a sleep mode and the peripheral is unused.

| Bit/Field | Name      | Туре | Reset | Description  |
|-----------|-----------|------|-------|--|
| 26:23     | SYSDIV    | R/W  | 0xF   | System Clock Divisor   |
|           |           |      |       | Specifies which divisor is used to generate the system clock from the PLL output.  |
|           |           |      |       | The PLL VCO frequency is 400 MHz.  |
|           |           |      |       | Value Divisor (BYPASS=1) Frequency (BYPASS=0)  |
|           |           |      |       | 0x0 reserved reserved  |
|           |           |      |       | 0x1 /2 reserved  |
|           |           |      |       | 0x2 /3 reserved  |
|           |           |      |       | 0x3 /4 reserved  |
|           |           |      |       | 0x4 /5 reserved  |
|           |           |      |       | 0x5 /6 reserved  |
|           |           |      |       | 0x6 /7 reserved  |
|           |           |      |       | 0x7 /8 25 MHz  |
|           |           |      |       | 0x8 /9 22.22 MHz   |
|           |           |      |       | 0x9 /10 20 MHz   |
|           |           |      |       | 0xA /11 18.18 MHz  |
|           |           |      |       | 0xB /12 16.67 MHz  |
|           |           |      |       | 0xC /13 15.38 MHz  |
|           |           |      |       | 0xD /14 14.29 MHz  |
|           |           |      |       | 0xE /15 13.33 MHz  |
|           |           |      |       |  |
|           |           |      |       | 0xF /16 12.5 MHz (default)   |
|           |           |      |       | When reading the <b>Run-Mode Clock Configuration (RCC)</b> register (see page 73), the SYSDIV value is MINSYSDIV if a lower divider was requested and the PLL is being used. This lower value is allowed to divide a non-PLL source.                       |
| 22        | USESYSDIV | R/W  | 0     | Enable System Clock Divider  |
|           |           |      |       | Use the system clock divider as the source for the system clock. The system clock divider is forced to be used when the PLL is selected as the source.   |
| 21:14     | reserved  | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |
| 13        | PWRDN     | R/W  | 1     | PLL Power Down   |
|           |           |      |       | This bit connects to the PLL PWRDN input. The reset value of 1 powers down the PLL.  |
| 12        | reserved  | RO   | 1     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |
| 11        | BYPASS    | R/W  | 1     | PLL Bypass   |
|           |           |      |       | Chooses whether the system clock is derived from the PLL output or<br>the OSC source. If set, the clock that drives the system is the OSC<br>source. Otherwise, the clock that drives the system is the PLL output<br>clock divided by the system divider. |

| Bit/Field | Name     | Туре | Reset | Description   |   |  |
|-----------|----------|------|-------|---------------|---|--|
| 10        | reserved | RO   | 0     | compatibility | ould not rely on the value of a<br>y with future products, the val<br>cross a read-modify-write op  | ue of a reserved bit should be           |
| 9:6       | XTAL     | R/W  | 0xB   | Crystal Valu  | le  |  |
|           |          |      |       |               | ecifies the crystal value attac<br>r this field is provided below.                                  | hed to the main oscillator. The          |
|           |          |      |       | Value         | Crystal Frequency (MHz)<br>Not Using the PLL  | Crystal Frequency (MHz)<br>Using the PLL |
|           |          |      |       | 0x0           | 1.000   | reserved                                 |
|           |          |      |       | 0x1           | 1.8432  | reserved                                 |
|           |          |      |       | 0x2           | 2.000   | reserved                                 |
|           |          |      |       | 0x3           | 2.4576  | reserved                                 |
|           |          |      |       | 0x4           | 3.579   | 545 MHz                                  |
|           |          |      |       | 0x5           | 3.68  | 64 MHz                                   |
|           |          |      |       | 0x6           | 4   | MHz                                      |
|           |          |      |       | 0x7           | 4.09  | 96 MHz                                   |
|           |          |      |       | 0x8           | 4.91  | 52 MHz                                   |
|           |          |      |       | 0x9           | 5   | MHz                                      |
|           |          |      |       | 0xA           | 5.1   | 2 MHz                                    |
|           |          |      |       | 0xB           | 6 MHz (r  | reset value)                             |
|           |          |      |       | 0xC           | 6.14  | 4 MHz                                    |
|           |          |      |       | 0xD           | 7.37  | 28 MHz                                   |
|           |          |      |       | 0xE           | 8   | MHz                                      |
|           |          |      |       | 0xF           | 8.19  | 02 MHz                                   |
| 5:4       | OSCSRC   | R/W  | 0x1   | Oscillator S  | ource   |  |
|           |          |      |       | Picks amon    | g the four input sources for th   | ne OSC. The values are:                  |
|           |          |      |       | Value Inpu    | it Source   |  |
|           |          |      |       |               | n oscillator  |  |
|           |          |      |       | 0x1 Inter     | rnal oscillator (default)   |  |
|           |          |      |       | 0x2 Inter     | rnal oscillator / 4 (this is nece   | ssary if used as input to PLL)           |
|           |          |      |       | 0x3 30 K      | KHz internal oscillator   |  |
| 3:2       | reserved | RO   | 0x0   | compatibility | ould not rely on the value of a<br>y with future products, the val<br>across a read-modify-write op | ue of a reserved bit should be           |
| 1         | IOSCDIS  | R/W  | 0     | Internal Osc  | cillator Disable  |  |
|           |          |      |       | 0: Internal c | scillator (IOSC) is enabled.  |  |
|           |          |      |       |               | scillator is disabled.  |  |
|           |          |      |       |               |   |  |

| Bit/Field | Name    | Туре | Reset | Description                               |
|-----------|---------|------|-------|---|
| 0         | MOSCDIS | R/W  | 1     | Main Oscillator Disable                   |
|           |         |      |       | 0: Main oscillator is enabled .           |
|           |         |      |       | 1: Main oscillator is disabled (default). |

### Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 73).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq \* F / (R + 1)

Base 0x400F.E000

Offset 0x064 Type RO, reset -

| Type  | NO, 1656  | 51 -  |       |     |    |    |       |      |            |            |          |                                     |          |            |       |    |
|-------|-----------|-------|-------|-----|----|----|-------|------|------------|------------|----------|-------------------------------------|----------|------------|-------|----|
|       | 31        | 30    | 29    | 28  | 27 | 26 | 25    | 24   | 23         | 22         | 21       | 20                                  | 19       | 18         | 17    | 16 |
|       |           | 1     | 1     | 1   |    |    | 1 I   | rese | erved      | Î          | Ì        | Î                                   | 1        | Ì          | 1     | Ĩ  |
| Туре  | RO        | RO    | RO    | RO  | RO | RO | RO    | RO   | RO         | RO         | RO       | RO                                  | RO       | RO         | RO    | RO |
| Reset | 0         | 0     | 0     | 0   | 0  | 0  | 0     | 0    | 0          | 0          | 0        | 0                                   | 0        | 0          | 0     | 0  |
| -     | 15        | 14    | 13    | 12  | 11 | 10 | 9     | 8    | 7          | 6          | 5        | 4                                   | 3        | 2          | 1     | 0  |
|       | rese      | erved |       |     |    |    | F     |      |            |            | I        |                                     |          | R          |       |    |
| Туре  | RO        | RO    | RO    | RO  | RO | RO | RO    | RO   | RO         | RO         | RO       | RO                                  | RO       | RO         | RO    | RO |
| Reset | 0         | 0     | -     | -   | -  | -  | -     | -    | -          | -          | -        | -                                   | -        | -          | -     | -  |
| B     | lit/Field |       | Nan   | ne  | Ту | ре | Reset | Des  | cription   |            |          |                                     |          |            |       |    |
|       | 31:14     |       | reser | ved | R  | 0  | 0x0   | com  | patibility | with fut   | ure prod | he value<br>ucts, the<br>dify-write | value of | a reserv   | •     |    |
|       | 13:5      |       | F     |     | R  | 0  | -     | PLL  | F Value    |            |          |                                     |          |            |       |    |
|       |           |       |       |     |    |    |       | This | s field sp | ecifies th | ne value | supplied                            | to the P | 'LL's F ir | nput. |    |
|       | 4:0       |       | R     |     | R  | 0  | -     | PLL  | R Value    |            |          |                                     |          |            |       |    |
|       |           |       |       |     |    |    |       | This | s field sp | ecifies th | ne value | supplied                            | to the P | 'LL's R ir | nput. |    |

### Register 10: Run-Mode Clock Configuration 2 (RCC2), offset 0x070

This register overrides the **RCC** equivalent register fields when the USERCC2 bit is set. This allows RCC2 to be used to extend the capabilities, while also providing a means to be backward-compatible to previous parts. The fields within the **RCC2** register occupy the same bit positions as they do within the **RCC** register as LSB-justified.

The SYSDIV2 field is wider so that additional larger divisors are possible. This allows a lower system clock frequency for improved Deep Sleep power consumption.

| Offse         | 0x400F.E0<br>t 0x070<br>R/W, reset |         | 0.2810  |          |          |          |          |                   |   |                                    |                                    |                                 |   |                                 |                     |                   |
|---------------|------------------------------------|---------|---------|----------|----------|----------|----------|-------------------|---|------------------------------------|------------------------------------|---------------------------------|---|---------------------------------|---------------------|-------------------|
| _             | 31                                 | 30      | 29      | 28       | 27       | 26       | 25       | 24                | 23  | 22                                 | 21                                 | 20                              | 19  | 18                              | 17                  | 16                |
|               | USERCC2                            | rese    | rved    |          | r<br>    | SYS      | DIV2     |                   | 1   |                                    |                                    |                                 | reserved  | ſ                               |                     |                   |
| Type<br>Reset | R/W<br>0                           | RO<br>0 | RO<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>1 | R/W<br>1 | R/W<br>1          | R/W<br>1                                    | RO<br>0                            | RO<br>0                            | RO<br>0                         | RO<br>0   | RO<br>0                         | RO<br>0             | RO<br>0           |
| 10000         | 15                                 | 14      | 13      | 12       | 11       | 10       | 9        | 8                 | 7   | 6                                  | 5                                  | 4                               | 3   | 2                               | 1                   | 0                 |
| [             | reserv                             |         | PWRDN2  |          | BYPASS2  | 10       | rese     |                   | ·   |                                    | oscsrc2                            |                                 |   | Z<br>reser                      |                     |                   |
| Туре          | RO                                 | RO      | R/W     | RO       | R/W      | RO       | RO       | RO                | RO  | R/W                                | R/W                                | R/W                             | RO  | RO                              | RO                  | RO                |
| Reset         | 0                                  | 0       | 1       | 0        | 1        | 0        | 0        | 0                 | 0   | 0                                  | 0                                  | 1                               | 0   | 0                               | 0                   | 0                 |
| F             | Bit/Field                          |         | Nam     |          | Тур      |          | Reset    | Dec               | cription                                    |                                    |                                    |                                 |   |                                 |                     |                   |
| L             |                                    |         | Nan     |          | 1 71     |          | Reset    | Dea               | cription                                    |                                    |                                    |                                 |   |                                 |                     |                   |
|               | 31                                 |         | USER    | CC2      | R/\      | N        | 0        | Use               | RCC2  |                                    |                                    |                                 |   |                                 |                     |                   |
|               |                                    |         |         |          |          |          |          | Whe               | en set, o                                   | verrides                           | the RCC                            | registe                         | r fields.   |                                 |                     |                   |
|               | 30:29                              |         | reserv  | ved      | R        | C        | 0x0      | con               | npatibility                                 | with futu                          | ure produ                          | ucts, the                       | of a reservalue of a operation                                  | reserv                          | •                   |                   |
|               | 28:23                              |         | SYSD    | IV2      | R/\      | N        | 0x0F     | Sys               | tem Cloc                                    | k Diviso                           | r                                  |                                 |   |                                 |                     |                   |
|               |                                    |         |         |          |          |          |          |                   | cifies wh<br>. output.                      | ich divis                          | or is use                          | d to gen                        | erate the   | system                          | clock fro           | om the            |
|               |                                    |         |         |          |          |          |          | The               | PLL VC                                      | O freque                           | ency is 40                         | 00 MHz.                         |   |                                 |                     |                   |
|               |                                    |         |         |          |          |          |          | add<br>muo<br>the | itional div<br>ch lower f<br><b>RCC</b> reg | visor vali<br>requenc<br>ister SYS | ues. This<br>ies durin<br>SDIV end | s permits<br>g Deep<br>coding o | er SYSDIV<br>s the syste<br>Sleep mod<br>f 1111 pro<br>provides | em clock<br>de. For<br>vides /1 | to be ri<br>example | un at<br>e, where |
|               | 22:14                              |         | reserv  | ved      | R        | C        | 0x0      | com               | npatibility                                 | with futu                          | ure produ                          | ucts, the                       | of a reservalue of a operation                                  | reserv                          | •                   |                   |
|               | 13                                 |         | PWRD    | DN2      | R/\      | N        | 1        | Pov               | ver-Dowr                                    | 1 PLL                              |                                    |                                 |   |                                 |                     |                   |
|               |                                    |         |         |          |          |          |          | Whe               | en set, p                                   | owers do                           | own the F                          | PLL.                            |   |                                 |                     |                   |
|               | 12                                 |         | reserv  | ved      | R        | C        | 0        | com               | npatibility                                 | with futu                          | ure produ                          | ucts, the                       | of a reservalue of a operation                                  | reserv                          | •                   |                   |
|               | 11                                 |         | BYPAS   | SS2      | R/\      | N        | 1        | Вур               | ass PLL                                     |                                    |                                    |                                 |   |                                 |                     |                   |
|               |                                    |         |         |          |          |          |          | Whe               | en set, b                                   | passes                             | the PLL                            | for the c                       | clock sour  | ce.                             |                     |                   |

Run-Mode Clock Configuration 2 (RCC2)

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 10:7      | reserved | RO   | 0x0   | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6:4       | OSCSRC2  | R/W  | 0x1   | Oscillator Source   |
|           |          |      |       | Picks among the input sources for the OSC. The values are:  |
|           |          |      |       | Value Description   |
|           |          |      |       | 0x0 Main oscillator (MOSC)  |
|           |          |      |       | 0x1 Internal oscillator (IOSC)  |
|           |          |      |       | 0x2 Internal oscillator / 4   |
|           |          |      |       | 0x3 30 kHz internal oscillator  |
|           |          |      |       | 0x7 32 kHz external oscillator  |
| 3:0       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

### Register 11: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register provides configuration information for the hardware control of Deep Sleep Mode.

Deep Sleep Clock Configuration (DSLPCLKCFG)

Base 0x400F.E000

Offset 0x144 Type R/W, reset 0x0780.0000

| ſ             | 31        | 30       | 29      | 28       | 27       | 26       | 25       | 24            | 23        | 22        | 21           | 20          | 19   | 18        | 17         | 16       |
|---------------|-----------|----------|---------|----------|----------|----------|----------|---------------|-----------|-----------|--------------|-------------|--|-----------|------------|----------|
| l             |           | reserved |         |          |          |          | /ORIDE   |               |           |           |              |             | reserved   |           |            |          |
| Type<br>Reset | RO<br>0   | RO<br>0  | RO<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>1 | R/W<br>1 | R/W<br>1      | R/W<br>1  | RO<br>0   | RO<br>0      | RO<br>0     | RO<br>0  | RO<br>0   | RO<br>0    | RO<br>0  |
|               | 15        | 14       | 13      | 12       | 11       | 10       | 9        | 8             | 7         | 6         | 5            | 4           | 3  | 2         | 1          | 0        |
| [             |           | 1        | 1       | r        | reserved |          | 1        | r r           |           | [         | I<br>DSOSCSR | l<br>C      |  | rese      | i<br>erved | •        |
| Туре          | RO        | RO       | RO      | RO       | RO       | RO       | RO       | RO            | RO        | R/W       | R/W          | R/W         | RO   | RO        | RO         | RO       |
| Reset         | 0         | 0        | 0       | 0        | 0        | 0        | 0        | 0             | 0         | 0         | 0            | 0           | 0  | 0         | 0          | 0        |
|               |           |          |         |          | -        |          |          | -             | . ,.      |           |              |             |  |           |            |          |
| E             | Bit/Field |          | Nan     | ne       | Ту       | pe       | Reset    | Desc          | cription  |           |              |             |  |           |            |          |
|               | 31:29     |          | reser   | ved      | R        | 0        | 0x0      |               |           |           |              |             | of a res   |           |            |          |
|               |           |          |         |          |          |          |          |               |           |           |              |             | value of<br>operation  |           | /ed bit sh | nould be |
|               |           |          |         |          |          |          |          |               |           |           |              |             | oporatio   |           |            |          |
|               | 28:23     |          | DSDIVC  | DRIDE    | R/       | W        | 0x0F     |               |           | Overrid   |              |             |  |           |            |          |
|               |           |          |         |          |          |          |          | 6-bit<br>runn | •         | divider f | ield to ov   | verride w   | /hen Dee   | ep-Sleep  | occurs v   | with PLL |
|               |           |          |         |          |          |          |          |               | •         |           |              |             |  |           |            |          |
|               | 22:7      |          | reser   | ved      | R        | 0        | 0x0      |               |           |           |              |             | of a resolution of a resolutio |           |            |          |
|               |           |          |         |          |          |          |          |               |           |           |              |             | operatio   |           | leu bit si |          |
|               | 6:4       |          | DSOSC   | SRC      | R/       | w        | 0x0      | Cloc          | k Sourc   | ē         |              |             |  |           |            |          |
|               | 0.4       |          | DOODC   |          | 10       |          | 0,0      |               |           |           | ource di     |             | ep-Sleep   | mode      |            |          |
|               |           |          |         |          |          |          |          | Oper          | Shies the |           |              | ing Dec     | cp-oleep   | moue.     |            |          |
|               |           |          |         |          |          |          |          |               | le Desc   | •         |              |             |  |           |            |          |
|               |           |          |         |          |          |          |          | 0x0           | NOC       | RIDE      |              |             |  |           |            |          |
|               |           |          |         |          |          |          |          |               |           |           | o the os     | cillator cl | lock sour  | rce is do | ne.        |          |
|               |           |          |         |          |          |          |          | 0x1           | IOSC      | )         |              |             |  |           |            |          |
|               |           |          |         |          |          |          |          |               |           |           | 12 MHz       | oscillato   | r as sour  | ce.       |            |          |
|               |           |          |         |          |          |          |          | 0x3           | 30k⊦      | lz        |              |             |  |           |            |          |
|               |           |          |         |          |          |          |          |               | Use       | 30 kHz i  | nternal c    | scillator.  |  |           |            |          |
|               |           |          |         |          |          |          |          | 0x7           | 32k⊦      | lz        |              |             |  |           |            |          |
|               |           |          |         |          |          |          |          |               | Use       | 32 kHz e  | external     | oscillato   | r.   |           |            |          |
|               |           |          |         |          |          |          |          |               |           |           |              |             |  |           |            |          |
|               | 3:0       |          | reser   | ved      | R        | 0        | 0x0      |               |           |           |              |             | of a resolution of a resolutio |           |            |          |
|               |           |          |         |          |          |          |          |               |           |           |              |             | operatio   |           | . 50 51 51 |          |
|               |           |          |         |          |          |          |          |               |           |           |              |             |  |           |            |          |

#### Register 12: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, pin count, and package type.

| Base<br>Offse | ice Ide<br>0x400F.<br>t 0x004<br>RO, rese |          | n 1 (DI | D1)     |         |          |         |         |                      |                        |            |           |            |                        |         |          |
|---------------|---|----------|---------|---------|---------|----------|---------|---------|----------------------|------------------------|------------|-----------|------------|------------------------|---------|----------|
| r             | 31  | 30       | 29      | 28      | 27      | 26       | 25      | 24      | 23                   | 22                     | 21         | 20        | 19         | 18                     | 17      | 16       |
|               |   | VE       | R       |         |         | F/       | AM      |         |                      |                        |            | PAR       | RTNO       |                        |         |          |
| Type<br>Reset | RO<br>0                                   | RO<br>0  | RO<br>0 | RO<br>1 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>1              | RO<br>0                | RO<br>1    | RO<br>1   | RO<br>1    | RO<br>1                | RO<br>1 | RO<br>1  |
| ı             | 15  | 14       | 13      | 12      | 11      | 10       | 9       | 8       | 7                    | 6                      | 5          | 4         | 3          | 2                      | 1       | 0        |
|               |   | PINCOUNT |         |         |         | reserved |         |         |                      | TEMP                   |            | P         | kg<br>I    | ROHS                   | QI      | JAL      |
| Type<br>Reset | RO<br>0                                   | RO<br>1  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>-              | RO<br>-                | RO<br>-    | RO<br>-   | RO<br>-    | RO<br>1                | RO<br>- | RO<br>-  |
| E             | Bit/Field                                 |          | Nan     | ne      | Ту      | ре       | Reset   | Des     | cription             |                        |            |           |            |                        |         |          |
|               | 31:28                                     |          | VE      | R       | R       | 0        | 0x1     | DID     | 1 Versio             | n                      |            |           |            |                        |         |          |
|               |   |          |         |         |         |          |         | is ni   | umeric. <sup>-</sup> |                        | e of the v |           |            | sion. The<br>ded as fo |         |          |
|               |   |          |         |         |         |          |         | Val     | ue Desc              | ription                |            |           |            |                        |         |          |
|               |   |          |         |         |         |          |         | 0x1     | Seco                 | ond versi              | on of the  | e DID1 re | egister fo | ormat.                 |         |          |
|               | 27:24                                     |          | FAI     | M       | R       | 0        | 0x0     | Fam     | nily                 |                        |            |           |            |                        |         |          |
|               |   |          |         |         |         |          |         | Lum     | ninary Mi            |                        | uct portf  | olio. The |            | the devic<br>s encode  |         |          |
|               |   |          |         |         |         |          |         | Val     | ue Desc              | ription                |            |           |            |                        |         |          |
|               |   |          |         |         |         |          |         | 0x0     |                      | aris famil<br>mal part |            |           |            | t is, all de<br>⁄/3S.  | vices w | ith      |
|               | 23:16                                     |          | PART    | NO      | R       | 0        | 0xBF    | Part    | Numbe                | r                      |            |           |            |                        |         |          |
|               |   |          |         |         |         |          |         |         | •                    |                        | •          |           |            | vice withir            |         | •        |
|               |   |          |         |         |         |          |         | Val     | ue Desc              | ription                |            |           |            |                        |         |          |
|               |   |          |         |         |         |          |         | 0xE     | BF LM3               | S1110                  |            |           |            |                        |         |          |
|               | 15:13                                     |          | PINCO   | UNT     | R       | 0        | 0x2     | Pac     | kage Pir             | n Count                |            |           |            |                        |         |          |
|               |   |          |         |         |         |          |         |         |                      |                        |            | •         |            | evice pac<br>e reserve | -       | he value |
|               |   |          |         |         |         |          |         | Val     | ue Desc              | ription                |            |           |            |                        |         |          |
|               |   |          |         |         |         |          |         | 0x2     |                      | pin or 10              | 8-ball pa  | ackade    |            |                        |         |          |
|               |   |          |         |         |         |          |         |         |                      |                        |            | 0         |            |                        |         |          |

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 12:8      | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:5       | TEMP     | RO   | -     | Temperature Range   |
|           |          |      |       | This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved):  |
|           |          |      |       | Value Description   |
|           |          |      |       | 0x0 Commercial temperature range (0°C to 70°C)  |
|           |          |      |       | 0x1 Industrial temperature range (-40°C to 85°C)  |
|           |          |      |       | 0x2 Extended temperature range (-40°C to 105°C)   |
| 4:3       | PKG      | RO   | -     | Package Type  |
|           |          |      |       | This field specifies the package type. The value is encoded as follows (all other encodings are reserved):  |
|           |          |      |       | Value Description   |
|           |          |      |       | 0x0 SOIC package  |
|           |          |      |       | 0x1 LQFP package  |
|           |          |      |       | 0x2 BGA package   |
| 2         | ROHS     | RO   | 1     | RoHS-Compliance   |
|           |          |      |       | This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.  |
| 1:0       | QUAL     | RO   | -     | Qualification Status  |
|           |          |      |       | This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):  |
|           |          |      |       | Value Description   |
|           |          |      |       | 0x0 Engineering Sample (unqualified)  |
|           |          |      |       | 0x1 Pilot Production (unqualified)  |
|           |          |      |       | 0x2 Fully Qualified   |

### Register 13: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

|                   | 31       | t 0x003F.<br>30 | 29      | 28      | 27      | 26      | 25      | 24          | 23                   | 22                    | 21       | 20        | 19      | 18      | 17      | 16      |
|-------------------|----------|-----------------|---------|---------|---------|---------|---------|-------------|----------------------|-----------------------|----------|-----------|---------|---------|---------|---------|
| Γ                 |          |                 | 1       | 1       |         |         | 1 1     |             | MSZ                  |                       | 1        | 1         | 1       | 1       | 1       | 1       |
| L<br>Type<br>eset | RO<br>0  | RO<br>0         | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0     | RO<br>0              | RO<br>0               | RO<br>1  | RO<br>1   | RO<br>1 | RO<br>1 | RO<br>1 | RO<br>1 |
|                   | 15       | 14              | 13      | 12      | 11      | 10      | 9       | 8           | 7                    | 6                     | 5        | 4         | 3       | 2       | 1       | 0       |
| Γ                 | 1        |                 | I       | 1       | r       | 1       | 1 1     | FLAS        | I<br>SHSZ            | [                     | r        | 1         | 1       | ı       | 1       | 1       |
| Type<br>Reset     | RO<br>0  | RO<br>0         | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0     | RO<br>0              | RO<br>0               | RO<br>0  | RO<br>1   | RO<br>1 | RO<br>1 | RO<br>1 | RO<br>1 |
| В                 | it/Field |                 | Nan     | ne      | Ту      | ре      | Reset   | Des         | cription             |                       |          |           |         |         |         |         |
| :                 | 31:16    |                 | SRAM    | ISZ     | R       | 0       | 0x003F  |             | AM Size<br>cates the | e size of             | the on-c | hip SRA   | M memo  | ory.    |         |         |
|                   |          |                 |         |         |         |         |         | Valı<br>0x0 | ue De<br>103F 16     | scription<br>KB of Sl |          |           |         |         |         |         |
|                   | 15:0     |                 | FLASI   | HSZ     | R       | 0       | 0x001F  | Flas        | h Size               |                       |          |           |         |         |         |         |
|                   |          |                 |         |         |         |         |         | Indi        | cates the            | e size of             | the on-c | hip flash | memory  | /.      |         |         |
|                   |          |                 |         |         |         |         |         | Vali        | ue De                | scription             |          |           |         |         |         |         |
|                   |          |                 |         |         |         |         |         | 0x0         | 01F 64               | KB of Fl              | ash      |           |         |         |         |         |

Device Capabilities 1 (DC1)

### Register 14: Device Capabilities 1 (DC1), offset 0x010

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: CANs, PWM, ADC, Watchdog timer, Hibernation module, and debug capabilities. This register also indicates the maximum clock frequency and maximum ADC sample rate. The format of this register is consistent with the **RCGC0**, **SCGC0**, and **DCGC0** clock control registers and the **SRCR0** software reset control register.

| Base<br>Offse   | e 0x400F.E<br>et 0x010<br>RO, reset | 000     | -       | ,,,,  |         |         |         |         |                     |           |                                     |           |           |            |         |         |
|---|-------------------------------------|---------|---------|---|---------|---------|---------|---------|---------------------|-----------|-------------------------------------|-----------|-----------|------------|---------|---------|
|   | 31                                  | 30      | 29      | 28  | 27      | 26      | 25      | 24      | 23                  | 22        | 21                                  | 20        | 19        | 18         | 17      | 16      |
|   |                                     |         |         |   |         |         |         | rese    | erved               |           |                                     |           | 1         |            |         |         |
| Type<br>Reset   | RO<br>0                             | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0             | RO<br>0   | RO<br>0                             | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0 | RO<br>0 |
|   | 15                                  | 14      | 13      | 12  | 11      | 10      | 9       | 8       | 7                   | 6         | 5                                   | 4         | 3         | 2          | 1       | 0       |
|   |                                     | MINS    | YSDIV   | •   |         | res     | erved   |         | MPU                 | HIB       | reserved                            | PLL       | WDT       | SWO        | SWD     | JTAG    |
| Type<br>Reset   | RO<br>0                             | RO<br>1 | RO<br>1 | RO<br>1   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>1             | RO<br>1   | RO<br>0                             | RO<br>1   | RO<br>1   | RO<br>1    | RO<br>1 | RO<br>1 |
| E   | Bit/Field                           |         | Nar     | ne  | Тур     | be      | Reset   | Des     | cription            |           |                                     |           |           |            |         |         |
|   | 31:16                               |         | reser   | ved   | R       | C       | 0       | con     | npatibility         | with fut  | rely on th<br>ure produ<br>read-mod | icts, the | value of  | a reserv   | •       |         |
|   | 15:12                               |         | MINSY   | 'SDIV   | R       | C       | 0x7     | Sys     | tem Cloc            | k Divide  | er                                  |           |           |            |         |         |
| Minimum 4-bit divider value for system clock. The reset we hardware-dependent. See the <b>RCC</b> register for how to closystem clock divisor using the SYSDIV bit. |                                     |         |         |   |         |         |         |         |                     |           |                                     |           |           |            |         |         |
|   |                                     |         |         |   |         |         |         | Val     | ue Desc             | ription   |                                     |           |           |            |         |         |
|   |                                     |         |         |   |         |         |         | 0x7     | Spec                | ifies a 2 | 5-MHz cl                            | ock with  | n a PLL c | livider of | 8.      |         |
|   | 11:8                                |         | reser   | ved   | R       | C       | 0       | com     | npatibility         | with fut  | rely on th<br>ure produ<br>read-mod | icts, the | value of  | a reserv   | •       |         |
|   | 7                                   |         | MP      | υ   | R       | C       | 1       | MP      | U Presen            | t         |                                     |           |           |            |         |         |
|   |                                     |         |         | When set, indicates that the Cortex-M3 Memory Protection U<br>module is present. See the ARM Cortex-M3 Technical Reference<br>for details on the MPU. |         |         |         |         |                     |           |                                     |           |           |            |         |         |
|   | 6                                   |         | HI      | В   | R       | C       | 1       | Hib     | ernation I          | Module    | Present                             |           |           |            |         |         |
|   |                                     |         |         |   |         |         |         | Whe     | en set, in          | dicates   | that the H                          | libernat  | ion mod   | ule is pre | esent.  |         |
|   | 5                                   |         | reser   | ved   | R       | C       | 0       | con     | npatibility         | with fut  | rely on th<br>ure produ<br>read-mod | icts, the | value of  | a reserv   | •       |         |
|   | 4                                   |         | PL      | .L  | R       | C       | 1       | PLL     | . Present           |           |                                     |           |           |            |         |         |
|   |                                     |         |         |   |         |         |         |         | en set, in<br>sent. | dicates   | that the c                          | on-chip I | Phase Lo  | ocked Lo   | op (PLL | ) is    |

| Bit/Field | Name | Туре | Reset | Description  |
|-----------|------|------|-------|--|
| 3         | WDT  | RO   | 1     | Watchdog Timer Present   |
|           |      |      |       | When set, indicates that a watchdog timer is present.                        |
| 2         | SWO  | RO   | 1     | SWO Trace Port Present   |
|           |      |      |       | When set, indicates that the Serial Wire Output (SWO) trace port is present. |
| 1         | SWD  | RO   | 1     | SWD Present  |
|           |      |      |       | When set, indicates that the Serial Wire Debugger (SWD) is present.          |
| 0         | JTAG | RO   | 1     | JTAG Present   |
|           |      |      |       | When set, indicates that the JTAG debugger interface is present.             |

Device Capabilities 2 (DC2)

### Register 15: Device Capabilities 2 (DC2), offset 0x014

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparators, General-Purpose Timers, I2Cs, QEIs, SSIs, and UARTs. The format of this register is consistent with the RCGC1, SCGC1, and DCGC1 clock control registers and the SRCR1 software reset control register.

| Base<br>Offset                            | 0x400F.E<br>0x014<br>RO, reset                           | 000     | .0013   | 2)      |         |          |                   |   |            |          |                                      |           |            |            |            |         |
|---|--|---------|---------|---------|---------|----------|-------------------|---|------------|----------|--------------------------------------|-----------|------------|------------|------------|---------|
| _   | 31   | 30      | 29      | 28      | 27      | 26       | 25                | 24  | 23         | 22       | 21                                   | 20        | 19         | 18         | 17         | 16      |
|   |  |         | rese    | rved    |         |          | COMP1             | COMP0   |            |          | reserved                             |           |            | TIMER2     | TIMER1     | TIMER0  |
| Type<br>Reset                             | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>1           | RO<br>1   | RO<br>0    | RO<br>0  | RO<br>0                              | RO<br>0   | RO<br>0    | RO<br>1    | RO<br>1    | RO<br>1 |
| -   | 15   | 14      | 13      | 12      | 11      | 10       | 9                 | 8   | 7          | 6        | 5                                    | 4         | 3          | 2          | 1          | 0       |
|   |  |         |         |         |         | reserved |                   |   |            |          |                                      | SSI0      |            | erved      | UART1      | UART0   |
| Type<br>Reset                             | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0           | RO<br>0   | RO<br>0    | RO<br>0  | RO<br>0                              | RO<br>1   | RO<br>0    | RO<br>0    | RO<br>1    | RO<br>1 |
| В   | it/Field   |         | Nam     | ie      | Тур     | be       | Reset             | Desc  | cription   |          |                                      |           |            |            |            |         |
| ;   | 31:26  |         | reserv  | ved     | R       | D        | 0                 | com   | patibility | with fut | rely on th<br>ture produ<br>read-mod | icts, the | value of   | f a reserv | •          |         |
|   | 25   |         | COM     | P1      | R       | C        | 1                 | Anal  | og Com     | parator  | 1 Presen                             | t         |            |            |            |         |
|   | When set, indicates that analog comparator 1 is present. |         |         |         |         |          |                   | nt.   |            |          |                                      |           |            |            |            |         |
| 24 COMP0 RO 1 Analog Comparator 0 Present |  |         |         |         |         |          |                   |   |            |          |                                      |           |            |            |            |         |
|   |  |         |         |         |         |          |                   | Whe   | n set, in  | dicates  | that analo                           | og com    | parator 0  | is prese   | nt.        |         |
| :   | 23:19  |         | reserv  | ved     | R       | D        | 0                 | com   | patibility | with fut | rely on th<br>ture produ<br>read-mod | icts, the | value of   | f a reserv | •          |         |
|   | 18   |         | TIME    | R2      | R       | C        | 1                 | Time  | er 2 Pres  | sent     |                                      |           |            |            |            |         |
|   |  |         |         |         |         |          |                   | Whe   | n set, in  | dicates  | that Gene                            | eral-Pur  | pose Tin   | ner modu   | ıle 2 is p | resent. |
|   | 17   |         | TIME    | R1      | R       | C        | 1                 | Time  | er 1 Pres  | sent     |                                      |           |            |            |            |         |
|   |  |         |         |         |         |          |                   | Whe   | n set, in  | dicates  | that Gene                            | eral-Pur  | pose Tin   | ner modu   | ıle 1 is p | resent. |
|   | 16   |         | TIME    | R0      | R       | C        | 1 Timer 0 Present |   |            |          |                                      |           |            |            |            |         |
|   |  |         |         |         |         |          |                   | When set, indicates that General-Purpose Timer module   |            |          |                                      |           | ule 0 is p | resent.    |            |         |
|   | 15:5   |         | reserv  | ved     | R       | C        | 0                 | 0 Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation. |            |          |                                      |           |            | •          |            |         |
|   | 4  |         | SSI     | 0       | R       | C        | 1                 | SSIC  | ) Preser   | nt       |                                      |           |            |            |            |         |
|   |  |         |         |         |         |          |                   | Whe   | n set, in  | dicates  | that SSI i                           | module    | 0 is pres  | ent.       |            |         |

86

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 3:2       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1         | UART1    | RO   | 1     | UART1 Present   |
|           |          |      |       | When set, indicates that UART module 1 is present.  |
| 0         | UART0    | RO   | 1     | UART0 Present   |
|           |          |      |       | When set, indicates that UART module 0 is present.  |

### Register 16: Device Capabilities 3 (DC3), offset 0x018

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparator I/Os, CCP I/Os, ADC I/Os, and PWM I/Os.

| Offse         | 0x400F.E<br>et 0x018<br>RO, reset |         | 0FC0    |            |         |         |         |   |   |                                       |           |           |                        |            |            |          |
|---------------|-----------------------------------|---------|---------|------------|---------|---------|---------|---|---|---------------------------------------|-----------|-----------|------------------------|------------|------------|----------|
|               | 31                                | 30      | 29      | 28         | 27      | 26      | 25      | 24  | 23  | 22                                    | 21        | 20        | 19                     | 18         | 17         | 16       |
|               | 32KHZ                             |         |         | reserved   |         | 1       | CCP1    | CCP0  |   |                                       |           | rese      | erved                  | 1          | 1          |          |
| Type<br>Reset | RO<br>1                           | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0 | RO<br>0 | RO<br>1 | RO<br>1   | RO<br>0   | RO<br>0                               | RO<br>0   | RO<br>0   | RO<br>0                | RO<br>0    | RO<br>0    | RO<br>0  |
|               | 15                                | 14      | 13      | 12         | 11      | 10      | 9       | 8   | 7   | 6                                     | 5         | 4         | 3                      | 2          | 1          | 0        |
|               | ľ                                 | rese    | rved    | 1          | C10     | C1PLUS  | C1MINUS | C00   | COPLUS  | COMINUS                               |           | 1         | rese                   | rved       | 1          |          |
| Type<br>Reset | RO<br>0                           | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>1 | RO<br>1 | RO<br>1 | RO<br>1   | RO<br>1   | RO<br>1                               | RO<br>0   | RO<br>0   | RO<br>0                | RO<br>0    | RO<br>0    | RO<br>0  |
| E             | Bit/Field                         |         | Nar     | ne         | Ту      | ре      | Reset   | Des   | cription  |                                       |           |           |                        |            |            |          |
|               | 31                                |         | 32K     | HZ         | R       | 0       | 1       | 32K   | Hz Input  | Clock A                               | vailable  |           |                        |            |            |          |
|               |                                   |         |         |            |         |         |         |   | en set, ir<br>KHz inpu  | dicates a<br>t clock.                 | an even   | CCP pir   | ı is prese             | ent and c  | an be us   | ed as a  |
|               | 30:26                             |         | reser   | ved        | R       | 0       | 0       | com   | Software should not rely on the<br>compatibility with future product<br>preserved across a read-modif |                                       |           |           | value of               | a reserv   |            |          |
|               | 25                                |         | CCI     | <b>P</b> 1 | R       | 0       | 1       | CCP1 Pin Present  |   |                                       |           |           |                        |            |            |          |
|               |                                   |         |         |            |         |         |         | When set, indicates that Capture/Compar                             |   |                                       |           |           | npare/P\               | VM pin 1   | l is prese | ent.     |
|               | 24                                |         | CCI     | >0         | R       | 0       | 1       | CCI   | P0 Pin P  | resent                                |           |           |                        |            |            |          |
|               |                                   |         |         |            |         |         |         | Whe   | en set, ir  | dicates t                             | hat Cap   | ture/Cor  | npare/P\               | VM pin (   | ) is prese | ent.     |
|               | 23:12                             |         | reser   | ved        | R       | 0       | 0       | com   | npatibility   | ould not r<br>with futu<br>cross a re | ire prod  | ucts, the | value of               | a reserv   |            |          |
|               | 11                                |         | C1      | 0          | R       | 0       | 1       | C1c   | Pin Pre   | sent                                  |           |           |                        |            |            |          |
|               |                                   |         |         |            |         |         |         | Whe   | en set, in  | dicates tl                            | hat the a | analog c  | omparate               | or 1 outp  | ut pin is  | present. |
|               | 10                                |         | C1PL    | US         | R       | 0       | 1       | C1+   | Pin Pre   | sent                                  |           |           |                        |            |            |          |
|               |                                   |         |         |            |         |         |         | When set, indicates that the analog comparator 1 (+) input pin is p |   |                                       |           |           |                        | present.   |            |          |
|               | 9                                 |         | C1MI    | NUS        | R       | 0       | 1       | 1 C1- Pin Present   |   |                                       |           |           |                        |            |            |          |
|               |                                   |         |         |            |         |         |         | When set, indicates that the analog comparator 1 (-) input pin is   |   |                                       |           |           |                        | out pin is | present.   |          |
|               | 8                                 |         | C0      | 0          | R       | 0       | 1       | C0c   | Pin Pre   | sent                                  |           |           |                        |            |            |          |
|               |                                   |         |         |            |         |         |         | Whe   | en set, in  | dicates tl                            | hat the a | analog c  | omparato               | or 0 outp  | ut pin is  | present. |
|               | 7                                 |         | COPL    | US         | R       | 0       | 1       | C0+   | - Pin Pre   | sent                                  |           |           |                        |            |            |          |
|               |                                   |         |         |            |         |         |         | en set, in  | dicates th  | at the a                              | nalog co  | mparator  | <sup>-</sup> 0 (+) inp | out pin is | present.   |          |

Device Capabilities 3 (DC3)

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 6         | COMINUS  | RO   | 1     | C0- Pin Present<br>When set, indicates that the analog comparator 0 (-) input pin is present.   |
| 5:0       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

### Register 17: Device Capabilities 4 (DC4), offset 0x01C

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Ethernet MAC and PHY, GPIOs, and CCP I/Os. The format of this register is consistent with the **RCGC2**, **SCGC2**, and **DCGC2** clock control registers and the **SRCR2** software reset control register.

|                        | RO, reset | 0x0000. | 00FF    |            |            |           |          |          |            |           |           |           |            |                              |         |         |
|------------------------|-----------|---------|---------|------------|------------|-----------|----------|----------|------------|-----------|-----------|-----------|------------|------------------------------|---------|---------|
| _                      | 31        | 30      | 29      | 28         | 27         | 26        | 25       | 24       | 23         | 22        | 21        | 20        | 19         | 18                           | 17      | 16      |
|                        |           |         |         |            |            | 1         |          | rese     | erved      | 1         |           |           |            | 1                            |         |         |
| Type<br>Reset          | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0    | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0                      | RO<br>0 | RO<br>0 |
|                        | 15        | 14      | 13      | 12         | 11         | 10        | 9        | 8        | 7          | 6         | 5         | 4         | 3          | 2                            | 1       | 0       |
|                        | 1         |         | i       | reser      | ved        | 1         | · ·      |          | GPIOH      | GPIOG     | GPIOF     | GPIOE     | GPIOD      | GPIOC                        | GPIOB   | GPIOA   |
| Type<br>Reset          | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0    | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>1    | RO<br>1   | RO<br>1   | RO<br>1   | RO<br>1    | RO<br>1                      | RO<br>1 | RO<br>1 |
| В                      | it/Field  |         | Nam     | ie         | Ту         | ре        | Reset    | Des      | cription   |           |           |           |            |                              |         |         |
|                        | 31:8      |         | reserv  | ved        | R          | 0         | 0        | com      |            | with futu | ure produ | ucts, the | value of   | erved bit<br>a reserv<br>on. |         |         |
|                        | 7         |         | GPIC    | ЭН         | R          | 0         | 1        | GPI      | O Port H   | l Present | t         |           |            |                              |         |         |
|                        |           |         |         |            |            |           |          | Whe      | en set, in | dicates t | hat GPI   | O Port H  | l is prese | ent.                         |         |         |
|                        | 6         |         | GPIC    | )G         | R          | 0         | 1        | GPI      | O Port G   | Presen    | t         |           |            |                              |         |         |
|                        |           |         |         |            | en set, in | dicates t | hat GPI  | O Port G | is prese   | ent.      |           |           |            |                              |         |         |
|                        | 5         |         | GPIC    | DF         | R          | 0         | 1        | GPI      | O Port F   | Present   |           |           |            |                              |         |         |
|                        |           |         |         |            |            |           |          | Whe      | en set, in | dicates t | hat GPI   | O Port F  | is prese   | nt.                          |         |         |
|                        | 4         |         | GPIC    | DE         | R          | 0         | 1        | GPI      | O Port E   | Present   | :         |           |            |                              |         |         |
|                        |           |         |         |            |            |           |          | Whe      | en set, in | dicates t | hat GPI   | O Port E  | is prese   | ent.                         |         |         |
|                        | 3         |         | GPIC    | D          | R          | 0         | 1        | GPI      | O Port D   | Present   | t         |           |            |                              |         |         |
|                        |           |         |         |            |            |           |          |          | en set, in |           |           | O Port D  | is prese   | ent.                         |         |         |
|                        | 2         |         | GPIC    |            | R          | 0         | 1        | GPI      | O Port C   | Present   | ŀ         |           |            |                              |         |         |
| 2 GPIOC RO 1 GPIO Port |           |         |         | en set, in |            |           | O Port C | is nrese | nt         |           |           |           |            |                              |         |         |
|                        |           |         |         |            |            |           |          |          |            |           |           |           |            |                              |         |         |
|                        | 1         |         | GPIC    | В          | R          | 0         | 1        |          |            |           |           |           |            |                              |         |         |
|                        |           |         |         |            |            |           |          | VVNe     | en set, in | uicates t | nat GPI   | U Port B  | is prese   | ent.                         |         |         |
|                        | 0         |         | GPIC    | A          | R          | 0         | 1        | GPI      | O Port A   | Present   |           |           |            |                              |         |         |
|                        |           |         |         |            |            |           |          | Whe      | en set, in | dicates t | hat GPI   | O Port A  | is prese   | ent.                         |         |         |

Device Capabilities 4 (DC4) Base 0x400F.E000 Offset 0x01C

90

#### Register 18: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

| Base<br>Offse   | 0x400F.E<br>t 0x100<br>R/W, rese | 000     | C       | ontron    | logiotor   | 0 (110    | 000)     |                                  |  |           |          |           |  |          |          |         |
|---|----------------------------------|---------|---------|-----------|------------|-----------|----------|----------------------------------|--|-----------|----------|-----------|--|----------|----------|---------|
|   | 31                               | 30      | 29      | 28        | 27         | 26        | 25       | 24                               | 23   | 22        | 21       | 20        | 19   | 18       | 17       | 16      |
|   |                                  |         | •       |           |            |           |          | rese                             | rved   |           |          | •         |  | •        | •        |         |
| Type<br>Reset   | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0    | RO<br>0   | RO<br>0  | RO<br>0                          | RO<br>0  | RO<br>0   | RO<br>0  | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0 |
|   | 15                               | 14      | 13      | 12        | 11         | 10        | 9        | 8                                | 7  | 6         | 5        | 4         | 3  | 2        | 1        | 0       |
| ĺ   |                                  |         | 1       |           | reserved   |           |          |                                  |  | HIB       | rese     | rved      | WDT  |          | reserved |         |
| Type<br>Reset   | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0    | RO<br>0   | RO<br>0  | RO<br>0                          | RO<br>0  | R/W<br>0  | RO<br>0  | RO<br>0   | R/W<br>0   | RO<br>0  | RO<br>0  | RO<br>0 |
| В   | it/Field                         |         | Nam     | ne        | Ту         | ре        | Reset    | Des                              | cription   |           |          |           |  |          |          |         |
| compa<br>prese  |                                  |         |         |           | patibility | with futu | ure prod | ucts, the                        | of a resolution of a resolutio | a reserv  |          |           |  |          |          |         |
|   | 6                                |         | HIE     | 3         | R/         | W         | 0        | HIB                              | Clock G  | ating Co  | ntrol    |           |  |          |          |         |
| 6 HIB R/W 0 HIB Clock C<br>This bit con<br>unit receives<br>disabled. |                                  |         |         |           | receives   |           |          |                                  |  |           |          |           |  |          |          |         |
|   | 5:4                              |         | reserv  | ved       | R          | 0         | 0        | com                              | patibility   | with futu | ure prod | ucts, the | of a reso<br>value of<br>operatio  | a reserv |          |         |
|   | 3                                |         | WD      | т         | R/         | W         | 0        | WD                               | T Clock  | Gating C  | ontrol   |           |  |          |          |         |
| This<br>rece<br>disa  |                                  |         |         | eives a c | lock and   | function  | s. Other | he WDT<br>wise, the<br>ad or wri | e unit is ι  | unclocke  | d and    |           |  |          |          |         |
|   | 2:0                              |         | reserv  | ved       | R          | 0         | 0        | com                              | patibility   | with futu | ure prod | ucts, the | of a resolution of a resolutio | a reserv |          |         |

Run Mode Clock Gating Control Register 0 (RCGC0)

# Register 19: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

| Offset | 0x400F.E<br>t 0x110<br>R/W, rese                 |    | 00040                     |         | -   |          |                            |   |          |           |           |           |          |          |                          |    |
|--------|--|----|---------------------------|---------|---|----------|----------------------------|---|----------|-----------|-----------|-----------|----------|----------|--------------------------|----|
| _      | 31   | 30 | 29                        | 28      | 27  | 26       | 25                         | 24  | 23       | 22        | 21        | 20        | 19       | 18       | 17                       | 16 |
| ſ      | , I  |    | 1                         | 1       |   |          |                            | rese  | erved    |           |           |           |          |          | 1                        |    |
| Туре   | RO   | RO | RO                        | RO      | RO  | RO       | RO                         | RO  | RO       | RO        | RO        | RO        | RO       | RO       | RO                       | RO |
| Reset  | 0  | 0  | 0                         | 0       | 0   | 0        | 0                          | 0   | 0        | 0         | 0         | 0         | 0        | 0        | 0                        | 0  |
|        | 15   | 14 | 13                        | 12      | 11  | 10       | 9                          | 8   | 7        | 6         | 5         | 4         | 3        | 2        | 1                        | 0  |
|        | '  |    | •                         | '       | reserved  |          |                            |   |          | HIB       | rese      | rved      | WDT      |          | reserved                 |    |
| Туре   | RO   | RO | RO                        | RO      | RO  | RO       | RO                         | RO  | RO       | R/W       | RO        | RO        | R/W      | RO       | RO                       | RO |
| Reset  | 0  | 0  | 0                         | 0       | 0   | 0        | 0                          | 0   | 0        | 0         | 0         | 0         | 0        | 0        | 0                        | 0  |
| В      | lit/Field  |    | Nam                       | ne      | Ту  | ре       | Reset                      | Des   | cription |           |           |           |          |          |                          |    |
|        | 31:7   |    | reserv                    | ved     | R   | 0        | 0                          | compatibility with future products<br>preserved across a read-modify- |          |           |           |           | value of | a reserv | •                        |    |
|        | 6  |    | HIE                       | 3       | R/  | W        | 0 HIB Clock Gating Control |   |          |           |           |           |          |          |                          |    |
|        |  |    |                           |         | R/W 0 HIB Clock Gating Contro<br>This bit controls the cloc<br>unit receives a clock and<br>disabled. |          |                            |   |          |           |           |           |          |          |                          |    |
|        | 5:4  |    | reserv                    | ved     | R   | 0        | 0                          | com   |          | with futu | ire produ | ucts, the | value of | a reserv | t. To prov<br>ved bit sh |    |
|        | 3  |    | WD                        | т       | R/  | W        | 0                          | WD  | T Clock  | Gating C  | ontrol    |           |          |          |                          |    |
|        | This bit correceives a disabled. If a bus fault. |    | eives a cl<br>ibled. If t | ock and | function  | s. Other | wise, the                  | unit is u   | unclocke | d and     |           |           |          |          |                          |    |
|        | 2:0  |    | reserv                    | ved     | R   | 0        | 0                          | com   |          | with futu | ire produ | ucts, the | value of | a reserv | t. To prov<br>ved bit sh |    |

Sleep Mode Clock Gating Control Register 0 (SCGC0)

### Register 20: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

| Base<br>Offse  | 0x400F.E<br>0x400F.E<br>et 0x120<br>R/W, res | E000    |         |            |           | vegisie    | er u (DCC | 500)     |            |                          |          |                          |          |         |                          |         |
|--|--|---------|---------|------------|-----------|------------|-----------|----------|------------|--------------------------|----------|--------------------------|----------|---------|--------------------------|---------|
|  | 31   | 30      | 29      | 28         | 27        | 26         | 25        | 24       | 23         | 22                       | 21       | 20                       | 19       | 18      | 17                       | 16      |
|  |  |         | T       | I          |           |            | 1 1       | rese     | rved       | I                        |          | 1                        | 1        |         | 1 1                      |         |
| Type<br>Reset  | RO<br>0                                      | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0    | RO<br>0   | RO<br>0  | RO<br>0    | RO<br>0                  | RO<br>0  | RO<br>0                  | RO<br>0  | RO<br>0 | RO<br>0                  | RO<br>0 |
|  | 15   | 14      | 13      | 12         | 11        | 10         | 9         | 8        | 7          | 6                        | 5        | 4                        | 3        | 2       | 1                        | 0       |
|  |  |         | 1       | r          | reserved  |            | · · ·     |          | 1          | нів                      | rese     | erved                    | WDT      |         | reserved                 |         |
| Type<br>Reset  | RO<br>0                                      | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0    | RO<br>0   | RO<br>0  | RO<br>0    | R/W<br>0                 | RO<br>0  | RO<br>0                  | R/W<br>0 | RO<br>0 | RO<br>0                  | RO<br>0 |
| E  | Bit/Field                                    |         | Nam     | ne         | Ту        | ре         | Reset     | Des      | cription   |                          |          |                          |          |         |                          |         |
| compati<br>preserve  |  |         |         | patibility | with futu | ure prod   |           | value of | a reser    | t. To prov<br>ved bit sh |          |                          |          |         |                          |         |
|  | 6  |         | HIE     | 3          | R/        | W          | 0         | HIB      | Clock G    | ating Co                 | ntrol    |                          |          |         |                          |         |
|  |  |         |         |            |           |            |           | unit     |            |                          | •        | •                        |          |         | nodule. If<br>is uncloc  |         |
|  | 5:4  |         | reserv  | ved        | R         | 0          | 0         | com      | patibility | with futu                | ure prod |                          | value of | a reser | t. To prov<br>ved bit sh |         |
|  | 3  |         | WD      | т          | R/        | W          | 0         | WD       | T Clock    | Gating C                 | ontrol   |                          |          |         |                          |         |
| This bit controls the clock<br>receives a clock and funct<br>disabled. If the unit is uncl<br>a bus fault. |  |         |         | function   | ns. Other | wise, the  | e unit is | unclocke | d and      |                          |          |                          |          |         |                          |         |
| 2:0 reserved RO C  |  |         |         | 0          | com       | patibility | with futu | ure prod |            | value of                 | a reser  | t. To prov<br>ved bit sh |          |         |                          |         |

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

#### Register 21: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

| Offset        | 0x400F.E<br>t 0x104<br>R/W, rese |         | 00000   |         |         | . (      | ,        |               |                      |                       |  |           |           |             |           |          |
|---------------|----------------------------------|---------|---------|---------|---------|----------|----------|---------------|----------------------|-----------------------|--|-----------|-----------|-------------|-----------|----------|
|               | 31                               | 30      | 29      | 28      | 27      | 26       | 25       | 24            | 23                   | 22                    | 21   | 20        | 19        | 18          | 17        | 16       |
| ſ             |                                  |         | rese    | rved    | і і     |          | COMP1    | COMP0         |                      |                       | reserved   |           |           | TIMER2      | TIMER1    | TIMER0   |
| Type<br>Reset | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | R/W<br>0 | R/W<br>0      | RO<br>0              | RO<br>0               | RO<br>0  | RO<br>0   | RO<br>0   | R/W<br>0    | R/W<br>0  | R/W<br>0 |
| _             | 15                               | 14      | 13      | 12      | 11      | 10       | 9        | 8             | 7                    | 6                     | 5  | 4         | 3         | 2           | 1         | 0        |
|               |                                  | l       |         |         |         | reserved | •        | •             |                      | •                     |  | SSI0      | rese      | erved       | UART1     | UART0    |
| Type<br>Reset | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0  | RO<br>0       | RO<br>0              | RO<br>0               | RO<br>0  | R/W<br>0  | RO<br>0   | RO<br>0     | R/W<br>0  | R/W<br>0 |
| В             | it/Field                         |         | Nam     | ie      | Тур     | e        | Reset    | Des           | cription             |                       |  |           |           |             |           |          |
| :             | 31:26                            |         | reserv  | ved     | R       | )        | 0        | com           | patibility           | with fut              | rely on th<br>ure produ<br>read-mod                  | ucts, the | value of  | f a reserv  |           |          |
|               | 25                               |         | COM     | P1      | R/\     | N        | 0        | Ana           | log Com              | parator               | 1 Clock (  | Gating    |           |             |           |          |
|               |                                  |         |         |         |         |          |          | rece<br>disa  | eives a c            | lock and              | clock gati<br>I function<br>s unclock                | s. Other  | wise, the | e unit is ι | inclocke  | d and    |
|               | 24                               |         | COM     | P0      | R/\     | N        | 0        | Ana           | log Com              | parator               | 0 Clock (  | Gating    |           |             |           |          |
|               |                                  |         |         |         |         |          |          | rece<br>disa  | eives a c            | lock and              | clock gati<br>I function<br>s unclocke               | s. Other  | wise, the | e unit is ι | inclocke  | d and    |
|               | 23:19                            |         | reserv  | /ed     | R       | D        | 0        | com           | patibility           | with fut              | rely on th<br>ure produ<br>read-mod                  | ucts, the | value of  | f a reserv  | •         |          |
|               | 18                               |         | TIME    | R2      | R/\     | N        | 0        | Time          | er 2 Cloo            | k Gating              | g Control  |           |           |             |           |          |
| 10            |                                  |         |         |         |         |          |          | lf se<br>uncl | t, the un<br>ocked a | it receiv<br>nd disab | clock gat<br>es a cloc<br>bled. If the<br>bus fault. | k and fu  | nctions.  | Otherwis    | se, the u | nit is   |

Run Mode Clock Gating Control Register 1 (RCGC1)

| Bit/Field | Name     | Туре | Reset | Description  |
|-----------|----------|------|-------|--|
| 17        | TIMER1   | R/W  | 0     | Timer 1 Clock Gating Control   |
|           |          |      |       | This bit controls the clock gating for General-Purpose Timer module 1.<br>If set, the unit receives a clock and functions. Otherwise, the unit is<br>unclocked and disabled. If the unit is unclocked, reads or writes to the<br>unit will generate a bus fault. |
| 16        | TIMER0   | R/W  | 0     | Timer 0 Clock Gating Control   |
|           |          |      |       | This bit controls the clock gating for General-Purpose Timer module 0.<br>If set, the unit receives a clock and functions. Otherwise, the unit is<br>unclocked and disabled. If the unit is unclocked, reads or writes to the<br>unit will generate a bus fault. |
| 15:5      | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |
| 4         | SSI0     | R/W  | 0     | SSI0 Clock Gating Control  |
|           |          |      |       | This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.                            |
| 3:2       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |
| 1         | UART1    | R/W  | 0     | UART1 Clock Gating Control   |
|           |          |      |       | This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.                           |
| 0         | UART0    | R/W  | 0     | UART0 Clock Gating Control   |
|           |          |      |       | This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.                           |

Base 0x400F.E000

# Register 22: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

|   |          | t 0x0000 |         |         |         |          |  |   |             |                       |  |           |           |             |           |          |
|---|----------|----------|---------|---------|---------|----------|--|---|-------------|-----------------------|--|-----------|-----------|-------------|-----------|----------|
| Г   | 31       | 30       | 29      | 28      | 27      | 26       | 25   | 24  | 23          | 22                    | 21                                     | 20        | 19        | 18          | 17        | 16       |
|   |          |          |         | erved   |         |          | COMP1  | COMP0   |             |                       | reserved                               |           |           | TIMER2      | TIMER1    | TIMER    |
| Гуре<br>eset  | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | R/W<br>0   | R/W<br>0  | RO<br>0     | RO<br>0               | RO<br>0                                | RO<br>0   | RO<br>0   | R/W<br>0    | R/W<br>0  | R/W<br>0 |
| -   | 15       | 14       | 13      | 12      | 11      | 10       | 9  | 8   | 7           | 6                     | 5                                      | 4         | 3         | 2           | 1         | 0        |
|   |          |          |         | '       |         | reserved |  | •   |             |                       |  | SSI0      | rese      | erved       | UART1     | UARTO    |
| Гуре<br>eset  | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0  | RO<br>0   | RO<br>0     | RO<br>0               | RO<br>0                                | R/W<br>0  | RO<br>0   | RO<br>0     | R/W<br>0  | R/W<br>0 |
| В   | it/Field |          | Nam     | ne      | Ту      | ре       | Reset  | Des   | cription    |                       |  |           |           |             |           |          |
| :   | 31:26    |          | reserv  | ved     | R       | 0        | 0  | com   | patibility  | with fut              | rely on ti<br>ure produ<br>read-mod    | ucts, the | value of  | f a reserv  |           |          |
| 25 COMP1 R/W 0 An   |          |          |         |         |         |          |  |   | log Com     | parator               | 1 Clock (                              | Gating    |           |             |           |          |
|   |          |          |         |         |         |          | This bit controls the clock gating for analog comparat<br>receives a clock and functions. Otherwise, the unit is<br>disabled. If the unit is unclocked, reads or writes to the<br>a bus fault. |   |             |                       |  |           |           | e unit is u | inclocke  | d and    |
|   | 24       |          | СОМ     | P0      | R/      | W        | 0  | Ana   | log Com     | parator               | 0 Clock (                              | Gating    |           |             |           |          |
| 24 COMP0 R/W 0 Analog Comparator 0 Clock Gating<br>This bit controls the clock gating for analog comparator<br>receives a clock and functions. Otherwise, the unit is unclocked, reads or writes to the<br>a bus fault. |          |          |         |         |         |          |  |   | e unit is ι | inclocke              | d and                                  |           |           |             |           |          |
| cc  |          |          |         |         |         |          |  | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |             |                       |  |           |           |             |           |          |
|   | 18       |          | TIME    | R2      | R/      | W        | 0  | Tim   | er 2 Cloo   | k Gatin               | g Control                              |           |           |             |           |          |
|   |          |          |         |         |         |          |  | lf se<br>uncl   | et, the un  | it receiv<br>nd disat | clock gat<br>es a cloc<br>bled. If the | k and fu  | inctions. | Otherwis    | se, the u | nit is   |

Sleep Mode Clock Gating Control Register 1 (SCGC1)

| Bit/Field | Name     | Туре | Reset | Description  |
|-----------|----------|------|-------|--|
| 17        | TIMER1   | R/W  | 0     | Timer 1 Clock Gating Control   |
|           |          |      |       | This bit controls the clock gating for General-Purpose Timer module 1.<br>If set, the unit receives a clock and functions. Otherwise, the unit is<br>unclocked and disabled. If the unit is unclocked, reads or writes to the<br>unit will generate a bus fault. |
| 16        | TIMER0   | R/W  | 0     | Timer 0 Clock Gating Control   |
|           |          |      |       | This bit controls the clock gating for General-Purpose Timer module 0.<br>If set, the unit receives a clock and functions. Otherwise, the unit is<br>unclocked and disabled. If the unit is unclocked, reads or writes to the<br>unit will generate a bus fault. |
| 15:5      | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |
| 4         | SSI0     | R/W  | 0     | SSI0 Clock Gating Control  |
|           |          |      |       | This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.                            |
| 3:2       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |
| 1         | UART1    | R/W  | 0     | UART1 Clock Gating Control   |
|           |          |      |       | This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.                           |
| 0         | UART0    | R/W  | 0     | UART0 Clock Gating Control   |
|           |          |      |       | This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.                           |

# Register 23: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

| Offse   | t 0x400F.E<br>t 0x124<br>R/W, rese |         | 00000   |         |          |          |          |  |   |                        |   |           |          |          |           |          |
|---|------------------------------------|---------|---------|---------|----------|----------|----------|--|---|------------------------|---|-----------|----------|----------|-----------|----------|
|   | 31                                 | 30      | 29      | 28      | 27       | 26       | 25       | 24   | 23  | 22                     | 21  | 20        | 19       | 18       | 17        | 16       |
|   | 1                                  |         | rese    | rved    | , ,<br>, |          | COMP1    | COMP0  |   | 1                      | reserved  |           |          | TIMER2   | TIMER1    | TIMER0   |
| Type<br>Reset   | RO<br>0                            | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0  | R/W<br>0 | R/W<br>0   | RO<br>0   | RO<br>0                | RO<br>0   | RO<br>0   | RO<br>0  | R/W<br>0 | R/W<br>0  | R/W<br>0 |
|   | 15                                 | 14      | 13      | 12      | 11       | 10       | 9        | 8  | 7   | 6                      | 5   | 4         | 3        | 2        | 1         | 0        |
|   | - r                                |         | 1       |         |          | reserved | 1        | 1  |   | 1                      | 1   | SSI0      | rese     | rved     | UART1     | UART0    |
| Type<br>Reset   | RO<br>0                            | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0   | RO<br>0                | RO<br>0   | R/W<br>0  | RO<br>0  | RO<br>0  | R/W<br>0  | R/W<br>0 |
| Reset   | 0                                  | 0       | 0       | 0       | 0        | 0        | 0        | 0  | 0   | 0                      | 0   | 0         | 0        | 0        | 0         | 0        |
| В   | it/Field                           |         | Nam     | ne      | Ту       | be       | Reset    | Des  | cription  |                        |   |           |          |          |           |          |
|   | 31:26                              |         | reserv  | ved     | RO 0     |          |          | com  | patibility  | with fut               | rely on th<br>ure produ<br>read-mod                   | icts, the | value of | a reserv |           |          |
|   | 25                                 |         | COM     | P1      | R/       | W        | 0        | Ana  | log Com   | parator                | 1 Clock C   | Bating    |          |          |           |          |
| This bit controls the receives a clock a disabled. If the unit a bus fault. |                                    |         |         |         |          |          |          | lock and   | function  | s. Other               | vise, the   | unit is u | inclocke | d and    |           |          |
|   | 24                                 |         | COM     | P0      | R/       | W        | 0        | Ana  | Analog Comparator 0 Clock Gating  |                        |   |           |          |          |           |          |
|   | 24 COMP0                           |         |         |         |          |          |          | rece<br>disa   | This bit controls the clock gating for analog comparator 0. If set, t receives a clock and functions. Otherwise, the unit is unclocked disabled. If the unit is unclocked, reads or writes to the unit will ge a bus fault. |                        |   |           |          |          | d and     |          |
|   | 23:19 reserved                     |         |         |         |          | C        | 0        | Software should not rely on the value of a reserved bit. To provide<br>compatibility with future products, the value of a reserved bit should<br>preserved across a read-modify-write operation. |   |                        |   |           |          |          |           |          |
|   | 18                                 |         | TIME    | R2      | R/       | W        | 0        | Timer 2 Clock Gating Control   |   |                        |   |           |          |          |           |          |
|   |                                    |         |         |         |          |          |          | lf se<br>uncl  | t, the un<br>ocked a  | it receive<br>nd disab | clock gati<br>es a cloci<br>led. If the<br>ous fault. | k and fu  | nctions. | Otherwis | se, the u | nit is   |

Deep Sleep Mode Clock Gating Control Register 1 (DCGC1) Base 0x400F.E000

| Bit/Field | Name     | Туре | Reset | Description  |
|-----------|----------|------|-------|--|
| 17        | TIMER1   | R/W  | 0     | Timer 1 Clock Gating Control   |
|           |          |      |       | This bit controls the clock gating for General-Purpose Timer module 1.<br>If set, the unit receives a clock and functions. Otherwise, the unit is<br>unclocked and disabled. If the unit is unclocked, reads or writes to the<br>unit will generate a bus fault. |
| 16        | TIMER0   | R/W  | 0     | Timer 0 Clock Gating Control   |
|           |          |      |       | This bit controls the clock gating for General-Purpose Timer module 0.<br>If set, the unit receives a clock and functions. Otherwise, the unit is<br>unclocked and disabled. If the unit is unclocked, reads or writes to the<br>unit will generate a bus fault. |
| 15:5      | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |
| 4         | SSI0     | R/W  | 0     | SSI0 Clock Gating Control  |
|           |          |      |       | This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.                            |
| 3:2       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |
| 1         | UART1    | R/W  | 0     | UART1 Clock Gating Control   |
|           |          |      |       | This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.                           |
| 0         | UART0    | R/W  | 0     | UART0 Clock Gating Control   |
|           |          |      |       | This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.                           |

#### Register 24: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

| Base<br>Offse  | 0x400F.E<br>t 0x108<br>R/W, rese | 000     | 00000   | ontrori | Cybici  | 2 (110  | 002)    |         |   |          |           |           |            |          |          |          |
|--|----------------------------------|---------|---------|---------|---------|---------|---------|---------|---|----------|-----------|-----------|------------|----------|----------|----------|
|  | 31                               | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23  | 22       | 21        | 20        | 19         | 18       | 17       | 16       |
|  |                                  |         |         |         |         | •       |         | rese    | erved   |          |           |           |            |          |          |          |
| Туре   | RO                               | RO      | RO      | RO      | RO      | RO      | RO      | RO      | RO  | RO       | RO        | RO        | RO         | RO       | RO       | RO       |
| Reset  | 0                                | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0   | 0        | 0         | 0         | 0          | 0        | 0        | 0        |
|  | 15                               | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7   | 6        | 5         | 4         | 3          | 2        | 1        | 0        |
|  |                                  |         |         | rese    | erved   |         |         |         | GPIOH   | GPIOG    | GPIOF     | GPIOE     | GPIOD      | GPIOC    | GPIOB    | GPIOA    |
| Туре   | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | R/W<br>0  | R/W<br>0 | R/W<br>0  | R/W<br>0  | R/W<br>0   | R/W<br>0 | R/W<br>0 | <br>R/W0 |
| Reset  | U                                | 0       | 0       | U       | U       | 0       | 0       | U       | U   | 0        | U         | U         | U          | 0        | U        | 0        |
| В  | it/Field                         |         | Nam     | ne      | Ту      | ре      | Reset   | Des     | cription  |          |           |           |            |          |          |          |
| 31:8 reserved RO 0 Software<br>compatibi<br>preserved  |                                  |         |         |         |         |         |         |         |   |          | ure produ | ucts, the | value of   | a reserv |          |          |
|  | 7                                |         | GPIC    | ЭН      | R/      | W       | 0       | Por     | t H Clock   | Gating   | Control   |           |            |          |          |          |
|  |                                  |         |         |         |         |         |         | cloc    | s bit cont<br>k and fu<br>unit is un  | nctions. | Otherwis  | e, the u  | nit is unc | locked a | nd disat | oled. If |
|  | 6                                |         | GPIC    | G       | R/      | W       | 0       | Por     | t G Clock   | Gating   | Control   |           |            |          |          |          |
| 6 GPIOG R/W 0 Port G Clock Gating<br>This bit controls the<br>clock and functions.<br>the unit is unclocked, |                                  |         |         |         |         |         |         |         |   | nctions. | Otherwis  | e, the u  | nit is unc | locked a | nd disat | oled. If |
|  | 5                                |         | GPIC    | DF      | R/      | W       | 0       | Por     | t F Clock   | Gating   | Control   |           |            |          |          |          |
| clock and functions  |                                  |         |         |         |         |         |         |         | bit controls the clock gating for Port F. If set, the unit receives a and functions. Otherwise, the unit is unclocked and disabled. If hit is unclocked, reads or writes to the unit will generate a bus fault. |          |           |           |            |          |          |          |
|  | 4                                |         | GPIC    | DE      | R/      | W       | 0       | Por     | t E Clock   | Gating   | Control   |           |            |          |          |          |
|  |                                  |         |         |         |         |         |         | cloc    | s bit cont<br>k and fu<br>unit is un  | nctions. | Otherwis  | e, the u  | nit is unc | locked a | nd disab | oled. If |

Run Mode Clock Gating Control Register 2 (RCGC2)

| Bit/Field | Name  | Туре | Reset | Description   |
|-----------|-------|------|-------|---|
| 3         | GPIOD | R/W  | 0     | Port D Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 2         | GPIOC | R/W  | 0     | Port C Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 1         | GPIOB | R/W  | 0     | Port B Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 0         | GPIOA | R/W  | 0     | Port A Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |

# Register 25: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

| Offse         | 0x400F.E<br>t 0x118<br>R/W, rese |         | 000000  |         | C       | ·   | ·       |  |   |          |          |           |            |  |          |          |
|---------------|----------------------------------|---------|---------|---------|---------|---|---------|--|---|----------|----------|-----------|------------|--|----------|----------|
|               | 31                               | 30      | 29      | 28      | 27      | 26  | 25      | 24   | 23  | 22       | 21       | 20        | 19         | 18                                     | 17       | 16       |
| [             |                                  |         | Ĩ       |         | Í       |   | i i     | rese   | rved  |          |          |           | )<br>I     |  |          |          |
| Type<br>Reset | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0 | RO<br>0  | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0   | RO<br>0    | RO<br>0                                | RO<br>0  | RO<br>0  |
|               | 15                               | 14      | 13      | 12      | 11      | 10  | 9       | 8  | 7   | 6        | 5        | 4         | 3          | 2                                      | 1        | 0        |
|               | 1                                |         | 1       | rese    | rved    |   | і I     |  | GPIOH   | GPIOG    | GPIOF    | GPIOE     | GPIOD      | GPIOC                                  | GPIOB    | GPIOA    |
| Type<br>Reset | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0 | RO<br>0  | R/W<br>0  | R/W<br>0 | R/W<br>0 | R/W<br>0  | R/W<br>0   | R/W<br>0                               | R/W<br>0 | R/W<br>0 |
|               |                                  |         |         |         |         |   |         |  |   |          |          |           |            |  |          |          |
| B             | Bit/Field                        |         | Nam     | ne      | Тур     | be  | Reset   | Des  | cription  |          |          |           |            |  |          |          |
|               | 31:8                             |         | reserv  | R       | C       | 0   | com     | Software should not rely on the value of a reserved bit. To provide<br>compatibility with future products, the value of a reserved bit shou<br>preserved across a read-modify-write operation. |   |          |          |           |            |  |          |          |
|               | 7 GPIOH                          |         |         |         | R/\     | N   | 0       | Port   | Port H Clock Gating Control   |          |          |           |            |  |          |          |
|               | 7 GPIOH                          |         |         |         |         |   |         | cloc   | k and fui   | nctions. | Otherwis | e, the ur | nit is und | set, the c<br>clocked a<br>t will gene | nd disat | led. If  |
|               | 6                                |         | GPIC    | )G      | R/\     | N   | 0       | Port   | G Clock   | Gating   | Control  |           |            |  |          |          |
|               | 6 GPIOG                          |         |         |         |         |   |         | cloc   | This bit controls the clock gating for Port G. If set, the unit rec<br>clock and functions. Otherwise, the unit is unclocked and disa<br>the unit is unclocked, reads or writes to the unit will generate a |          |          |           |            |  | nd disat | led. If  |
|               | 5                                |         | GPIC    | DF      | R/\     | N   | 0       | Port   | F Clock   | Gating   | Control  |           |            |  |          |          |
|               |                                  |         |         |         |         | This bit controls the clock gating for Port F. If set, the unit receiv<br>clock and functions. Otherwise, the unit is unclocked and disabl<br>the unit is unclocked, reads or writes to the unit will generate a bu |         |  |   |          |          | led. If   |            |  |          |          |
| 4 GPIOE R/W   |                                  |         |         |         |         |   |         | Port   | E Clock   | Gating   | Control  |           |            |  |          |          |
|               |                                  |         |         |         |         |   |         | cloc   | k and fui   | nctions. | Otherwis | e, the ur | nit is und | set, the u<br>clocked a<br>t will gene | nd disat | led. If  |

Sleep Mode Clock Gating Control Register 2 (SCGC2)

| Bit/Field | Name  | Туре | Reset | Description   |
|-----------|-------|------|-------|---|
| 3         | GPIOD | R/W  | 0     | Port D Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 2         | GPIOC | R/W  | 0     | Port C Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 1         | GPIOB | R/W  | 0     | Port B Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 0         | GPIOA | R/W  | 0     | Port A Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |

# Register 26: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

| Offse                                | 0x400F.E<br>t 0x128<br>R/W, rese |    | 00000    |      |      |    |       |  |  |          |          |          |            |                  |           |          |
|--------------------------------------|----------------------------------|----|----------|------|------|----|-------|--|--|----------|----------|----------|------------|------------------|-----------|----------|
|                                      | 31                               | 30 | 29       | 28   | 27   | 26 | 25    | 24   | 23   | 22       | 21       | 20       | 19         | 18               | 17        | 16       |
| Í                                    |                                  |    | 1 1      |      |      |    |       | rese   | erved  |          | 1        |          |            |                  |           |          |
| Туре                                 | RO                               | RO | RO       | RO   | RO   | RO | RO    | RO   | RO   | RO       | RO       | RO       | RO         | RO               | RO        | RO       |
| Reset                                | 0                                | 0  | 0        | 0    | 0    | 0  | 0     | 0  | 0  | 0        | 0        | 0        | 0          | 0                | 0         | 0        |
| _                                    | 15                               | 14 | 13       | 12   | 11   | 10 | 9     | 8  | 7  | 6        | 5        | 4        | 3          | 2                | 1         | 0        |
|                                      | •                                |    | · ·      | rese | rved |    |       |  | GPIOH  | GPIOG    | GPIOF    | GPIOE    | GPIOD      | GPIOC            | GPIOB     | GPIOA    |
| Туре                                 | RO                               | RO | RO       | RO   | RO   | RO | RO    | RO   | R/W  | R/W      | R/W      | R/W      | R/W        | R/W              | R/W       | R/W      |
| Reset                                | 0                                | 0  | 0        | 0    | 0    | 0  | 0     | 0  | 0  | 0        | 0        | 0        | 0          | 0                | 0         | 0        |
| В                                    | lit/Field                        |    | Nam      | e    | Ту   | be | Reset | Des  | cription   |          |          |          |            |                  |           |          |
|                                      | 31:8                             |    | reserved |      | RO   |    | 0     | com  | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.                           |          |          |          |            |                  |           |          |
| 7 GPIOH                              |                                  |    |          |      |      | N  | 0     | Port H Clock Gating Control  |  |          |          |          |            |                  |           |          |
|                                      |                                  |    |          |      |      |    |       | cloc   | bit cont<br>k and fui<br>unit is un  | nctions. | Otherwis | e, the u | nit is und | locked a         | ind disat | oled. If |
|                                      | 6                                |    | GPIC     | G    | R/   | N  | 0     | Por  | t G Clock  | Gating   | Control  |          |            |                  |           |          |
|                                      |                                  |    |          |      |      |    |       | cloc   | This bit controls the clock gating for Port G. If set, the unit receive<br>clock and functions. Otherwise, the unit is unclocked and disable<br>the unit is unclocked, reads or writes to the unit will generate a bus |          |          |          |            |                  |           | oled. If |
| 5 GPIOF R/W 0 Port F Clock Gating Co |                                  |    |          |      |      |    |       |  | k Gating Control   |          |          |          |            |                  |           |          |
|                                      |                                  |    |          |      |      |    |       | This bit controls the clock gating for Port F. If set, the clock and functions. Otherwise, the unit is unclocked the unit is unclocked, reads or writes to the unit will ger |  |          |          |          | locked a   | and disabled. If |           |          |
|                                      | 4                                |    | GPIC     | ЭE   | R/   | N  | 0     | Por  | t E Clock  | Gating   | Control  |          |            |                  |           |          |
|                                      |                                  |    |          |      |      |    |       | cloc   | bit cont<br>k and fui<br>unit is un  | nctions. | Otherwis | e, the u | nit is und | locked a         | ind disat | oled. If |

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

| Bit/Field | Name  | Туре | Reset | Description   |
|-----------|-------|------|-------|---|
| 3         | GPIOD | R/W  | 0     | Port D Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 2         | GPIOC | R/W  | 0     | Port C Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 1         | GPIOB | R/W  | 0     | Port B Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 0         | GPIOA | R/W  | 0     | Port A Clock Gating Control   |
|           |       |      |       | This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |

Base 0x400F.E000

Software Reset Control 0 (SRCR0)

### Register 27: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the Device Capabilities 1 (DC1) register.

|               | t 0x040<br>R/W, rese | et 0x000 | 00000   |             |          |         |         |   |   |            |           |           |          |          |                          |         |
|---------------|----------------------|----------|---------|-------------|----------|---------|---------|---|---|------------|-----------|-----------|----------|----------|--------------------------|---------|
| _             | 31                   | 30       | 29      | 28          | 27       | 26      | 25      | 24  | 23  | 22         | 21        | 20        | 19       | 18       | 17                       | 16      |
|               |                      |          | 1       | 1           | 1 1      |         |         | rese  | rved  | 1          |           | 1         |          |          | 1                        |         |
| Type<br>Reset | RO<br>0              | RO<br>0  | RO<br>0 | RO<br>0     | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0                  | RO<br>0 |
|               | 15                   | 14       | 13      | 12          | 11       | 10      | 9       | 8   | 7   | 6          | 5         | 4         | 3        | 2        | 1                        | 0       |
| [             |                      |          | 1       | 1           | reserved | -       | 1 1     | -   | r<br>•  | HIB        |           | rved      | WDT      |          | reserved                 |         |
| Type<br>Reset | RO<br>0              | RO<br>0  | RO<br>0 | RO<br>0     | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0   | R/W<br>0   | RO<br>0   | RO<br>0   | R/W<br>0 | RO<br>0  | RO<br>0                  | RO<br>0 |
| В             | Bit/Field            |          | Nar     | ne          | Тур      | be      | Reset   | Des   | cription  |            |           |           |          |          |                          |         |
|               | 31:7                 |          | reser   | rved        | R        | C       | 0       | com   | patibility  | with futu  | ire prodi | ucts, the |          | a reserv | t. To prov<br>ved bit sh |         |
|               | 6                    |          | н       | В           | R/       | N       | 0       | HIB   | Reset C   | ontrol     |           |           |          |          |                          |         |
|               |                      |          |         |             |          |         |         | Res   | et contro   | ol for the | Hiberna   | tion mod  | dule.    |          |                          |         |
|               | 5:4 res              |          |         | reserved RO |          |         | 0       | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |   |            |           |           |          |          |                          |         |
|               | 3                    |          |         | от          | R/       | N       | 0       | WD  | T Reset   | Control    |           |           |          |          |                          |         |
|               |                      |          |         |             |          |         |         | Res   | Reset control for Watchdog unit.  |            |           |           |          |          |                          |         |
|               | 2:0                  |          | reser   | rved        | R        | C       | 0       | com   | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |            |           |           |          |          |                          |         |

### Register 28: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the Device Capabilities 2 (DC2) register.

| Offset   | 0x400F.E<br>t 0x044<br>R/W, rese |   | 0000    |         |         |          |          |          |   |          |                                     |           |          |          |          |          |  |  |  |
|--|----------------------------------|---|---------|---------|---------|----------|----------|----------|---|----------|-------------------------------------|-----------|----------|----------|----------|----------|--|--|--|
|  | 31                               | 30  | 29      | 28      | 27      | 26       | 25       | 24       | 23  | 22       | 21                                  | 20        | 19       | 18       | 17       | 16       |  |  |  |
| ſ  | r                                |   | rese    | rved    |         |          | COMP1    | COMP0    |   |          | reserved                            |           | 1        | TIMER2   | TIMER1   | TIMER0   |  |  |  |
| Type<br>Reset  | RO<br>0                          | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | R/W<br>0 | R/W<br>0 | RO<br>0   | RO<br>0  | RO<br>0                             | RO<br>0   | RO<br>0  | R/W<br>0 | R/W<br>0 | R/W<br>0 |  |  |  |
| _  | 15                               | 14  | 13      | 12      | 11      | 10       | 9        | 8        | 7   | 6        | 5                                   | 4         | 3        | 2        | 1        | 0        |  |  |  |
|  |                                  |   |         |         |         | reserved |          |          |   |          | •                                   | SSI0      | rese     | erved    | UART1    | UART0    |  |  |  |
| Type<br>Reset  | RO<br>0                          | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0   | RO<br>0  | RO<br>0                             | R/W<br>0  | RO<br>0  | RO<br>0  | R/W<br>0 | R/W<br>0 |  |  |  |
| В  | it/Field                         |   | Nam     | e       | Ту      | be       | Reset    | Des      | cription  |          |                                     |           |          |          |          |          |  |  |  |
| :  | 31:26                            |   | reserv  | ved     | R       | C        | 0        | com      | patibility  | with fut | rely on tl<br>ure produ<br>read-mod | ucts, the | value of | a reserv |          |          |  |  |  |
|  | 25                               |   | СОМ     | P1      | R/      | N        | 0        |          | -   |          | et Contro<br>alog com               |           | 1.       |          |          |          |  |  |  |
| 24 COMP0 R/W 0 Analog Comp 0 Reset Control<br>Reset control for analog comparator 0. |                                  |   |         |         |         |          |          |          |   |          |                                     |           |          |          |          |          |  |  |  |
| :  | 23:19                            |   | reserv  | ved     | R       | C        | 0        | com      | Software should not rely on the value of a reserved bit. To<br>compatibility with future products, the value of a reserved<br>preserved across a read-modify-write operation. |          |                                     |           |          |          |          |          |  |  |  |
|  | 18                               |   | TIME    | R2      | R/      | N        | 0        |          | Timer 2 Reset Control<br>Reset control for General-Purpose Timer module 2.  |          |                                     |           |          |          |          |          |  |  |  |
|  | 17                               |   | TIME    | R1      | R/      | N        | 0        |          | er 1 Reso<br>et contro  |          | ol<br>neral-Pu                      | rpose Tir | mer mod  | lule 1.  |          |          |  |  |  |
|  | 16                               |   | TIME    | R0      | R/      | N        | 0        |          | er 0 Rese<br>et contro  |          | ol<br>neral-Pu                      | rpose Tir | mer mod  | lule 0.  |          |          |  |  |  |
|  | 15:5                             | 5:5 reserved RO 0 Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation. |         |         |         |          |          |          |   |          |                                     |           |          |          |          |          |  |  |  |
|  | 4                                |   | SSI     | 0       | R/      | N        | 0        |          | SSI0 Reset Control<br>Reset control for SSI unit 0.   |          |                                     |           |          |          |          |          |  |  |  |
|  | 3:2                              |   | reserv  | ved     | R       | C        | 0        | com      | patibility  | with fut | rely on tl<br>ure produ<br>read-mod | ucts, the | value of | a reserv |          |          |  |  |  |
|  |                                  |   |         |         |         |          |          |          | UART1 Reset Control<br>Reset control for UART unit 1.   |          |                                     |           |          |          |          |          |  |  |  |

| Bit/Field | Name  | Туре | Reset | Description                    |
|-----------|-------|------|-------|--------------------------------|
| 0         | UART0 | R/W  | 0     | UART0 Reset Control            |
|           |       |      |       | Reset control for UART unit 0. |

#### Register 29: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the Device Capabilities 4 (DC4) register.

| Offse                              | 0x400F.E<br>t 0x048<br>R/W, rese |         | 00000   |         |         |         |            |         |                                    |           |           |           |          |          |          |          |
|------------------------------------|----------------------------------|---------|---------|---------|---------|---------|------------|---------|------------------------------------|-----------|-----------|-----------|----------|----------|----------|----------|
|                                    | 31                               | 30      | 29      | 28      | 27      | 26      | 25         | 24      | 23                                 | 22        | 21        | 20        | 19       | 18       | 17       | 16       |
|                                    | 1                                |         |         |         |         |         | <u>г г</u> | rese    | erved                              | I         |           | 1         | r        | 1        | 1        |          |
| Type<br>Reset                      | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0 | RO<br>0                            | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  |
| г                                  | 15                               | 14      | 13      | 12      | 11      | 10      | 9          | 8       | 7                                  | 6         | 5         | 4         | 3        | 2        | 1        | 0        |
|                                    |                                  |         |         | rese    |         |         |            |         | GPIOH                              | GPIOG     | GPIOF     | GPIOE     | GPIOD    | GPIOC    | GPIOB    | GPIOA    |
| Type<br>Reset                      | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0 | R/W<br>0                           | R/W<br>0  | R/W<br>0  | R/W<br>0  | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 |
| B                                  | Bit/Field                        |         | Nam     | ie      | Ту      | ре      | Reset      | Des     | cription                           |           |           |           |          |          |          |          |
|                                    | 31:8                             |         | reserv  | ved     | R       | 0       | 0          | com     | ware sho<br>patibility<br>served a | with futu | ure prod  | ucts, the | value of | a reserv |          |          |
| 7 GPIOH R/W 0 Port H Reset Control |                                  |         |         |         |         |         |            |         |                                    |           |           |           |          |          |          |          |
| Reset control for GPIO Port H.     |                                  |         |         |         |         |         |            |         |                                    |           |           |           |          |          |          |          |
|                                    | 6                                |         | GPIC    | )G      | R/      | W       | 0          | Por     | t G Rese                           | t Contro  | I         |           |          |          |          |          |
|                                    |                                  |         |         |         |         |         |            | Res     | et contro                          | ol for GP | IO Port ( | G.        |          |          |          |          |
|                                    | 5                                |         | GPIC    | DF      | R/      | W       | 0          | Por     | t F Rese                           | t Control |           |           |          |          |          |          |
|                                    |                                  |         |         |         |         |         |            | Res     | et contro                          | ol for GP | IO Port F | ₹.        |          |          |          |          |
|                                    | 4                                |         | GPIC    | DE      | R/      | W       | 0          | Por     | t E Rese                           | t Control |           |           |          |          |          |          |
|                                    |                                  |         |         |         |         |         |            | Res     | et contro                          | ol for GP | IO Port E | Ξ.        |          |          |          |          |
|                                    | 3                                |         | GPIC    | D       | R/      | W       | 0          | Por     | t D Rese                           | t Control |           |           |          |          |          |          |
|                                    |                                  |         |         |         |         |         |            | Res     | et contro                          | ol for GP | IO Port I | Э.        |          |          |          |          |
|                                    | 2                                |         | GPIC    | C       | R/      | W       | 0          | Por     | t C Rese                           | t Control |           |           |          |          |          |          |
|                                    |                                  |         |         |         |         |         |            | Res     | et contro                          | ol for GP | IO Port ( | С.        |          |          |          |          |
|                                    | 1                                |         | GPIC    | ЭB      | R/      | W       | 0          | Por     | t B Rese                           | t Control |           |           |          |          |          |          |
|                                    |                                  |         |         |         |         |         |            | Res     | et contro                          | ol for GP | IO Port E | 3.        |          |          |          |          |
|                                    | 0                                |         | GPIC    | DA      | R/      | W       | 0          | Por     | t A Rese                           | t Control |           |           |          |          |          |          |
|                                    |                                  |         |         |         |         |         |            | Res     | et contro                          | ol for GP | IO Port / | ۹.        |          |          |          |          |

Software Reset Control 2 (SRCR2) Base 0x400E E000


# 7 Hibernation Module

The Hibernation Module manages removal and restoration of power to the rest of the microcontroller to provide a means for reducing power consumption. When the processor and peripherals are idle, power can be completely removed with only the Hibernation Module remaining powered. Power can be restored based on an external signal, or at a certain time using the built-in real-time clock (RTC). The Hibernation module can be independently supplied from a battery or an auxiliary power supply.

The Hibernation module has the following features:

- Power-switching logic to discrete external regulator
- Dedicated pin for waking from an external signal
- Low-battery detection, signaling, and interrupt generation
- 32-bit real-time counter (RTC)
- Two 32-bit RTC match registers for timed wake-up and interrupt generation
- Clock source from a 32.768-kHz external oscillator or a 4.194304-MHz crystal
- RTC predivider trim for making fine adjustments to the clock rate
- 64 32-bit words of non-volatile memory
- Programmable interrupts for RTC match, external wake, and low battery events

# 7.1 Block Diagram



#### Figure 7-1. Hibernation Module Block Diagram

# 7.2 Functional Description

The Hibernation module controls the power to the processor with an enable signal (HIB) that signals an external voltage regulator to turn off. The Hibernation module power is determined dynamically. The supply voltage of the Hibernation module is the larger of the main voltage source (VDD) or the battery/auxilliary voltage source (VBAT). A voting circuit indicates the larger and an internal power switch selects the appropriate voltage source. The Hibernation module also has a separate clock source to maintain a real-time clock (RTC). Once in hibernation, the module signals an external voltage regulator to turn back on the power when an external pin (WAKE) is asserted, or when the internal RTC reaches a certain value. The Hibernation module can also detect when the battery voltage is low, and optionally prevent hibernation when this occurs.

Power-up from a power cut to code execution is defined as the regulator turn-on time (specified at  $t_{\text{HIB TO VDD}}$  maximum) plus the normal chip POR (see "Hibernation Module" on page 377).

#### 7.2.1 Register Access Timing

Because the Hibernation module has an independent clocking domain, certain registers must be written only with a timing gap between accesses. The delay time is  $t_{HIB\_REG\_WRITE}$ , therefore software must guarantee that a delay of  $t_{HIB\_REG\_WRITE}$  is inserted between back-to-back writes to certain


Hibernation registers, or between a write followed by a read to those same registers. There is no restriction on timing for back-to-back reads from the Hibernation module.

#### 7.2.2 Clock Source

The Hibernation module must be clocked by an external source, even if the RTC feature will not be used. An external oscillator or crystal can be used for this purpose. To use a crystal, a 4.194304-MHz crystal is connected to the xosco and xoscl pins. This clock signal is divided by 128 internally to produce the 32.768-kHz clock reference. To use a more precise clock source, a 32.768-kHz oscillator can be connected to the xosco pin. See Figure 7-2 on page 112 and Figure 7-3 on page 113. Note that these diagrams only show the connection to the Hibernation pins and not to the full system. See "Hibernation Module" on page 377 for specific values.

The clock source is enabled by setting the CLK32EN bit of the **HIBCTL** register. The type of clock source is selected by setting the CLKSEL bit to 0 for a 4.194304-MHz clock source, and to 1 for a 32.768-kHz clock source. If the bit is set to 0, the input clock is divided by 128, resulting in a 32.768-kHz clock source. If a crystal is used for the clock source, the software must leave a delay of  $t_{XOSC\_SETTLE}$  after setting the CLK32EN bit and before any other accesses to the Hibernation module registers. The delay allows the crystal to power up and stabilize. If an oscillator is used for the clock source, no delay is needed.


#### Figure 7-2. Clock Source Using Crystal



**Note:** R<sub>TERM</sub> = Optional series termination resistor.

 $R_{PU}$  = Pull-up resistor (1 M<sup>1</sup>/<sub>2</sub>).

See "Hibernation Module" on page 377 for specific parameter values.



#### Figure 7-3. Clock Source Using Dedicated Oscillator

**Note:**  $X_1$  = Crystal frequency is  $f_{XOSC_XTAL}$ .

 $R_L$  = Load resistor is  $R_{XOSC\_LOAD}$ .

 $C_{1,2}$  = Capacitor value derived from crystal vendor load capacitance specifications.

 $R_{PU}$  = Pull-up resistor (1 M<sup>1</sup>/<sub>2</sub>).

See "Hibernation Module" on page 377 for specific parameter values.

#### 7.2.3 Battery Management

The Hibernation module can be independently powered by a battery or an auxiliary power source. The module can monitor the voltage level of the battery and detect when the voltage drops below 2.35 V. When this happens, an interrupt can be generated. The module also can be configured so that it will not go into Hibernate mode if the battery voltage drops below this threshold. Battery voltage is not measured while in Hibernate mode.

Important: System level factors may affect the accuracy of the low battery detect circuit. The designer should consider battery type, discharge characteristics, and a test load during battery voltage measurements.

Note that the Hibernation module draws power from whichever source (VBAT or VDD) has the higher voltage. Therefore, it is important to design the circuit to ensure that VDD is higher that VBAT under nominal conditions or else the Hibernation module draws power from the battery even when VDD is available.

The Hibernation module can be configured to detect a low battery condition by setting the LOWBATEN bit of the **HIBCTL** register. In this configuration, the LOWBAT bit of the **HIBRIS** register will be set when the battery level is low. If the VABORT bit is also set, then the module is prevented from entering Hibernation mode when a low battery is detected. The module can also be configured to generate an interrupt for the low-battery condition (see "Interrupts and Status" on page 115).

#### 7.2.4 Real-Time Clock

The Hibernation module includes a 32-bit counter that increments once per second with a proper clock source and configuration (see "Clock Source" on page 112). The 32.768-kHz clock signal is fed into a predivider register which counts down the 32.768-kHz clock ticks to achieve a once per second clock rate for the RTC. The rate can be adjusted to compensate for inaccuracies in the clock source by using the predivider trim register, **HIBRTCT**. This register has a nominal value of 0x7FFF, and is used for one second out of every 64 seconds to divide the input clock. This allows the software to make fine corrections to the clock rate by adjusting the predivider trim register up or down from 0x7FFF. The predivider trim should be adjusted up from 0x7FFF in order to slow down the RTC rate, and down from 0x7FFF in order to speed up the RTC rate.

The Hibernation module includes two 32-bit match registers that are compared to the value of the RTC counter. The match registers can be used to wake the processor from hibernation mode, or to generate an interrupt to the processor if it is not in hibernation.

The RTC must be enabled with the RTCEN bit of the **HIBCTL** register. The value of the RTC can be set at any time by writing to the **HIBRTCLD** register. The predivider trim can be adjusted by reading and writing the **HIBRTCT** register. The predivider uses this register once every 64 seconds to adjust the clock rate. The two match registers can be set by writing to the **HIBRTCM0** and **HIBRTCM1** registers. The RTC can be configured to generate interrupts by using the interrupt registers (see "Interrupts and Status" on page 115).

#### 7.2.5 Non-Volatile Memory

The Hibernation module contains 64 32-bit words of memory which are retained during hibernation. This memory is powered from the battery or auxiliary power supply during hibernation. The processor software can save state information in this memory prior to hibernation, and can then recover the state upon waking. The non-volatile memory can be accessed through the **HIBDATA** registers.

#### 7.2.6 Power Control

Important: The Hibernation Module requires special system implementation considerations since it is intended to power-down all other sections of its host device. The system power-supply distribution and interfaces of the system must be driven to 0 V<sub>DC</sub> or powered down with the same regulator controlled by HIB. See "Hibernation Module" on page 377 for more details.

The Hibernation module controls power to the processor through the use of the HIB pin, which is intended to be connected to the enable signal of the external regulator(s) providing 3.3 V and/or 2.5 V to the microcontroller. When the HIB signal is asserted by the Hibernation module, the external regulator is turned off and no longer powers the microcontroller. The Hibernation module remains powered from the VBAT supply, which could be a battery or an auxiliary power source. Hibernation mode is initiated by the microcontroller setting the HIBREQ bit of the **HIBCTL** register. Prior to doing this, a wake-up condition must be configured, either from the external WAKE pin, or by using an RTC match.

The Hibernation module is configured to wake from the external  $\overline{WAKE}$  pin by setting the PINWEN bit of the **HIBCTL** register. It is configured to wake from RTC match by setting the RTCWEN bit. Either one or both of these bits can be set prior to going into hibernation. The  $\overline{WAKE}$  pin includes a weak internal pull-up. Note that both the  $\overline{HIB}$  and  $\overline{WAKE}$  pins use the Hibernation module's internal power supply as the logic 1 reference.

When the Hibernation module wakes, the microcontroller will see a normal power-on reset. It can detect that the power-on was due to a wake from hibernation by examining the raw interrupt status

register (see "Interrupts and Status" on page 115) and by looking for state data in the non-volatile memory (see "Non-Volatile Memory" on page 114).

When the  $\overline{\text{HIB}}$  signal deasserts, enabling the external regulator, the external regulator must reach the operating voltage within t<sub>HIB TO VDD</sub>.

#### 7.2.7 Interrupts and Status

The Hibernation module can generate interrupts when the following conditions occur:

- Assertion of WAKE pin
- RTC match
- Low battery detected

All of the interrupts are ORed together before being sent to the interrupt controller, so the Hibernate module can only generate a single interrupt request to the controller at any given time. The software interrupt handler can service multiple interrupt events by reading the **HIBMIS** register. Software can also read the status of the Hibernation module at any time by reading the **HIBRIS** register which shows all of the pending events. This register can be used at power-on to see if a wake condition is pending, which indicates to the software that a hibernation wake occurred.

The events that can trigger an interrupt are configured by setting the appropriate bits in the **HIBIM** register. Pending interrupts can be cleared by writing the corresponding bit in the **HIBIC** register.

### 7.3 Initialization and Configuration

The Hibernation module can be set in several different configurations. The following sections show the recommended programming sequence for various scenarios. The examples below assume that a 32.768-kHz oscillator is used, and thus always show bit 2 (CLKSEL) of the **HIBCTL** register set to 1. If a 4.194304-MHz crystal is used instead, then the CLKSEL bit remains cleared. Because the Hibernation module runs at 32 kHz and is asynchronous to the rest of the system, software must allow a delay of  $t_{\text{HIB}\_\text{REG}\_\text{WRITE}}$  after writes to certain registers (see "Register Access Timing" on page 111). The registers that require a delay are listed in a note in "Register Map" on page 116 as well as in each register description.

#### 7.3.1 Initialization

The clock source must be enabled first, even if the RTC will not be used. If a 4.194304-MHz crystal is used, perform the following steps:

- 1. Write 0x40 to the **HIBCTL** register at offset 0x10 to enable the crystal and select the divide-by-128 input path.
- 2. Wait for a time of t<sub>XOSC\_SETTLE</sub> for the crystal to power up and stabilize before performing any other operations with the Hibernation module.
- If a 32.678-kHz oscillator is used, then perform the following steps:
- 1. Write 0x44 to the **HIBCTL** register at offset 0x10 to enable the oscillator input.
- 2. No delay is necessary.

The above is only necessary when the entire system is initialized for the first time. If the processor is powered due to a wake from hibernation, then the Hibernation module has already been powered

up and the above steps are not necessary. The software can detect that the Hibernation module and clock are already powered by examining the CLK32EN bit of the **HIBCTL** register.

#### 7.3.2 RTC Match Functionality (No Hibernation)

Use the following steps to implement the RTC match functionality of the Hibernation module:

- 1. Write the required RTC match value to one of the HIBRTCMn registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Set the required RTC match interrupt mask in the RTCALT0 and RTCALT1 bits (bits 1:0) in the HIBIM register at offset 0x014.
- 4. Write 0x0000.0041 to the **HIBCTL** register at offset 0x010 to enable the RTC to begin counting.

#### 7.3.3 RTC Match/Wake-Up from Hibernation

Use the following steps to implement the RTC match and wake-up functionality of the Hibernation module:

- 1. Write the required RTC match value to the **HIBRTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Write any data to be retained during power cut to the **HIBDATA** register at offsets 0x030-0x12C.
- 4. Set the RTC Match Wake-Up and start the hibernation sequence by writing 0x0000.004F to the **HIBCTL** register at offset 0x010.

#### 7.3.4 External Wake-Up from Hibernation

Use the following steps to implement the Hibernation module with the external  $\overline{WAKE}$  pin as the wake-up source for the microcontroller:

- 1. Write any data to be retained during power cut to the HIBDATA register at offsets 0x030-0x12C.
- 2. Enable the external wake and start the hibernation sequence by writing 0x0000.0056 to the **HIBCTL** register at offset 0x010.

#### 7.3.5 RTC/External Wake-Up from Hibernation

- 1. Write the required RTC match value to the **HIBRTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Write any data to be retained during power cut to the HIBDATA register at offsets 0x030-0x12C.
- 4. Set the RTC Match/External Wake-Up and start the hibernation sequence by writing 0x0000.005F to the **HIBCTL** register at offset 0x010.

### 7.4 Register Map

Table 7-1 on page 117 lists the Hibernation registers. All addresses given are relative to the Hibernation Module base address at 0x400F.C000.

**Note: HIBRTCC**, **HIBRTCM0**, **HIBRTCM1**, **HIBRTCLD**, **HIBRTCT**, and **HIBDATA** are on the Hibernation module clock domain and require a delay of t<sub>HIB\_REG\_WRITE</sub> between write accesses. See "Register Access Timing" on page 111.

Table 7-1. Hibernation Module Register Map

| Offset          | Name     | Туре  | Reset       | Description                         | See<br>page |
|-----------------|----------|-------|-------------|-------------------------------------|-------------|
| 0x000           | HIBRTCC  | RO    | 0x0000.0000 | Hibernation RTC Counter             | 118         |
| 0x004           | HIBRTCM0 | R/W   | 0xFFFF.FFFF | Hibernation RTC Match 0             | 119         |
| 0x008           | HIBRTCM1 | R/W   | 0xFFFF.FFFF | Hibernation RTC Match 1             | 120         |
| 0x00C           | HIBRTCLD | R/W   | 0xFFFF.FFFF | Hibernation RTC Load                | 121         |
| 0x010           | HIBCTL   | R/W   | 0x0000.0000 | Hibernation Control                 | 122         |
| 0x014           | НІВІМ    | R/W   | 0x0000.0000 | Hibernation Interrupt Mask          | 124         |
| 0x018           | HIBRIS   | RO    | 0x0000.0000 | Hibernation Raw Interrupt Status    | 125         |
| 0x01C           | HIBMIS   | RO    | 0x0000.0000 | Hibernation Masked Interrupt Status | 126         |
| 0x020           | HIBIC    | R/W1C | 0x0000.0000 | Hibernation Interrupt Clear         | 127         |
| 0x024           | HIBRTCT  | R/W   | 0x0000.7FFF | Hibernation RTC Trim                | 128         |
| 0x030-<br>0x12C | HIBDATA  | R/W   | 0x0000.0000 | Hibernation Data                    | 129         |

# 7.5 Register Descriptions

The remainder of this section lists and describes the Hibernation module registers, in numerical order by address offset.

#### Register 1: Hibernation RTC Counter (HIBRTCC), offset 0x000

This register is the current 32-bit value of the RTC counter.

**Note: HIBRTCC**, **HIBRTCM0**, **HIBRTCM1**, **HIBRTCLD**, **HIBRTCT**, and **HIBDATA** are on the Hibernation module clock domain and require a delay of t<sub>HIB\_REG\_WRITE</sub> between write accesses. See "Register Access Timing" on page 111.

#### Hibernation RTC Counter (HIBRTCC)

| Offse                  | 0x400F.0<br>t 0x000<br>RO, rese | C000<br>et 0x0000. | 0000    |         |          |            |         |            |           |           |           |           |          |            |          |         |
|------------------------|---------------------------------|--------------------|---------|---------|----------|------------|---------|------------|-----------|-----------|-----------|-----------|----------|------------|----------|---------|
|                        | 31                              | 30                 | 29      | 28      | 27       | 26         | 25      | 24         | 23        | 22        | 21        | 20        | 19       | 18         | 17       | 16      |
|                        |                                 | 1                  | I       | 1       | 1        |            | 1 1     | RT         |           |           |           |           | 1        | 1          | 1        |         |
| Туре                   | RO                              | RO                 | RO      | RO      | RO       | RO         | RO      | RO         | RO        | RO        | RO        | RO        | RO       | RO         | RO       | RO      |
| Reset                  | 0                               | 0                  | 0       | 0       | 0        | 0          | 0       | 0          | 0         | 0         | 0         | 0         | 0        | 0          | 0        | 0       |
|                        | 15                              | 14                 | 13      | 12      | 11       | 10         | 9       | 8          | 7         | 6         | 5         | 4         | 3        | 2          | 1        | 0       |
|                        |                                 | 1                  | 1       |         | 1        |            |         | RT         | CC 1      |           |           |           |          |            | 1        | '       |
| [                      | DO                              | DO                 | DO      | DO      | L        | <b>D</b> O | PO      | <b>D</b> O | L         | DO        | DO        | DO        |          | <b>D</b> O | DO       |         |
| Type<br>Reset          | RO<br>0                         | RO<br>0            | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0    | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0  | RO<br>0    | RO<br>0  | RO<br>0 |
|                        |                                 | U                  | Nam     |         |          |            |         |            |           | 0         | 0         | 0         | 0        | 0          | 0        | U       |
|                        | Bit/Field                       | Ту                 | Reset   | Des     | cription |            |         |            |           |           |           |           |          |            |          |         |
| 31:0 RTCC RO 0x0000.00 |                                 |                    |         |         |          |            |         |            | C Counter | -         |           |           |          |            |          |         |
|                        |                                 |                    |         |         |          |            |         | A re       | ad return | is the 32 | -bit cour | nter valu | e This r | eaister is | s read-o | nly To  |

A read returns the 32-bit counter value. This register is read-only. To change the value, use the **HIBRTCLD** register.

17

R/W

1

1

R/W

1

16

R/W

1

0

R/W

1

#### Register 2: Hibernation RTC Match 0 (HIBRTCM0), offset 0x004

This register is the 32-bit match 0 register for the RTC counter.

Note: HIBRTCC, HIBRTCM0, HIBRTCM1, HIBRTCLD, HIBRTCT, and HIBDATA are on the Hibernation module clock domain and require a delay of t<sub>HIB REG WRITE</sub> between write accesses. See "Register Access Timing" on page 111.

#### Hibernation RTC Match 0 (HIBRTCM0) Base 0x400F.C000 Offset 0x004 Type R/W, reset 0xFFFF.FFFF 31 30 29 28 27 26 25 24 23 22 21 20 19 18 RTCM0 R/W Туре R/W R/W Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 13 9 8 7 6 3 2 15 14 12 11 10 5 4 RTCM0 R/W Туре Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 Bit/Field Description Name Туре Reset 31:0

RTCM0 0xFFFF.FFFF RTC Match 0 R/W

A write loads the value into the RTC match register.


A read returns the current match value.

#### Register 3: Hibernation RTC Match 1 (HIBRTCM1), offset 0x008

This register is the 32-bit match 1 register for the RTC counter.

**Note: HIBRTCC**, **HIBRTCM0**, **HIBRTCM1**, **HIBRTCLD**, **HIBRTCT**, and **HIBDATA** are on the Hibernation module clock domain and require a delay of t<sub>HIB\_REG\_WRITE</sub> between write accesses. See "Register Access Timing" on page 111.

#### Hibernation RTC Match 1 (HIBRTCM1)




A read returns the current match value.

#### Register 4: Hibernation RTC Load (HIBRTCLD), offset 0x00C

This register is the 32-bit value loaded into the RTC counter.

**Note: HIBRTCC**, **HIBRTCM0**, **HIBRTCM1**, **HIBRTCLD**, **HIBRTCT**, and **HIBDATA** are on the Hibernation module clock domain and require a delay of t<sub>HIB\_REG\_WRITE</sub> between write accesses. See "Register Access Timing" on page 111.



A read returns the 32-bit load value.

### Register 5: Hibernation Control (HIBCTL), offset 0x010

This register is the control register for the Hibernation module.

| Base<br>Offset   | ernation<br>0x400F.C<br>t 0x010<br>R/W, rese | 000     | rol (HIBC | TL)     |         |         |         |         |            |           |           |           |           |            |                            |          |
|--|--|---------|-----------|---------|---------|---------|---------|---------|------------|-----------|-----------|-----------|-----------|------------|----------------------------|----------|
| -  | 31   | 30      | 29        | 28      | 27      | 26      | 25      | 24      | 23         | 22        | 21        | 20        | 19        | 18         | 17                         | 16       |
|  |  |         |           |         |         | •       | · ·     | rese    | erved      |           | •         |           |           |            | '                          |          |
| Type<br>Reset  | RO<br>0                                      | RO<br>0 | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0                    | RO<br>0  |
|  | 15   | 14      | 13        | 12      | 11      | 10      | 9       | 8       | 7          | 6         | 5         | 4         | 3         | 2          | 1                          | 0        |
|  |  |         |           | rese    | rved    |         |         |         | VABORT     | CLK32EN   | LOWBATEN  | PINWEN    | RTCWEN    | CLKSEL     | HIBREQ                     | RTCEN    |
| Type<br>Reset  | RO<br>0                                      | RO<br>0 | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | R/W<br>0   | R/W<br>0  | R/W<br>0  | R/W<br>0  | R/W<br>0  | R/W<br>0   | R/W<br>0                   | R/W<br>0 |
| В  | it/Field                                     |         | Nam       | ne      | Ту      | ре      | Reset   | Des     | cription   |           |           |           |           |            |                            |          |
|  | 31:8   |         | reserv    | ved     | R       | 0       | 0x00    | con     |            | with futu | ure produ | ucts, the | value of  | f a reserv | t. To prov<br>ved bit sh   |          |
|  | 7  |         | VABC      | RT      | R/      | W       | 0       | Pov     | ver Cut A  | bort Ena  | able      |           |           |            |                            |          |
| <ul> <li>Value Description</li> <li>0 Power cut occurs during a low-battery alert.</li> <li>1 Power cut is aborted.</li> </ul> |  |         |           |         |         |         |         |         |            |           |           |           |           |            |                            |          |
|  | 6  |         | CLK32     | 2EN     | R/      | W       | 0       | 32-1    | kHz Osci   | llator En | able      |           |           |            |                            |          |
|  |  |         |           |         |         |         |         | Val     | ue Desc    |           |           |           |           |            |                            |          |
|  |  |         |           |         |         |         |         | C       |            |           |           |           |           |            |                            |          |
|  |  |         |           |         |         |         |         | 1       | Enat       | led       |           |           |           |            |                            |          |
|  |  |         |           |         |         |         |         | use     |            | oftware   | should w  | ait 20 m  |           |            | le. If a cr<br>is bit to a |          |
|  | 5  |         | LOWBA     | ATEN    | R/      | W       | 0       | Low     | Battery    | Monitori  | ng Enab   | le        |           |            |                            |          |
|  |  |         |           |         |         |         |         | Val     | ue Desc    | ription   |           |           |           |            |                            |          |
|  |  |         |           |         |         |         |         | C       | ) Disa     | oled      |           |           |           |            |                            |          |
|  |  |         |           |         |         |         |         | 1       | Enat       | led       |           |           |           |            |                            |          |
|  |  |         |           |         |         |         |         | Wh      | en set, lo | w batter  | y voltage | e detecti | on is ena | abled (V   | BAT < 2.3                  | 35 V).   |
|  | 4  |         | PINW      | 'EN     | R/      | W       | 0       | Exte    | ernal WAR  | E Pin E   | nable     |           |           |            |                            |          |
|  |  |         |           |         |         |         |         | Val     | ue Desc    | ription   |           |           |           |            |                            |          |
|  |  |         |           |         |         |         |         | C       | ) Disa     | oled      |           |           |           |            |                            |          |
|  |  |         |           |         |         |         |         | 1       | Enat       | led       |           |           |           |            |                            |          |
|  |  |         |           |         |         |         |         | 14/1-   |            |           | -1        |           |           |            |                            |          |

When set, an external event on the  $\overline{\mathtt{WAKE}}$  pin will re-power the device.

| Bit/Field | Name   | Туре | Reset | Description  |
|-----------|--------|------|-------|--|
| 3         | RTCWEN | R/W  | 0     | RTC Wake-up Enable   |
|           |        |      |       | Value Description<br>0 Disabled<br>1 Enabled<br>When set, an RTC match event (RTCM0 or RTCM1) will re-power the<br>device based on the RTC counter value matching the corresponding<br>match register 0 or 1.              |
| 2         | CLKSEL | R/W  | 0     | <ul> <li>Hibernation Module Clock Select</li> <li>Value Description</li> <li>0 Use Divide by 128 output. Use this value for a 4-MHz crystal.</li> <li>1 Use raw output. Use this value for a 32-kHz oscillator.</li> </ul> |
| 1         | HIBREQ | R/W  | 0     | <ul> <li>Hibernation Request</li> <li>Value Description</li> <li>0 Disabled</li> <li>1 Hibernation initiated</li> <li>After a wake-up event, this bit is cleared by hardware.</li> </ul>                                   |
| 0         | RTCEN  | R/W  | 0     | RTC Timer Enable<br>Value Description<br>0 Disabled<br>1 Enabled   |

#### Register 6: Hibernation Interrupt Mask (HIBIM), offset 0x014

This register is the interrupt mask register for the Hibernation module interrupt sources.

| Base<br>Offse   | 0x400F.C<br>t 0x014<br>R/W, rese | 000     | ).0000  | אושווי) א | vi)     |         |            |         |            |          |           |           |          |                                |          |          |
|---|----------------------------------|---------|---------|-----------|---------|---------|------------|---------|------------|----------|-----------|-----------|----------|--------------------------------|----------|----------|
|   | 31                               | 30      | 29      | 28        | 27      | 26      | 25         | 24      | 23         | 22       | 21        | 20        | 19       | 18                             | 17       | 16       |
|   |                                  |         |         |           |         |         |            | reser   | ved        |          |           |           |          |                                |          |          |
| Type<br>Reset   | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0 | RO<br>0    | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0  | RO<br>0                        | RO<br>0  | RO<br>0  |
| r   | 15                               | 14      | 13      | 12        | 11      | 10      | 9          | 8       | 7          | 6        | 5         | 4         | 3        | 2                              | 1        | 0        |
|   | •                                |         |         |           |         | res     | erved      |         | 1          |          |           |           | EXTW     | LOWBAT                         | RTCALT1  | RTCALT0  |
| Type<br>Reset   | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0 | RO<br>0    | RO<br>0  | RO<br>0   | RO<br>0   | R/W<br>0 | R/W<br>0                       | R/W<br>0 | R/W<br>0 |
| B   | it/Field                         |         | Nam     | ie        | Тур     | e       | Reset      | Desc    | cription   |          |           |           |          |                                |          |          |
|   | 31:4                             |         | reserv  | /ed       | RC      | ) (     | 0x000.0000 | com     | patibility |          | ire prodi | ucts, the | value of | erved bit<br>f a reserv<br>on. |          |          |
| 3 EXTW R/W 0 External Wake-Up Interrupt Mask<br>Value Description |                                  |         |         |           |         |         |            |         |            |          |           |           |          |                                |          |          |
|   |                                  |         |         |           |         |         |            |         |            |          |           |           |          |                                |          |          |
|   |                                  |         |         |           |         |         |            | 0       | Mask       | ked      |           |           |          |                                |          |          |
|   |                                  |         |         |           |         |         |            | 1       | Unm        | asked    |           |           |          |                                |          |          |
|   | 2                                |         | LOWE    | BAT       | R/V     | V       | 0          | Low     | Battery    | Voltage  | Interrupt | Mask      |          |                                |          |          |
|   |                                  |         |         |           |         |         |            | Valu    | ie Desc    | ription  |           |           |          |                                |          |          |
|   |                                  |         |         |           |         |         |            | 0       | Mask       | ked      |           |           |          |                                |          |          |
|   |                                  |         |         |           |         |         |            | 1       | Unm        | asked    |           |           |          |                                |          |          |
|   | 1                                |         | RTCA    | LT1       | R/V     | V       | 0          | RTC     | Alert1 I   | nterrupt | Mask      |           |          |                                |          |          |
|   |                                  |         |         |           |         |         |            | Valu    | ie Desc    | ription  |           |           |          |                                |          |          |
|   |                                  |         |         |           |         |         |            | 0       | Mask       | ked      |           |           |          |                                |          |          |
|   |                                  |         |         |           |         |         |            | 1       | Unm        | asked    |           |           |          |                                |          |          |
|   | 0                                |         | RTCA    | LT0       | R/V     | V       | 0          | RTC     | Alert0 I   | nterrupt | Mask      |           |          |                                |          |          |
|   |                                  |         |         |           |         |         |            | Valu    | ie Desc    | ription  |           |           |          |                                |          |          |
|   |                                  |         |         |           |         |         |            | 0       | Mask       | ked      |           |           |          |                                |          |          |
|   |                                  |         |         |           |         |         |            | 1       | Unm        | asked    |           |           |          |                                |          |          |

Hibernation Interrupt Mask (HIBIM)

#### Register 7: Hibernation Raw Interrupt Status (HIBRIS), offset 0x018

This register is the raw interrupt status for the Hibernation module interrupt sources.

Base 0x400F.C000 Offset 0x018 Type RO, reset 0x0000.0000

|       | 31  | 30 | 29 | 28 | 27        | 26 | 25                  | 24            | 23         | 22        | 21       | 20                                     | 19       | 18         | 17      | 16      |
|-------|---|----|----|----|-----------|----|---------------------|---------------|------------|-----------|----------|--|----------|------------|---------|---------|
|       |   | 1  | 1  | Î  | r r       |    |                     | rese          | rved       | I         | 1        | 1                                      | Í        | Ì          | Í       |         |
| Туре  | RO  | RO | RO | RO | RO        | RO | RO                  | RO            | RO         | RO        | RO       | RO                                     | RO       | RO         | RO      | RO      |
| Reset | 0   | 0  | 0  | 0  | 0         | 0  | 0                   | 0             | 0          | 0         | 0        | 0                                      | 0        | 0          | 0       | 0       |
|       | 15  | 14 | 13 | 12 | 11        | 10 | 9                   | 8             | 7          | 6         | 5        | 4                                      | 3        | 2          | 1       | 0       |
|       |   | 1  | '  | 1  | , ,<br>,  | re | served              |               | 1          | 1         | 1        | 1                                      | EXTW     | LOWBAT     | RTCALT1 | RTCALT0 |
| Туре  | RO  | RO | RO | RO | RO        | RO | RO                  | RO            | RO         | RO        | RO       | RO                                     | RO       | RO         | RO      | RO      |
| Reset | 0   | 0  | 0  | 0  | 0         | 0  | 0                   | 0             | 0          | 0         | 0        | 0                                      | 0        | 0          | 0       | 0       |
| E     | Bit/Field Name<br>31:4 reserved   |    |    |    | Tyr<br>R( |    | Reset<br>0x000.0000 | ) Soft<br>com | patibility | with futu | ure prod | the value<br>ducts, the<br>odify-write | value of | f a reserv | •       |         |
|       | 3 EXTW RO 0   |    |    |    |           |    |                     | Exte          | ernal Wa   | ke-Up R   | aw Inte  | rrupt Stat                             | us       |            |         |         |
|       |   |    |    |    | R         | )  | 0                   | Low           | Battery    | Voltage   | Raw In   | terrupt St                             | atus     |            |         |         |
|       | 1 RTCALT1 RO (  |    |    |    |           |    |                     |               | CAlert1    | Raw Inte  | rrupt St | atus                                   |          |            |         |         |
|       | 1         RTCALT1         RO         0           0         RTCALT0         RO         0 |    |    |    |           |    |                     |               | C Alert0 I | Raw Inte  | rrupt Si | atus                                   |          |            |         |         |

#### Register 8: Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C

This register is the masked interrupt status for the Hibernation module interrupt sources.

Hibernation Masked Interrupt Status (HIBMIS)

Base 0x400F.C000

Offset 0x01C Type RO, reset 0x0000.0000

|       | 31                                  | 30 | 29  | 28           | 27        | 26 | 25                  | 24           | 23          | 22       | 21       | 20                                     | 19       | 18       | 17      | 16      |
|-------|-------------------------------------|----|-----|--------------|-----------|----|---------------------|--------------|-------------|----------|----------|--|----------|----------|---------|---------|
|       |                                     | 1  | 1   | 1            | 1 1       |    | 1 1                 | rese         | l<br>erved  | 1        | 1        | Ì                                      | Í        | 1        | Í       |         |
| Туре  | RO                                  | RO | RO  | RO           | RO        | RO | RO                  | RO           | RO          | RO       | RO       | RO                                     | RO       | RO       | RO      | RO      |
| Reset | 0                                   | 0  | 0   | 0            | 0         | 0  | 0                   | 0            | 0           | 0        | 0        | 0                                      | 0        | 0        | 0       | 0       |
|       | 15                                  | 14 | 13  | 10           | 11        | 10 | 9                   | 8            | 7           | 6        | 5        | 4                                      | 2        | 2        | 4       | 0       |
|       | 15                                  | 14 | 13  | 12           |           | 10 | 9                   | 0            | · ·         | 0        | 5        | 4                                      | 3        |          | ,<br>1  |         |
|       |                                     |    |     |              |           | re | served              |              |             |          |          |  | EXTW     | LOWBAT   | RTCALT1 | RTCALT0 |
| Туре  | RO                                  | RO | RO  | RO           | RO        | RO | RO                  | RO           | RO          | RO       | RO       | RO                                     | RO       | RO       | RO      | RO      |
| Reset | 0                                   | 0  | 0   | 0            | 0         | 0  | 0                   | 0            | 0           | 0        | 0        | 0                                      | 0        | 0        | 0       | 0       |
| E     | Reset 0 0<br>Bit/Field<br>31:4<br>3 |    |     | ame<br>erved | Typ<br>RC | )  | Reset<br>0x000.0000 | Soff<br>corr | npatibility | with fut | ure proc | the value<br>ducts, the<br>odify-write | value of | a reserv | •       |         |
|       | 3 EXTW RO 0                         |    |     |              |           |    |                     |              | ernal Wa    | ke-Up M  | lasked I | nterrupt S                             | Status   |          |         |         |
|       | 2 LOWBAT RO 0                       |    |     |              |           |    | 0                   | Low          | / Battery   | Voltage  | Maskeo   | d Interrup                             | t Status |          |         |         |
|       | 1                                   |    | RTC | ALT1         | R         | C  | 0                   | RTO          | C Alert1 I  | Masked   | Interrup | t Status                               |          |          |         |         |
|       | 0                                   |    | RTC | ALT0         | R         | D  | 0                   | RT           | C Alert0 I  | Masked   | Interrup | t Status                               |          |          |         |         |

### Register 9: Hibernation Interrupt Clear (HIBIC), offset 0x020

This register is the interrupt write-one-to-clear register for the Hibernation module interrupt sources.

| Base<br>Offse   | 0x400F.<br>t 0x020 |    |      |         | ,   |     |         |         |            |           |          |            |         |        |         |         |
|---|--------------------|----|------|---------|-----|-----|---------|---------|------------|-----------|----------|------------|---------|--------|---------|---------|
| -   | 31                 | 30 | 29   | 28      | 27  | 26  | 25      | 24      | 23         | 22        | 21       | 20         | 19      | 18     | 17      | 16      |
|   |                    | 1  |      |         |     |     | 1 1     | rese    | erved      |           |          | •          |         |        |         |         |
| Туре  | RO                 | RO | RO   | RO      | RO  | RO  | RO      | RO      | RO         | RO        | RO       | RO         | RO      | RO     | RO      | RO      |
| Reset   | 0                  | 0  | 0    | 0       | 0   | 0   | 0       | 0       | 0          | 0         | 0        | 0          | 0       | 0      | 0       | 0       |
|   | 15                 | 14 | 13   | 12      | 11  | 10  | 9       | 8       | 7          | 6         | 5        | 4          | 3       | 2      | 1       | 0       |
|   |                    |    |      |         |     | re  | eserved |         |            |           |          | •          | EXTW    | LOWBAT | RTCALT1 | RTCALT0 |
| Туре  | RO                 | RO | RO   | RO<br>0 | RO  | RO  | RO<br>0 | RO<br>0 | RO         | RO        | RO       | RO         | R/W1C   | R/W1C  | R/W1C   | R/W1C   |
| Reset   | 0                  | 0  | 0    | 0       | 0   | 0   | U       | 0       | 0          | 0         | 0        | 0          | 0       | U      | 0       | 0       |
| Bit/Field Name Type Reset Description   |                    |    |      |         |     |     |         |         |            |           |          |            |         |        |         |         |
| 31:4 reserved RO 0x000.0000 Software should not rely on the value of a compatibility with future products, the valu preserved across a read-modify-write operation. |                    |    |      |         |     |     |         |         |            | value of  | a reserv |            |         |        |         |         |
|   | 3                  |    | EXT  | W       | R/W | /1C | 0       | Exte    | ernal Wa   | ke-Up M   | asked Ir | nterrupt ( | Clear   |        |         |         |
|   |                    |    |      |         |     |     |         | Rea     | ads returr | n an inde | etermina | te value.  |         |        |         |         |
|   | 2                  |    | LOWE | BAT     | R/W | /1C | 0       | Low     | Battery    | Voltage   | Masked   | Interrup   | t Clear |        |         |         |
|   |                    |    |      |         |     |     |         | Rea     | ads returr | n an inde | etermina | te value.  |         |        |         |         |
|   | 1                  |    | RTCA | LT1     | R/W | /1C | 0       | RT      | C Alert1 M | Masked I  | nterrupt | Clear      |         |        |         |         |
|   |                    |    |      |         |     |     |         | Rea     | ads returr | n an inde | etermina | te value.  |         |        |         |         |
|   | 0                  |    | RTCA | LT0     | R/W | /1C | 0       | RT      | C Alert0 N | Masked I  | nterrupt | Clear      |         |        |         |         |
|   |                    |    |      |         |     |     |         | Rea     | ads returr | n an inde | etermina | te value.  |         |        |         |         |
|   |                    |    |      |         |     |     |         |         |            |           |          |            |         |        |         |         |

Hibernation Interrupt Clear (HIBIC)

#### Register 10: Hibernation RTC Trim (HIBRTCT), offset 0x024

This register contains the value that is used to trim the RTC clock predivider. It represents the computed underflow value that is used during the trim cycle. It is represented as 0x7FFF ± N clock cycles.

Note: HIBRTCC, HIBRTCM0, HIBRTCM1, HIBRTCLD, HIBRTCT, and HIBDATA are on the Hibernation module clock domain and require a delay of  $t_{HIB\ REG\ WRITE}$  between write accesses. See "Register Access Timing" on page 111.

| Hibe          | ernatior                        | n RTC T           | rim (Hll | BRTCT    | )                                     |          |          |          |            |          |           |           |                                     |          |            |          |
|---------------|---------------------------------|-------------------|----------|----------|---------------------------------------|----------|----------|----------|------------|----------|-----------|-----------|-------------------------------------|----------|------------|----------|
| Offse         | 0x400F.0<br>t 0x024<br>R/W, res | C000<br>et 0x0000 | ).7FFF   |          |                                       |          |          |          |            |          |           |           |                                     |          |            |          |
|               | 31                              | 30                | 29       | 28       | 27                                    | 26       | 25       | 24       | 23         | 22       | 21        | 20        | 19                                  | 18       | 17         | 16       |
| [             |                                 | 1                 | I        | 1        | , , , , , , , , , , , , , , , , , , , |          | 1 1      | rese     | erved      | I        | 1         | 1         | 1                                   | 1        | 1          | 1        |
| Type<br>Reset | RO<br>0                         | RO<br>0           | RO<br>0  | RO<br>0  | RO<br>0                               | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0    | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0                             | RO<br>0  | RO<br>0    | RO<br>0  |
|               | 15                              | 14                | 13       | 12       | 11                                    | 10       | 9        | 8        | 7          | 6        | 5         | 4         | 3                                   | 2        | 1          | 0        |
| [             |                                 | 1                 | 1        | r        | r 1<br>1                              |          | 1 1      | TF       | RIM        | r        | r         | 1         | 1<br>1                              | I        | 1          |          |
| Type<br>Reset | R/W<br>0                        | R/W<br>1          | R/W<br>1 | R/W<br>1 | R/W<br>1                              | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W<br>1   | R/W<br>1 | R/W<br>1  | R/W<br>1  | R/W<br>1                            | R/W<br>1 | R/W<br>1   | R/W<br>1 |
| В             | lit/Field                       |                   | Nam      | ne       | Ту                                    | be       | Reset    | Des      | cription   |          |           |           |                                     |          |            |          |
|               | 31:16                           |                   | reserv   | ved      | R                                     | C        | 0x0000   | com      | patibility | with fut | ure prod  | ucts, the | of a res<br>value of<br>operatio    | a reserv |            |          |
|               | 15:0                            |                   | TRI      | М        | R/                                    | N        | 0x7FFF   | RTC      | C Trim Va  | alue     |           |           |                                     |          |            |          |
|               |                                 |                   |          |          |                                       |          |          | to a     | djust the  | RTC rat  | te to acc | ount for  | ivider ev<br>drift and<br>/ softwar | inaccura | acy in the |          |

value of 0x7FFF up or down.

DTC Tri 11:6

#### Register 11: Hibernation Data (HIBDATA), offset 0x030-0x12C

This address space is implemented as a 64x32-bit memory (256 bytes). It can be loaded by the system processor in order to store any non-volatile state data and will not lose power during a power cut operation.

**Note: HIBRTCC**, **HIBRTCM0**, **HIBRTCM1**, **HIBRTCLD**, **HIBRTCT**, and **HIBDATA** are on the Hibernation module clock domain and require a delay of t<sub>HIB\_REG\_WRITE</sub> between write accesses. See "Register Access Timing" on page 111.

| Base<br>Offse | ernation<br>0x400F.<br>et 0x030-<br>R/W, res | C000<br>0x12C | (HIBDA | TA) |        |     |          |        |           |        |         |          |        |     |     |     |
|---------------|--|---------------|--------|-----|--------|-----|----------|--------|-----------|--------|---------|----------|--------|-----|-----|-----|
|               | 31   | 30            | 29     | 28  | 27     | 26  | 25       | 24     | 23        | 22     | 21      | 20       | 19     | 18  | 17  | 16  |
|               |  | 1             | 1      | 1   | ,<br>, | 1   | 1        | R      | TD        | I      | r       | 1        | 1<br>1 | 1   | 1   |     |
| Туре          | R/W  | R/W           | R/W    | R/W | R/W    | R/W | R/W      | R/W    | R/W       | R/W    | R/W     | R/W      | R/W    | R/W | R/W | R/W |
| Reset         | 0  | 0             | 0      | 0   | 0      | 0   | 0        | 0      | 0         | 0      | 0       | 0        | 0      | 0   | 0   | 0   |
|               | 15   | 14            | 13     | 12  | 11     | 10  | 9        | 8      | 7         | 6      | 5       | 4        | 3      | 2   | 1   | 0   |
|               |  | 1             | T      | 1   | 1      | 1   | T        | R      | TD        | I      | 1       | 1        | 1<br>1 | T   | 1   |     |
| Туре          | R/W  | R/W           | R/W    | R/W | R/W    | R/W | R/W      | R/W    | R/W       | R/W    | R/W     | R/W      | R/W    | R/W | R/W | R/W |
| Reset         | 0  | 0             | 0      | 0   | 0      | 0   | 0        | 0      | 0         | 0      | 0       | 0        | 0      | 0   | 0   | 0   |
| E             | Bit/Field                                    |               | Nar    | ne  | Ту     | pe  | Reset    | Des    | scription |        |         |          |        |     |     |     |
|               | 31:0   |               | RT     | D   | R/     | W 0 | x0000.00 | 00 Hib | ernation  | Module | NV Regi | sters[63 | :0]    |     |     |     |


# 8 Internal Memory

The LM3S1110 microcontroller comes with 16 KB of bit-banded SRAM and 64 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

### 8.1 Block Diagram

Figure 8-1 on page 130 illustrates the Flash functions. The dashed boxes in the figure indicate registers residing in the System Control module rather than the Flash Control module.

#### Figure 8-1. Flash Block Diagram



# 8.2 Functional Description

This section describes the functionality of the SRAM and Flash memories.

#### 8.2.1 SRAM Memory

The internal SRAM of the Stellaris<sup>®</sup> devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

bit-band alias = bit-band base + (byte offset \* 32) + (bit number \* 4)

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

0x2200.0000 + (0x1000 \* 32) + (3 \* 4) = 0x2202.000C

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual.* 

#### 8.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. An individual 32-bit word can be programmed to change bits that are currently 1 to a 0. These blocks are paired into a set of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

See also "Serial Flash Loader" on page 387 for a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface.

#### 8.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register.

On reset, the **USECRL** register is loaded with a value that configures the flash timing so that it works with the maximum clock rate of the part. If software changes the system operating frequency, the new operating frequency minus 1 (in MHz) must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 (20-1) must be written to the **USECRL** register.

#### 8.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in one pair of 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If set, the block may be executed or read by software or debuggers. If cleared, the block may only be executed and contents of the memory block are prohibited from being accessed as data.

The policies may be combined as shown in Table 8-1 on page 131.

#### **Table 8-1. Flash Protection Policy Combinations**

| FMPPEn | FMPREn | Protection  |  |
|--------|--------|---|--|
| 0      | 0      | Execute-only protection. The block may only be executed and may not be written or erased. This mode |  |
|        |        | is used to protect code.  |  |

| FMPPEn | FMPREn | Protection   |
|--------|--------|--|
| 1      | 0      | The block may be written, erased or executed, but not read. This combination is unlikely to be used.   |
| 0      |        | Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access. |
| 1      | 1      | No protection. The block may be written, erased, executed or read.   |

An access that attempts to program or erase a PE-protected block is prohibited. A controller interrupt may be optionally generated (by setting the AMASK bit in the **FIM** register) to alert software developers of poorly behaving software during the development and debug phases.

An access that attempts to read an RE-protected block is prohibited. Such accesses return data filled with all 0s. A controller interrupt may be optionally generated to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. Details on programming these bits are discussed in "Nonvolatile Register Programming" on page 133.

# 8.3 Flash Memory Initialization and Configuration

#### 8.3.1 Flash Programming

The Stellaris<sup>®</sup> devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD**, and **FMC**.

#### 8.3.1.1 To program a 32-bit word

- 1. Write source data to the **FMD** register.
- 2. Write the target address to the FMA register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA442.0001) to the **FMC** register.
- 4. Poll the **FMC** register until the WRITE bit is cleared.

#### 8.3.1.2 To perform an erase of a 1-KB page

- 1. Write the page address to the **FMA** register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA442.0002) to the **FMC** register.
- 3. Poll the **FMC** register until the ERASE bit is cleared.

#### 8.3.1.3 To perform a mass erase of the flash

- 1. Write the flash write key and the MERASE bit (a value of 0xA442.0004) to the **FMC** register.
- 2. Poll the **FMC** register until the MERASE bit is cleared.

#### 8.3.2 Nonvolatile Register Programming

This section discusses how to update registers that are resident within the flash memory itself. These registers exist in a separate space from the main flash array and are not affected by an ERASE or MASS ERASE operation. These nonvolatile registers are updated by using the COMT bit in the **FMC** register to activate a write operation. For the **USER\_DBG** register, the data to be written must be loaded into the **FMD** register before it is "committed". All other registers are R/W and can have their operation tried before committing them to nonvolatile memory.

Important: These registers can only have bits changed from 1 to 0 by user programming, but can be restored to their factory default values by performing the sequence described in the section called "Recovering a "Locked" Device" on page 49. The mass erase of the main flash array caused by the sequence is performed prior to restoring these registers.

In addition, the **USER\_REG0**, **USER\_REG1**, and **USER\_DBG** use bit 31 (NW) of their respective registers to indicate that they are available for user write. These three registers can only be written once whereas the flash protection registers may be written multiple times. Table 8-2 on page 133 provides the FMA address required for commitment of each of the registers and the source of the data to be written when the COMT bit of the **FMC** register is written with a value of 0xA442.0008. After writing the COMT bit, the user may poll the **FMC** register to wait for the commit operation to complete.

| Register to be Committed | FMA Value   | Data Source |
|--------------------------|-------------|-------------|
| FMPRE0                   | 0x0000.0000 | FMPRE0      |
| FMPRE1                   | 0x0000.0002 | FMPRE1      |
| FMPRE2                   | 0x0000.0004 | FMPRE2      |
| FMPRE3                   | 0x0000.0008 | FMPRE3      |
| FMPPE0                   | 0x0000.0001 | FMPPE0      |
| FMPPE1                   | 0x0000.0003 | FMPPE1      |
| FMPPE2                   | 0x0000.0005 | FMPPE2      |
| FMPPE3                   | 0x0000.0007 | FMPPE3      |
| USER_REG0                | 0x8000.0000 | USER_REG0   |
| USER_REG1                | 0x8000.0001 | USER_REG1   |
| USER_DBG                 | 0x7510.0000 | FMD         |

#### Table 8-2. Flash Resident Registers<sup>a</sup>

a. Which FMPREn and FMPPEn registers are available depend on the flash size of your particular Stellaris<sup>®</sup> device.

### 8.4 Register Map

Table 8-3 on page 134 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, and **FCMISC** registers are relative to the Flash control base address of 0x400F.D000. The **FMPREn**, **FMPPEn**, **USECRL**, **USER\_DBG**, and **USER\_REGn** registers are relative to the System Control base address of 0x400F.E000.

#### Table 8-3. Flash Register Map

| Offset    | Name                      | Type Reset Description |             |  |     |  |  |  |
|-----------|---------------------------|------------------------|-------------|--|-----|--|--|--|
| Flash Reg | gisters (Flash Control Of | fset)                  |             |  | _   |  |  |  |
| 0x000     | FMA                       | R/W                    | 0x0000.0000 | Flash Memory Address                               | 135 |  |  |  |
| 0x004     | FMD                       | R/W                    | 0x0000.0000 | Flash Memory Data                                  | 136 |  |  |  |
| 0x008     | FMC                       | R/W                    | 0x0000.0000 | Flash Memory Control                               | 137 |  |  |  |
| 0x00C     | FCRIS                     | RO                     | 0x0000.0000 | Flash Controller Raw Interrupt Status              | 139 |  |  |  |
| 0x010     | FCIM                      | R/W                    | 0x0000.0000 | Flash Controller Interrupt Mask                    | 140 |  |  |  |
| 0x014     | FCMISC                    | R/W1C                  | 0x0000.0000 | Flash Controller Masked Interrupt Status and Clear | 141 |  |  |  |
| Flash Reg | gisters (System Control ( | Offset)                |             |  |     |  |  |  |
| 0x130     | FMPRE0                    | R/W                    | 0xFFFF.FFFF | Flash Memory Protection Read Enable 0              | 143 |  |  |  |
| 0x200     | FMPRE0                    | R/W                    | 0xFFFF.FFFF | Flash Memory Protection Read Enable 0              | 143 |  |  |  |
| 0x134     | FMPPE0                    | R/W                    | 0xFFFF.FFFF | Flash Memory Protection Program Enable 0           | 144 |  |  |  |
| 0x400     | FMPPE0                    | R/W                    | 0xFFFF.FFFF | Flash Memory Protection Program Enable 0           | 144 |  |  |  |
| 0x140     | USECRL                    | R/W                    | 0x18        | USec Reload  | 142 |  |  |  |
| 0x1D0     | USER_DBG                  | R/W                    | 0xFFFF.FFFE | User Debug   | 145 |  |  |  |
| 0x1E0     | USER_REG0                 | R/W                    | 0xFFFF.FFFF | User Register 0                                    | 146 |  |  |  |
| 0x1E4     | USER_REG1                 | R/W                    | 0xFFFF.FFFF | User Register 1                                    | 147 |  |  |  |
| 0x204     | FMPRE1                    | R/W                    | 0x0000.0000 | Flash Memory Protection Read Enable 1              | 148 |  |  |  |
| 0x208     | FMPRE2                    | R/W                    | 0x0000.0000 | Flash Memory Protection Read Enable 2              | 149 |  |  |  |
| 0x20C     | FMPRE3                    | R/W                    | 0x0000.0000 | Flash Memory Protection Read Enable 3              | 150 |  |  |  |
| 0x404     | FMPPE1                    | R/W                    | 0x0000.0000 | Flash Memory Protection Program Enable 1           | 151 |  |  |  |
| 0x408     | FMPPE2                    | R/W                    | 0x0000.0000 | Flash Memory Protection Program Enable 2           | 152 |  |  |  |
| 0x40C     | FMPPE3                    | R/W                    | 0x0000.0000 | Flash Memory Protection Program Enable 3           | 153 |  |  |  |

# 8.5 Flash Register Descriptions (Flash Control Offset)

This section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.

#### Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

|                                    | R/W, res  | et 0x000 | 0.0000 |     |        |     |       |      |                                      |          |  |           |          |          |     |     |
|------------------------------------|-----------|----------|--------|-----|--------|-----|-------|------|--------------------------------------|----------|--|-----------|----------|----------|-----|-----|
| _                                  | 31        | 30       | 29     | 28  | 27     | 26  | 25    | 24   | 23                                   | 22       | 21   | 20        | 19       | 18       | 17  | 16  |
| [                                  |           | 1        | 1      | 1   |        |     | r r   | rese | erved                                | 1        | 1  | 1         |          | 1        | 1   |     |
| Туре                               | RO        | RO       | RO     | RO  | RO     | RO  | RO    | RO   | RO                                   | RO       | RO   | RO        | RO       | RO       | RO  | RO  |
| Reset                              | 0         | 0        | 0      | 0   | 0      | 0   | 0     | 0    | 0                                    | 0        | 0  | 0         | 0        | 0        | 0   | 0   |
| _                                  | 15        | 14       | 13     | 12  | 11     | 10  | 9     | 8    | 7                                    | 6        | 5  | 4         | 3        | 2        | 1   | 0   |
|                                    |           |          |        |     |        |     |       |      |                                      |          |  |           |          |          |     |     |
| Туре                               | R/W       | R/W      | R/W    | R/W | R/W    | R/W | R/W   | R/W  | R/W                                  | R/W      | R/W  | R/W       | R/W      | R/W      | R/W | R/W |
| Reset                              | 0         | 0        | 0      | 0   | 0      | 0   | 0     | 0    | 0                                    | 0        | 0  | 0         | 0        | 0        | 0   | 0   |
| B                                  | Bit/Field |          | Nan    | ne  | Ту     | ре  | Reset | Des  | scription                            |          |  |           |          |          |     |     |
|                                    | 31:16     | reserved |        |     | RO 0x0 |     |       | com  | tware sho<br>npatibility<br>served a | with fut | ure prod   | ucts, the | value of | a reserv |     |     |
| 15:0 OFFSET R/W 0x0 Address Offset |           |          |        |     |        |     |       |      |                                      |          |  |           |          |          |     |     |
|                                    |           |          |        |     |        |     |       |      |                                      |          | Address offset in flash where operation is performed, except for nonvolatile registers (see "Nonvolatile Register Programming" on page |           |          |          |     |     |

133 for details on values for this field).


#### Flash Memory Address (FMA)

Base 0x400F.D000 Offset 0x000

July 25, 2008

#### Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.



Data value for write operation.

#### Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 135). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 136) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

| Base<br>Offse  | 0x400F.E<br>t 0x008 | 0000     | ntrol (FN    | /IC)      |  |         |         |         |                        |           |           |          |   |  |                 |          |
|--|---------------------|----------|--------------|-----------|--|---------|---------|---------|------------------------|-----------|-----------|----------|---|--|-----------------|----------|
| Туре   | R/W, rese<br>31     | 30 30 et | 0.0000<br>29 | 28        | 27   | 26      | 25      | 24      | 23                     | 22        | 21        | 20       | 19  | 18                                       | 17              | 16       |
| [  | 1                   |          | 1            | r – – – – | 1  | r       | 1 1     | WR      | <b>I</b><br>KEY        | r         | 1         | 1        | T   | 1  | r               | r        |
| Type<br>Reset  | WO<br>0             | WO<br>0  | WO<br>0      | WO<br>0   | WO<br>0  | WO<br>0 | WO<br>0 | WO<br>0 | WO<br>0                | WO<br>0   | WO<br>0   | WO<br>0  | WO<br>0   | WO<br>0                                  | WO<br>0         | WO<br>0  |
|  | 15                  | 14       | 13           | 12        | 11   | 10      | 9       | 8       | 7                      | 6         | 5         | 4        | 3   | 2  | 1               | 0        |
|  |                     |          |              |           |  | res     | erved   |         |                        |           | •         | •        | СОМТ  | MERASE                                   | ERASE           | WRITE    |
| Type<br>eset   | RO<br>0             | RO<br>0  | RO<br>0      | RO<br>0   | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                | RO<br>0   | RO<br>0   | RO<br>0  | R/W<br>0  | R/W<br>0                                 | R/W<br>0        | R/W<br>0 |
| В  | Bit/Field           |          | Nam          | ne        | Ту   | ре      | Reset   | Des     | cription               |           |           |          |   |  |                 |          |
|  | 31:16               |          | WRK          | EY        | W  | 0       | 0x0     | Flas    | sh Write               | Kev       |           |          |   |  |                 |          |
|  | 15:4                |          | resen        | ved       | of accidental flash writes. The value 0xA442 must be<br>field for a write to occur. Writes to the FMC register v<br>value are ignored. A read of this field returns the valuRO0x0Software should not rely on the value of a reserved t<br>compatibility with future products, the value of a rese<br>preserved across a read-modify-write operation. |         |         |         |                        |           |           |          | gister wit<br>the value<br>served bit<br>f a reserv | written in<br>hout this<br>0.<br>To prov | to this<br>WRKE |          |
|  | 3                   |          | CON          | 1T        | R/   | W       | 0       | Con     | nmit Reg               | ister Val | ue        |          |   |  |                 |          |
|  |                     |          |              |           |  |         |         |         | nmit (wri<br>effect on | , ,       |           |          | nvolatile   | storage.                                 | A write         | of 0 ha  |
|  |                     |          |              |           |  |         |         | prev    |                        | nmit acc  | ess is co | omplete, | a 0 is re   | ss is prov<br>eturned; c<br>ed.          |                 |          |
|  |                     |          |              |           |  |         |         | This    | can tak                | e up to 5 | 50 µs.    |          |   |  |                 |          |
|  | 2                   |          | MERA         | SE        | R/   | W       | 0       | Mas     | s Erase                | Flash M   | emory     |          |   |  |                 |          |
| If this bit is set, the flash main memory of the device is all erased write of 0 has no effect on the state of this bit. |                     |          |              |           |  |         |         |         |                        |           | ed. A     |          |   |  |                 |          |
|  |                     |          |              |           |  |         |         | prev    | ious ma                | ss erase  | access    | is comp  | lete, a 0   | access is<br>is returne<br>ete, a 1 is   | ed; othe        | rwise, i |
|  |                     |          |              |           |  |         |         | This    | s can tak              | e up to 2 | 250 ms.   |          |   |  |                 |          |
|  |                     |          |              |           |  |         |         |         |                        |           |           |          |   |  |                 |          |

| Bit/Field | Name  | Туре | Reset | Description   |
|-----------|-------|------|-------|---|
| 1         | ERASE | R/W  | 0     | Erase a Page of Flash Memory  |
|           |       |      |       | If this bit is set, the page of flash main memory as specified by the contents of <b>FMA</b> is erased. A write of 0 has no effect on the state of this bit.                                      |
|           |       |      |       | If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned. |
|           |       |      |       | This can take up to 25 ms.  |
| 0         | WRITE | R/W  | 0     | Write a Word into Flash Memory  |
|           |       |      |       | If this bit is set, the data stored in <b>FMD</b> is written into the location as specified by the contents of <b>FMA</b> . A write of 0 has no effect on the state of this bit.                  |
|           |       |      |       | If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.          |
|           |       |      |       | This can take up to 50 up   |

This can take up to 50 µs.

#### Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000 Offset 0x00C Type RO, reset 0x0000.0000

|                                       | 31   | 30 | 29     | 28  | 27 | 26 | 25    | 24   | 23          | 22        | 21       | 20                           | 19       | 18      | 17         | 16        |  |
|---------------------------------------|------|----|--------|-----|----|----|-------|--|-------------|-----------|----------|------------------------------|----------|---------|------------|-----------|--|
|                                       |      | 1  | 1      | 1   | 1  | 1  | 1 1   | rese   | l<br>erved  | 1         | 1        | 1                            |          | 1       | 1          |           |  |
| Туре                                  | RO   | RO | RO     | RO  | RO | RO | RO    | RO   | RO          | RO        | RO       | RO                           | RO       | RO      | RO         | RO        |  |
| Reset                                 | 0    | 0  | 0      | 0   | 0  | 0  | 0     | 0  | 0           | 0         | 0        | 0                            | 0        | 0       | 0          | 0         |  |
|                                       | 15   | 14 | 13     | 12  | 11 | 10 | 9     | 8  | 7           | 6         | 5        | 4                            | 2        | 2       | 4          | 0         |  |
|                                       | 15   | 14 | 13     | 12  | 11 | 10 | 1 1   |  | · · ·       | 0         | 5        | 4                            | 3        | 2       | ,<br>1     |           |  |
|                                       |      |    |        |     | 1  |    | resei | rved   |             |           |          |                              | 1        |         | PRIS       | ARIS      |  |
| Туре                                  | RO   | RO | RO     | RO  | RO | RO | RO    | RO   | RO          | RO        | RO       | RO                           | RO       | RO      | RO         | RO        |  |
| Reset                                 | 0    | 0  | 0      | 0   | 0  | 0  | 0     | 0  | 0           | 0         | 0        | 0                            | 0        | 0       | 0          | 0         |  |
|                                       |      |    |        |     |    |    |       |  |             |           |          |                              |          |         |            |           |  |
| Bit/Field Name Type Reset Description |      |    |        |     |    |    |       |  |             |           |          |                              |          |         |            |           |  |
|                                       |      |    |        |     |    |    |       |  |             |           |          |                              |          |         |            |           |  |
|                                       | 31:2 |    | reserv | ved | R  | 0  |       |  | ,           |           |          |                              |          |         |            |           |  |
|                                       |      |    |        |     |    |    |       |  |             |           |          | ucts, the<br>dify-write      |          |         | eu bit si  | iouid be  |  |
|                                       |      |    |        |     |    |    |       | prec   |             | 00000     | cau-mot  | any-write                    | operatio | 511.    |            |           |  |
|                                       | 1    |    | PRI    | S   | R  | 0  | 0     | Prog   | grammin     | g Raw Ir  | nterrupt | Status                       |          |         |            |           |  |
|                                       |      |    |        |     |    |    |       | This   | s bit indic | ates the  | current  | state of t                   | he proqu | rammino | cvcle If   | set the   |  |
|                                       |      |    |        |     |    |    |       |  |             |           |          | d; if clea                   |          |         |            |           |  |
|                                       |      |    |        |     |    |    |       |  |             |           |          | cycles a                     |          |         |            |           |  |
|                                       |      |    |        |     |    |    |       | •  |             | nrough th | e Flash  | Memory                       | Contro   | I (FMC) | register l | oits (see |  |
|                                       |      |    |        |     |    |    |       | pag  | e 137).     |           |          |                              |          |         |            |           |  |
|                                       | 0    |    | ARI    | s   | R  | 0  | 0     | Acc  | ess Raw     | Interrup  | t Status |                              |          |         |            |           |  |
|                                       |      |    |        | -   |    |    |       | This bit indicates if the flash was improperly accessed. If set, |             |           |          |                              |          |         |            |           |  |
|                                       |      |    |        |     |    |    |       |  |             |           |          |                              |          |         |            | •         |  |
|                                       |      |    |        |     |    |    |       |  |             |           |          | er to the j<br><b>VPREn)</b> |          |         |            | -         |  |
|                                       |      |    |        |     |    |    |       |  |             |           | •        | registers                    |          |         | -          |           |  |
|                                       |      |    |        |     |    |    |       |  | •           | y access  | ,        | 0                            |          |         |            |           |  |
|                                       |      |    |        |     |    |    |       |  |             | -         |          |                              |          |         |            |           |  |

#### Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the flash controller generates interrupts to the controller.

| Base<br>Offse | 0x400F.E<br>t 0x010<br>R/W, rese | 0000 | 0.0000           | ndok (i | Citil   |    |              |                     |  |                           |            |          |            |            |            |         |  |  |  |
|---------------|----------------------------------|------|------------------|---------|---------|----|--------------|---------------------|--|---------------------------|------------|----------|------------|------------|------------|---------|--|--|--|
| _             | 31                               | 30   | 29               | 28      | 27      | 26 | 25           | 24                  | 23   | 22                        | 21         | 20       | 19         | 18         | 17         | 16      |  |  |  |
| [             |                                  |      | 1                |         | 1       |    | т т          |                     | erved  |                           | 1          | 1        | 1          |            | 1          | '       |  |  |  |
| Туре          | RO                               | RO   | RO               | RO      | RO      | RO | RO           | RO                  | RO   | RO                        | RO         | RO       | RO         | RO         | RO         | RO      |  |  |  |
| Reset         | 0                                | 0    | 0                | 0       | 0       | 0  | 0            | 0                   | 0  | 0                         | 0          | 0        | 0          | 0          | 0          | 0       |  |  |  |
|               | 15                               | 14   | 13               | 12      | 11      | 10 | 9            | 8                   | 7  | 6                         | 5          | 4        | 3          | 2          | 1          | 0       |  |  |  |
|               |                                  |      |                  |         |         |    |              |                     |  |                           |            | PMASK    | AMASK      |            |            |         |  |  |  |
| Туре          | RO                               | RO   | RO               | RO      | RO      | RO | RO           | RO                  | RO   | RO                        | RO         | RO       | RO         | RO         | R/W        | R/W     |  |  |  |
| Reset         | 0                                | 0    | 0                | 0       | 0       | 0  | 0            | 0                   | 0  | 0                         | 0          | 0        | 0          | 0          | 0          | 0       |  |  |  |
| E             | Bit/Field<br>31:2                |      | Name<br>reserved |         | Ty<br>R | 0  | Reset<br>0x0 | Soft<br>com<br>pres | Description<br>Software should not rely on the value of a reserved bit. To provide<br>compatibility with future products, the value of a reserved bit should be<br>preserved across a read-modify-write operation. |                           |            |          |            |            |            |         |  |  |  |
|               | 1                                |      | PMA              | SK      | R/      | W  | 0            | Proę                | grammin  | g Interru                 | pt Mask    |          |            |            |            |         |  |  |  |
|               |                                  |      |                  |         |         |    |              | to th<br>to th      | s bit cont<br>ne contro<br>ne contro<br>controlle  | ller. If se<br>ller. Othe | et, a prog | ramminę  | g-genera   | ted inter  | rupt is pi | romoted |  |  |  |
|               | 0                                |      | AMA              | SK      | R/      | W  | 0            | Acc                 | ess Inter  | rupt Ma                   | sk         |          |            |            |            |         |  |  |  |
|               |                                  |      |                  |         |         |    |              | cont<br>cont        | bit cont<br>troller. If<br>troller. O<br>troller.  | set, an a                 | access-g   | enerated | d interrup | ot is pron | noted to   | the     |  |  |  |

Flash Controller Interrupt Mask (FCIM)

# Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

| Offse         | Base 0x400F.D000<br>Offset 0x014<br>Type R/W1C, reset 0x0000.0000 |         |              |         |         |         |              |                      |   |                                    |   |   |   |                      |            |         |  |  |  |
|---------------|---|---------|--------------|---------|---------|---------|--------------|----------------------|---|------------------------------------|---|---|---|----------------------|------------|---------|--|--|--|
|               | 31  | 30      | 29           | 28      | 27      | 26      | 25           | 24                   | 23  | 22                                 | 21  | 20                                      | 19  | 18                   | 17         | 16      |  |  |  |
| [             |   |         | 1            |         |         | Ì       | т т          |                      | erved   |                                    | 1   |   | 1   |                      | 1          | 1       |  |  |  |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0      | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0      | RO<br>0              | RO<br>0   | RO<br>0                            | RO<br>0   | RO<br>0                                 | RO<br>0                                     | RO<br>0              | RO<br>0    | RO<br>0 |  |  |  |
|               | 15  | 14      | 13           | 12      | 11      | 10      | 9            | 8                    | 7   | 6                                  | 5   | 4                                       | 3   | 2                    | 1          | 0       |  |  |  |
| [             |   |         | 1            |         |         | I       | reser        | ved                  | 1<br>1  | (                                  | i   | ſ                                       | r<br>I                                      | r                    | PMISC      | AMISC   |  |  |  |
| Туре          | RO  | RO      | RO           | RO      | RO      | RO      | RO           | RO                   | RO  | RO                                 | RO  | RO                                      | RO  | RO                   | R/W1C      | R/W1C   |  |  |  |
| Reset         | 0   | 0       | 0            | 0       | 0       | 0       | 0            | 0                    | 0   | 0                                  | 0   | 0                                       | 0   | 0                    | 0          | 0       |  |  |  |
| B             | Bit/Field<br>31:2   |         | Nan<br>reser | ved     | R       | pe<br>O | Reset<br>0x0 | Soft<br>com<br>pres  | Description<br>Software should not rely on the value of a reserved bit. To provide<br>compatibility with future products, the value of a reserved bit should be<br>preserved across a read-modify-write operation.<br>Programming Masked Interrupt Status and Clear |                                    |   |   |   |                      |            |         |  |  |  |
|               | 1   |         | PMIS         | SC      | R/V     | V1C     | 0            | This<br>prog<br>by w | bit indic<br>gramming<br>vriting a 1  | ates whe<br>g cycle c<br>l. The PF | ed Interru<br>ether an<br>complete<br>RIS bit in<br>ISC bit i | interrupt<br>d and wa<br>the <b>FCR</b> | t was sig<br>as not ma<br><b>RIS</b> regist | naled be<br>asked. T | his bit is | cleared |  |  |  |
|               | 0   |         | AMISC        |         | R/V     | V1C     | 0            | Acc                  | ess Mas   | ked Inter                          | rrupt Sta   | tus and (                               | Clear                                       |                      |            |         |  |  |  |
|               |   |         |              |         |         |         |              | acce<br>a 1.         | ess was a   | attempte<br>s bit in t             | ther an ir<br>d and wa<br>he <b>FCRI</b>                      | is not ma                               | sked. Th                                    | nis bit is o         | cleared b  | , ,     |  |  |  |

8.6 Flash Register Descriptions (System Control Offset)

Flash Controller Masked Interrupt Status and Clear (FCMISC)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

#### Register 7: USec Reload (USECRL), offset 0x140

**Note:** Offset is relative to System Control base address of 0x400F.E000

This register is provided as a means of creating a 1-µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

| USe           | USec Reload (USECRL)             |    |     |    |     |     |   |        |                       |                |            |           |            |           |          |           |
|---------------|----------------------------------|----|-----|----|-----|-----|---|--------|-----------------------|----------------|------------|-----------|------------|-----------|----------|-----------|
| Offse         | 0x400F.E<br>t 0x140<br>R/W, rese |    |     |    |     |     |   |        |                       |                |            |           |            |           |          |           |
|               | 31                               | 30 | 29  | 28 | 27  | 26  | 25  | 24     | 23                    | 22             | 21         | 20        | 19         | 18        | 17       | 16        |
|               |                                  |    | 1   |    |     |     |   | rese   | rved                  | 1              |            |           | r<br>1     | 1         | ſ        | •         |
| Туре          | RO                               | RO | RO  | RO | RO  | RO  | RO  | RO     | RO                    | RO             | RO         | RO        | RO         | RO        | RO       | RO        |
| Reset         | 0                                | 0  | 0   | 0  | 0   | 0   | 0   | 0      | 0                     | 0              | 0          | 0         | 0          | 0         | 0        | 0         |
|               | 15                               | 14 | 13  | 12 | 11  | 10  | 9   | 8      | 7                     | 6              | 5          | 4         | 3          | 2         | 1        | 0         |
| reserved USEC |                                  |    |     |    |     |     |   |        |                       |                |            |           |            |           |          |           |
| Туре          | RO                               | RO | RO  | RO | RO  | RO  | RO  | RO     | R/W                   | R/W            | R/W        | R/W       | R/W        | R/W       | R/W      | R/W       |
| Reset         | 0                                | 0  | 0   | 0  | 0   | 0   | 0   | 0      | 0                     | 0              | 0          | 1         | 1          | 0         | 0        | 0         |
| E             | Bit/Field                        |    | Nam | ıe | Ту  | ре  | Reset   | Des    | cription              |                |            |           |            |           |          |           |
|               | 31:8 reserved                    |    | RO  |    | 0x0 | com | Software should not rely on the value of a reserved bit. To provi<br>compatibility with future products, the value of a reserved bit sho<br>preserved across a read-modify-write operation. |        |                       |                |            |           |            |           |          |           |
|               | 7:0                              |    | USE | C  | R/  | W   | 0x18  | Micr   | osecono               | d Reload       | Value      |           |            |           |          |           |
|               |                                  |    |     |    |     |     |   |        | z -1 of th<br>grammed | e contro<br>1. | ller clock | when th   | ne flash i | s being ( | erased o | r         |
|               |                                  |    |     |    |     |     |   | If the | e maxim               | um syste       | em frequ   | ency is b | eing use   | d, USEC   | should I | be set to |

0x18 (24 MHz) whenever the flash is being erased or programmed.

#### Register 8: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (FMPPEn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the FMPREn and FMPPEn registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 0 (FMPRE0)

Base 0x400F.E000 Offset 0x130 and 0x200 Type R/W, reset 0xFFF.FFF



READ\_ENABLE 31:0

0xFFFFFFF Flash Read Enable

Enables 2-KB flash blocks to be executed or read. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Description Value

0xFFFFFFF Enables 64 KB of flash.

# Register 9: Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400


**Note:** This register is aliased for backwards compatability.

**Note:** Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 0 (FMPPE0)

Base 0x400F.E000 Offset 0x134 and 0x400 Type R/W, reset 0xFFFF.FFFF



31:0 PROG\_ENABLE R/W 0xFFFFFFF Flash Programming Enable

Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0xFFFFFFF Enables 64 KB of flash.

144

## Register 10: User Debug (USER\_DBG), offset 0x1D0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides a write-once mechanism to disable external debugger access to the device in addition to 27 additional bits of user-defined data. The DBG0 bit (bit 0) is set to 0 from the factory and the DBG1 bit (bit 1) is set to 1, which enables external debuggers. Changing the DBG1 bit to 0 disables any external debugger access to the device permanently, starting with the next power-up cycle of the device. The NOTWRITTEN bit (bit 31) indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once.

| Base<br>Offse | er Debug<br>0x400F.E<br>et 0x1D0<br>R/W, res | E000     | R_DBG    | )        |          |              |          |          |             |            |           |            |             |           |           |           |
|---------------|--|----------|----------|----------|----------|--------------|----------|----------|-------------|------------|-----------|------------|-------------|-----------|-----------|-----------|
|               | 31   | 30       | 29       | 28       | 27       | 26           | 25       | 24       | 23          | 22         | 21        | 20         | 19          | 18        | 17        | 16        |
|               | NW   |          | I        |          | 1        |              | 1 1      |          | DATA        |            | I         | I          | 1           | I         | I         |           |
| Type<br>Reset | R/W<br>1                                     | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W<br>1     | R/W<br>1 | R/W<br>1 | R/W<br>1    | R/W<br>1   | R/W<br>1  | R/W<br>1   | R/W<br>1    | R/W<br>1  | R/W<br>1  | R/W<br>1  |
| Reset         | I  | I        | I        | I        | I        | I            | I        | I        | I           | I          | I         | I          | I           | I         | I         | I         |
|               | 15   | 14       | 13       | 12       | 11       | 10           | 9        | 8        | 7           | 6          | 5         | 4          | 3           | 2         | 1         | 0         |
|               |  |          | •        |          |          |              | DA       | TA       |             |            |           | •          | I           |           | DBG1      | DBG0      |
| Type<br>Reset | R/W<br>1                                     | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W<br>1     | R/W<br>1 | R/W<br>1 | R/W<br>1    | R/W<br>1   | R/W<br>1  | R/W<br>1   | R/W<br>1    | R/W<br>1  | R/W<br>1  | R/W<br>0  |
| Reset         |  |          |          |          |          |              |          |          |             |            |           |            |             |           |           | 0         |
| E             | Bit/Field                                    |          | Nam      | ne       | Ту       | ре           | Reset    | Des      | cription    |            |           |            |             |           |           |           |
|               | 31   |          | NW       | /        | R/       | W            | 1        | Use      | r Debug     | Not Writ   | ten       |            |             |           |           |           |
|               |  |          |          | -        |          |              | -        |          | Ũ           |            |           | rd haa n   | ot boon y   | witton    |           |           |
|               |  |          |          |          |          |              |          | Spe      | cifies that | 11 1115 32 | -bit uwo  | 10 1145 11 |             | willen.   |           |           |
|               | 30:2   |          | DAT      | A        | R/       | W 0>         | (1FFFFF  | F Use    | er Data     |            |           |            |             |           |           |           |
|               |  |          |          |          |          |              |          | Con      | tains the   | user da    | ita value | . This fie | ld is initi | alized to | all 1s ar | nd can    |
|               |  |          |          |          |          |              |          | only     | be writte   | en once.   |           |            |             |           |           |           |
|               | 1  |          | DBG      | 1        | R/       | \ <b>\</b> / | 1        | Deh      | oug Conti   | rol 1      |           |            |             |           |           |           |
|               | '  |          |          | ,        | 10       | vv           |          |          | •           |            |           |            |             |           |           |           |
|               |  |          |          |          |          |              |          | The      | DBG1 bi     | t must be  | e 1 and 1 | DBG0 mu    | ist be 0 f  | or debug  | g to be a | vailable. |
|               | 0  |          | DBG      | 90       | R/       | W            | 0        | Deb      | oug Conti   | rol 0      |           |            |             |           |           |           |
|               |  |          |          |          |          |              |          | The      | DBG1 bi     | t must be  | e 1 and 1 | DBG0 mu    | ist be 0 f  | or debug  | g to be a | vailable. |

## Register 11: User Register 0 (USER\_REG0), offset 0x1E0

**Note:** Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

| Use           | r Regist                         | er 0 (U  | ISER_R   | EG0)     |          |      |          |          |                |            |          |            |              |           |           |        |
|---------------|----------------------------------|----------|----------|----------|----------|------|----------|----------|----------------|------------|----------|------------|--------------|-----------|-----------|--------|
| Offse         | 0x400F.E<br>t 0x1E0<br>R/W, rese |          | F.FFFF   |          |          |      |          |          |                |            |          |            |              |           |           |        |
| _             | 31                               | 30       | 29       | 28       | 27       | 26   | 25       | 24       | 23             | 22         | 21       | 20         | 19           | 18        | 17        | 16     |
|               | NW                               |          | 1        |          | r r      |      | г г      |          | DATA           |            |          | 1          | 1            | 1         | 1         |        |
| Type<br>Reset | R/W<br>1                         | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W  | R/W<br>1 | R/W<br>1 | R/W<br>1       | R/W<br>1   | R/W<br>1 | R/W        | R/W<br>1     | R/W<br>1  | R/W<br>1  | R/W    |
| Resei         | I                                | I        | I        | I        | I        | 1    | I        | 1        | I              | I          | I        | I          | I            | I         | I         | I      |
|               | 15                               | 14       | 13       | 12       | 11       | 10   | 9        | 8        | 7              | 6          | 5        | 4          | 3            | 2         | 1         | 0      |
|               | I                                |          | 1        |          |          |      | 1 1      | DA       | ATA            |            |          | 1          | 1            | 1         | I         | 1      |
| Туре          | R/W                              | R/W      | R/W      | R/W      | R/W      | R/W  | R/W      | R/W      | R/W            | R/W        | R/W      | R/W        | R/W          | R/W       | R/W       | R/W    |
|               | Reset 1 1 1 1 1 1 1 1            |          |          |          |          |      | Reset    | 1<br>Des | 1<br>scription | 1          | 1        | 1          | 1            | 1         | 1         | 1      |
|               | 31                               |          | NM       | /        | R/\      | N    | 1        | Not      | Written        |            |          |            |              |           |           |        |
|               |                                  |          |          |          |          |      |          | Spe      | cifies that    | at this 32 | -bit dwo | rd has n   | ot been v    | written.  |           |        |
|               | 30:0                             |          | DAT      | A        | R/\      | N 0x | (7FFFFF  | FF Use   | er Data        |            |          |            |              |           |           |        |
|               |                                  |          |          |          |          |      |          |          | tains the      |            |          | . This fie | eld is initi | alized to | all 1s ar | nd can |

## Register 12: User Register 1 (USER\_REG1), offset 0x1E4

**Note:** Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

| Use           | r Regist                         | er 1 (L  | JSER_R   | EG1)     |          |          |          |          |             |            |           |            |               |           |           |          |
|---------------|----------------------------------|----------|----------|----------|----------|----------|----------|----------|-------------|------------|-----------|------------|---------------|-----------|-----------|----------|
| Offse         | 0x400F.E<br>t 0x1E4<br>R/W, rese |          | F.FFFF   |          |          |          |          |          |             |            |           |            |               |           |           |          |
|               | 31                               | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23          | 22         | 21        | 20         | 19            | 18        | 17        | 16       |
|               | NW                               |          | 1        |          | r r      |          | 1 1      |          | DATA        | I          | I         | 1          | 1 I           | I         | 1         |          |
| Туре          | R/W                              | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      | R/W         | R/W        | R/W       | R/W        | R/W           | R/W       | R/W       | R/W      |
| Reset         | 1                                | 1        | 1        | 1        | 1        | 1        | 1        | 1        | 1           | 1          | 1         | 1          | 1             | 1         | 1         | 1        |
|               | 15                               | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7           | 6          | 5         | 4          | 3             | 2         | 1         | 0        |
|               | r                                |          | 1        |          | , ,<br>, |          | т г      | DA       | ATA         |            | 1         | 1          | 1             | ſ         | 1         |          |
| Type<br>Reset | R/W<br>1                         | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W<br>1    | R/W<br>1   | R/W<br>1  | R/W<br>1   | R/W<br>1      | R/W<br>1  | R/W<br>1  | R/W<br>1 |
|               | '<br>lit/Field                   | I        | Nam      |          | Тур      | ·        | Reset    |          | cription    | I          | I         | I          | I             | I         | I         | I        |
|               | 31                               |          | NW       | 1        | R/       | Ν        | 1        | Not      | Written     |            |           |            |               |           |           |          |
|               |                                  |          |          |          |          |          |          | Spe      | cifies that | at this 32 | e-bit dwo | rd has n   | ot been v     | written.  |           |          |
|               | 30:0                             |          | DAT      | A        | R/       | N 0:     | x7FFFFF  | FF Use   | er Data     |            |           |            |               |           |           |          |
|               |                                  |          |          |          |          |          |          |          | tains the   |            |           | . This fie | eld is initia | alized to | all 1s ar | nd can   |

Base 0x400F.E000

## Register 13: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (FMPPEn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the FMPREn and FMPPEn registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

|       | 31       | 30  | 0.0000<br>29 | 28        | 27  | 26  | 25         | 24      | 23       | 22     | 21                    | 20  | 19     | 18  | 17  | 16  |
|-------|----------|-----|--------------|-----------|-----|-----|------------|---------|----------|--------|-----------------------|-----|--------|-----|-----|-----|
| г     | 31       | 30  | 29           | 20        | 2/  | 20  | 20         | 24      | 23       | 22     | 21                    | 20  | 19     | 10  | 17  | 10  |
|       |          |     | •            |           | •   |     |            | READ_E  | NABLE    |        | •                     |     |        | •   | •   | •   |
| ype 🕻 | R/W      | R/W | R/W          | R/W       | R/W | R/W | R/W        | R/W     | R/W      | R/W    | R/W                   | R/W | R/W    | R/W | R/W | R/W |
| eset  | 0        | 0   | 0            | 0         | 0   | 0   | 0          | 0       | 0        | 0      | 0                     | 0   | 0      | 0   | 0   | 0   |
|       | 15       | 14  | 13           | 12        | 11  | 10  | 9          | 8       | 7        | 6      | 5                     | 4   | 3      | 2   | 1   | 0   |
| ſ     | I        |     | 1            | · · · · · | r 1 |     | 1 1        | READ_E  | NABLE    |        | I                     | I   | 1<br>1 | I   | 1   | Î   |
| ype 🖢 | R/W      | R/W | R/W          | R/W       | R/W | R/W | R/W        | R/W     | R/W      | R/W    | R/W                   | R/W | R/W    | R/W | R/W | R/W |
| eset  | 0        | 0   | 0            | 0         | 0   | 0   | 0          | 0       | 0        | 0      | 0                     | 0   | 0      | 0   | 0   | 0   |
| В     | it/Field |     | Nam          | ne        | Тур | be  | Reset      | Desc    | cription |        |                       |     |        |     |     |     |
|       | 31:0     |     | READ_E       | NABLE     | R/  | N   | )x00000000 | ) Flasl | h Read I | Enable |                       |     |        |     |     |     |
|       |          |     |              |           |     |     |            |         |          |        | locks to<br>n the tab |     |        |     | •   |     |

Value

Description 0x0000000 Enables 64 KB of flash.

Flash Memory Protection Read Enable 1 (FMPRE1)

## Register 14: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (FMPPEn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the FMPREn and FMPPEn registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

| _    | 31        | 30  | 29  | 28  | 27         | 26         | 25    | 24       | 23       | 22  | 21  | 20  | 19     | 18  | 17  | 16  |
|------|-----------|-----|-----|-----|------------|------------|-------|----------|----------|-----|-----|-----|--------|-----|-----|-----|
|      |           | ſ   | I   |     | г т<br>1   |            | 1 1   | READ_E   | NABLE    |     |     | ſ   | 1      | 1   | ſ   | I   |
| ype  | R/W       | R/W | R/W | R/W | R/W        | R/W        | R/W   | R/W      | R/W      | R/W | R/W | R/W | R/W    | R/W | R/W | R/W |
| eset | 0         | 0   | 0   | 0   | 0          | 0          | 0     | 0        | 0        | 0   | 0   | 0   | 0      | 0   | 0   | 0   |
|      | 15        | 14  | 13  | 12  | 11         | 10         | 9     | 8        | 7        | 6   | 5   | 4   | 3      | 2   | 1   | 0   |
|      | 1         |     | I   |     | г <u>г</u> |            | 1 1   | READ_E   | NABLE    | 1   |     |     | 1<br>1 | 1   |     | 1   |
| /pe  | R/W       | R/W | R/W | R/W | R/W        | R/W        | R/W   | R/W      | R/W      | R/W | R/W | R/W | R/W    | R/W | R/W | R/W |
| set  | 0         | 0   | 0   | 0   | 0          | 0          | 0     | 0        | 0        | 0   | 0   | 0   | 0      | 0   | 0   | 0   |
| B    | lit/Field |     | Nam | ne  | Тур        | be         | Reset | Desc     | cription |     |     |     |        |     |     |     |
|      |           |     |     |     |            | 0x00000000 | Flash | n Read E | Enable   |     |     |     |        |     |     |     |
|      | ••        |     |     |     |            |            |       |          |          |     |     |     |        |     |     |     |

Value

Description 0x0000000 Enables 64 KB of flash.

Flash Memory Protection Read Enable 2 (FMPRE2)

Base 0x400F.E000

Base 0x400F.E000

## Register 15: Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (FMPPEn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the FMPREn and FMPPEn registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

|       | t 0x20C<br>R/W, res          | et 0x000 | 0.0000 |     |     |     |           |        |                         |        |     |     |     |     |     |     |
|-------|------------------------------|----------|--------|-----|-----|-----|-----------|--------|-------------------------|--------|-----|-----|-----|-----|-----|-----|
| _     | 31                           | 30       | 29     | 28  | 27  | 26  | 25        | 24     | 23                      | 22     | 21  | 20  | 19  | 18  | 17  | 16  |
|       | I                            | 1        | 1      |     | · · |     |           | READ_  | ENABLE                  |        | 1   | 1   |     | 1   | 1   | '   |
| Туре  | R/W                          | R/W      | R/W    | R/W | R/W | R/W | R/W       | R/W    | R/W                     | R/W    | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0                            | 0        | 0      | 0   | 0   | 0   | 0         | 0      | 0                       | 0      | 0   | 0   | 0   | 0   | 0   | 0   |
|       | 15                           | 14       | 13     | 12  | 11  | 10  | 9         | 8      | 7                       | 6      | 5   | 4   | 3   | 2   | 1   | 0   |
| ĺ     |                              | r        | 1      | ſ   | ı ı | r   | 1 1       | READ_  | ENABLE                  |        | 1   | I   | 1   | 1   | 1   |     |
| Туре  | R/W                          | R/W      | R/W    | R/W | R/W | R/W | R/W       | R/W    | R/W                     | R/W    | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0                            | 0        | 0      | 0   | 0   | 0   | 0         | 0      | 0                       | 0      | 0   | 0   | 0   | 0   | 0   | 0   |
| В     | it/Field                     |          | Nam    | ie  | Ту  | pe  | Reset     | Des    | scription               |        |     |     |     |     |     |     |
|       | 31:0 READ_ENABLE R/W 0x00000 |          |        |     |     |     | 0x0000000 | ) Flas | sh Read I               | Enable |     |     |     |     |     |     |
|       |                              |          |        |     |     |     |           |        | ables 2-Kl<br>nbined as |        |     |     |     |     | •   |     |

Value

Description 0x0000000 Enables 64 KB of flash.

Flash Memory Protection Read Enable 3 (FMPRE3)

# Register 16: Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404

**Note:** Offset is relative to System Control base address of 0x400FE000.

Flash Memory Protection Program Enable 1 (FMPPE1)

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Base 0x400F.E000 Offset 0x404 Type R/W, reset 0x0000.0000 31 25 30 29 28 27 26 24 23 22 21 20 19 18 17 16 PROG ENABLE R/W Туре 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 3 2 0 1 PROG ENABLE R/W R/W R/W R/W R/W R/W R/W R/W R/W R/M R/W R/W R/M R/W R/W R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description PROG\_ENABLE 0x00000000 Flash Programming Enable 31:0 R/W Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations". Value Description

0x00000000 Enables 64 KB of flash.

# Register 17: Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408

**Note:** Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 2 (FMPPE2) Base 0x400F.E000 Offset 0x408 Type R/W, reset 0x0000.0000 31 30 29 28 25 24 23 22 27 26 PROG ENABLE R/W Туре 0 Reset 0 0 0 0 0 0 0 0 0

|       | 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8      | 7      | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-------|-----|-----|-----|-----|-----|-----|-----|--------|--------|-----|-----|-----|-----|-----|-----|-----|
|       |     | 1   |     | 1   | 1   | 1   |     | PROG_E | ENABLE |     |     | 1   |     |     | 1   |     |
| Туре  | R/W    | R/W    | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0      | 0      | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
|       |     |     |     |     |     |     |     |        |        |     |     |     |     |     |     |     |
|       |     |     |     |     |     |     |     |        |        |     |     |     |     |     |     |     |

 Bit/Field
 Name
 Type
 Reset
 Description

 31:0
 PROG\_ENABLE
 R/W
 0x00000000
 Flash Programming Enable

Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0x00000000 Enables 64 KB of flash.

21

R/W

0

20

R/W

0

19

R/W

0

18

R/W

0

17

R/W

0

16

R/W

0

# Register 18: Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offset 0x40C Type R/W, reset 0x0000.0000 31 25 30 29 28 27 26 24 23 22 21 20 19 18 17 16 PROG ENABLE R/W Туре 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 3 2 0 1 PROG ENABLE R/W R/W R/W R/W R/W R/W R/W R/W R/W R/M R/W R/W R/M R/W R/W R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description PROG\_ENABLE 0x00000000 Flash Programming Enable 31:0 R/W Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations". Value Description 0x0000000 Enables 64 KB of flash.

Flash Memory Protection Program Enable 3 (FMPPE3) Base 0x400F.E000 Offset 0x40C

## 9 General-Purpose Input/Outputs (GPIOs)

The GPIO module is composed of eight physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E, Port F, Port G, and Port H). The GPIO module supports 20-41 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:


- Programmable control for GPIO interrupts
  - Interrupt generation masking
  - Edge-triggered on rising, falling, or both
  - Level-sensitive on High or Low values
- 5-V-tolerant input/outputs
- Bit masking in both read and write operations through address lines
- Pins configured as digital inputs are Schmitt-triggered.
- Programmable control for GPIO pad configuration:
  - Weak pull-up or pull-down resistors
  - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can be configured with an 18-mA pad drive for high-current applications
  - Slew rate control for the 8-mA drive
  - Open drain enables
  - Digital input enables

## 9.1 Functional Description

Important: All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1, GPIODEN=1 and GPIOPUR=1). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 9-1 on page 155). The LM3S1110 microcontroller contains eight ports and thus eight of these physical GPIO blocks.





## 9.1.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

## 9.1.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 162) is used to configure each individual pin as an input or output. When the data direction bit is set to 0, the GPIO is configured as an input and the corresponding data register bit will capture and store the value on the GPIO port. When the data direction bit is set to 1, the GPIO is configured as an output and the corresponding data register bit will be driven out on the GPIO port.


## 9.1.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 161) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 9-2 on page 156, where u is data unchanged by the write.

### Figure 9-2. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 9-3 on page 156.

#### Figure 9-3. GPIODATA Read Example



## 9.1.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- GPIO Interrupt Sense (GPIOIS) register (see page 163)
- **GPIO Interrupt Both Edges (GPIOIBE)** register (see page 164)
- **GPIO Interrupt Event (GPIOIEV)** register (see page 165)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 166).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 167 and page 168). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

Interrupts are cleared by writing a 1 to the appropriate bit of the **GPIO Interrupt Clear (GPIOICR)** register (see page 169).

When programming the following interrupt control registers, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

## 9.1.3 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 170), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

## 9.1.4 Commit Control

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 170) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 180) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 181) have been set to 1.

## 9.1.5 Pad Control

The pad control registers allow for GPIO pad configuration by software based on the application requirements. The pad control registers include the GPIODR2R, GPIODR4R, GPIODR8R, GPIOODR, GPIOPUR, GPIOPDR, GPIOSLR, and GPIODEN registers. These registers control drive strength, open-drain configuration, pull-up and pull-down resistors, slew-rate control and digital input enable.

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the  $V_{OL}$  value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package.

## 9.1.6 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

## 9.2 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) are configured out of reset to be undriven (tristate): **GPIOAFSEL**=0, **GPIODEN**=0, **GPIOPDR**=0, and **GPIOPUR**=0. Table 9-1 on page 158 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 9-2 on page 158 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

July 25, 2008

| Configuration                  | GPIO Re | gister Bit V | 'alue <sup>a</sup> |     |     |     |      |      |      |     |
|--------------------------------|---------|--------------|--------------------|-----|-----|-----|------|------|------|-----|
|                                | AFSEL   | DIR          | ODR                | DEN | PUR | PDR | DR2R | DR4R | DR8R | SLR |
| Digital Input (GPIO)           | 0       | 0            | 0                  | 1   | ?   | ?   | Х    | Х    | Х    | Х   |
| Digital Output (GPIO)          | 0       | 1            | 0                  | 1   | ?   | ?   | ?    | ?    | ?    | ?   |
| Open Drain Input<br>(GPIO)     | 0       | 0            | 1                  | 1   | Х   | X   | Х    | X    | X    | X   |
| Open Drain Output<br>(GPIO)    | 0       | 1            | 1                  | 1   | Х   | X   | ?    | ?    | ?    | ?   |
| Digital Input (Timer<br>CCP)   | 1       | Х            | 0                  | 1   | ?   | ?   | Х    | X    | X    | X   |
| Digital Output (Timer<br>PWM)  | 1       | Х            | 0                  | 1   | ?   | ?   | ?    | ?    | ?    | ?   |
| Digital Input/Output<br>(SSI)  | 1       | Х            | 0                  | 1   | ?   | ?   | ?    | ?    | ?    | ?   |
| Digital Input/Output<br>(UART) | 1       | Х            | 0                  | 1   | ?   | ?   | ?    | ?    | ?    | ?   |
| Analog Input<br>(Comparator)   | 0       | 0            | 0                  | 0   | 0   | 0   | X    | X    | X    | X   |
| Digital Output<br>(Comparator) | 1       | Х            | 0                  | 1   | ?   | ?   | ?    | ?    | ?    | ?   |

#### **Table 9-1. GPIO Pad Configuration Examples**

a. X=Ignored (don't care bit)

?=Can be either 0 or 1, depending on the configuration

#### Table 9-2. GPIO Interrupt Configuration Example

| Register | Desired   | Pin 2 Bit Va | ue <sup>a</sup> |   |   |   |   |   |   |
|----------|---|--------------|-----------------|---|---|---|---|---|---|
|          | Interrupt<br>Event<br>Trigger   | 7            | 6               | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIOIS   | 0=edge<br>1=level   | X            | X               | X | X | X | 0 | X | Х |
| GPIOIBE  | 0=single<br>edge<br>1=both<br>edges   | X            | X               | X | X | X | 0 | X | Х |
| GPIOIEV  | 0=Low level,<br>or negative<br>edge<br>1=High level,<br>or positive<br>edge |              | X               | X | X | X | 1 | X | X |
| GPIOIM   | 0=masked<br>1=not<br>masked   | 0            | 0               | 0 | 0 | 0 | 1 | 0 | 0 |

a. X=Ignored (don't care bit)

## 9.3 Register Map

Table 9-3 on page 159 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A: 0x4000.4000
- GPIO Port B: 0x4000.5000
- GPIO Port C: 0x4000.6000
- GPIO Port D: 0x4000.7000
- GPIO Port E: 0x4002.4000
- GPIO Port F: 0x4002.5000
- GPIO Port G: 0x4002.6000
- GPIO Port H: 0x4002.7000

Important: The GPIO registers in this chapter are duplicated in each GPIO block, however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to those unconnected bits has no effect and reading those unconnected bits returns no meaningful data.

Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

The default register type for the **GPIOCR** register is RO for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these five pins default to non-committable. Because of this, the default reset value of **GPIOCR** for GPIO Port B is 0x0000.007F while the default reset value of GPIOCR for Port C is 0x0000.00F0.

| Offset | Name     | Туре | Reset       | Description                  | See<br>page |
|--------|----------|------|-------------|------------------------------|-------------|
| 0x000  | GPIODATA | R/W  | 0x0000.0000 | GPIO Data                    | 161         |
| 0x400  | GPIODIR  | R/W  | 0x0000.0000 | GPIO Direction               | 162         |
| 0x404  | GPIOIS   | R/W  | 0x0000.0000 | GPIO Interrupt Sense         | 163         |
| 0x408  | GPIOIBE  | R/W  | 0x0000.0000 | GPIO Interrupt Both Edges    | 164         |
| 0x40C  | GPIOIEV  | R/W  | 0x0000.0000 | GPIO Interrupt Event         | 165         |
| 0x410  | GPIOIM   | R/W  | 0x0000.0000 | GPIO Interrupt Mask          | 166         |
| 0x414  | GPIORIS  | RO   | 0x0000.0000 | GPIO Raw Interrupt Status    | 167         |
| 0x418  | GPIOMIS  | RO   | 0x0000.0000 | GPIO Masked Interrupt Status | 168         |

#### Table 9-3. GPIO Register Map

July 25, 2008

| Offset | Name          | Туре | Reset       | Description                      | See<br>page |
|--------|---------------|------|-------------|----------------------------------|-------------|
| 0x41C  | GPIOICR       | W1C  | 0x0000.0000 | GPIO Interrupt Clear             | 169         |
| 0x420  | GPIOAFSEL     | R/W  | -           | GPIO Alternate Function Select   | 170         |
| 0x500  | GPIODR2R      | R/W  | 0x0000.00FF | GPIO 2-mA Drive Select           | 172         |
| 0x504  | GPIODR4R      | R/W  | 0x0000.0000 | GPIO 4-mA Drive Select           | 173         |
| 0x508  | GPIODR8R      | R/W  | 0x0000.0000 | GPIO 8-mA Drive Select           | 174         |
| 0x50C  | GPIOODR       | R/W  | 0x0000.0000 | GPIO Open Drain Select           | 175         |
| 0x510  | GPIOPUR       | R/W  | -           | GPIO Pull-Up Select              | 176         |
| 0x514  | GPIOPDR       | R/W  | 0x0000.0000 | GPIO Pull-Down Select            | 177         |
| 0x518  | GPIOSLR       | R/W  | 0x0000.0000 | GPIO Slew Rate Control Select    | 178         |
| 0x51C  | GPIODEN       | R/W  | -           | GPIO Digital Enable              | 179         |
| 0x520  | GPIOLOCK      | R/W  | 0x0000.0001 | GPIO Lock                        | 180         |
| 0x524  | GPIOCR        | -    | -           | GPIO Commit                      | 181         |
| 0xFD0  | GPIOPeriphID4 | RO   | 0x0000.0000 | GPIO Peripheral Identification 4 | 183         |
| 0xFD4  | GPIOPeriphID5 | RO   | 0x0000.0000 | GPIO Peripheral Identification 5 | 184         |
| 0xFD8  | GPIOPeriphID6 | RO   | 0x0000.0000 | GPIO Peripheral Identification 6 | 185         |
| 0xFDC  | GPIOPeriphID7 | RO   | 0x0000.0000 | GPIO Peripheral Identification 7 | 186         |
| 0xFE0  | GPIOPeriphID0 | RO   | 0x0000.0061 | GPIO Peripheral Identification 0 | 187         |
| 0xFE4  | GPIOPeriphID1 | RO   | 0x0000.0000 | GPIO Peripheral Identification 1 | 188         |
| 0xFE8  | GPIOPeriphID2 | RO   | 0x0000.0018 | GPIO Peripheral Identification 2 | 189         |
| 0xFEC  | GPIOPeriphID3 | RO   | 0x0000.0001 | GPIO Peripheral Identification 3 | 190         |
| 0xFF0  | GPIOPCellID0  | RO   | 0x0000.000D | GPIO PrimeCell Identification 0  | 191         |
| 0xFF4  | GPIOPCellID1  | RO   | 0x0000.00F0 | GPIO PrimeCell Identification 1  | 192         |
| 0xFF8  | GPIOPCellID2  | RO   | 0x0000.0005 | GPIO PrimeCell Identification 2  | 193         |
| 0xFFC  | GPIOPCellID3  | RO   | 0x0000.00B1 | GPIO PrimeCell Identification 3  | 194         |

## 9.4 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

## Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 162).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

#### GPIO Data (GPIODATA)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x000

Type R/W, reset 0x0000.0000


| 31        | 30   | 29   | 28  | 27   | 26   | 25  | 24   | 23   | 22   | 21   | 20  | 19  | 18  | 17  | 16  |
|-----------|--|--|---|--|--|---|--|--|--|--|---|---|---|---|---|
| - T       |  |  |   | <b>r</b>   |  | · ·   | rese   | erved  | 1  |  |   |   |   | 1   |   |
| RO<br>0   | RO<br>0                                      | RO<br>0  | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0   |
| 15        | 14   | 13   | 12  | 11   | 10   | 9   | 8  | 7  | 6  | 5  | 4   | 3   | 2   | 1   | 0   |
| 1         |  | 1 1  | rese  | rved   |  |   |  |  | 1  | ſ  | DA  | TA<br>I   | 1   | 1   |   |
| RO<br>0   | RO<br>0                                      | RO<br>0  | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0   | RO<br>0  | R/W<br>0   | R/W<br>0   | R/W<br>0   | R/W<br>0  | R/W<br>0  | R/W<br>0  | R/W<br>0  | R/W<br>0  |
|           |  |  |   |  |  |   |  |  |  |  |   |   |   |   |   |
| Bit/Field |  | Nam  | e   | Ту   | be   | Reset   | Des  | cription   |  |  |   |   |   |   |   |
| 31:8      |  | reserv   | ved   | R  | C  | 0x00  | com  | patibility   | with futu  | ure prod   | ucts, the   | value of  | a reserv  | •   |   |
| 7:0       |  | DAT  | A   | R/   | N  | 0x00  |  |  |  |  |   |   |   |   |   |
|           | RO<br>0<br>15<br>RO<br>0<br>it/Field<br>31:8 | RO RO<br>0 0<br>15 14<br>RO RO<br>0 0<br>iit/Field<br>31:8 | RO         RO         RO         RO         O <td>RO         RO         RO         RO         RO           0         0         0         0         0           15         14         13         12           rese           RO         RO         RO         RO           0         0         0         0         0           iit/Field         Name         31:8         reserved</td> <td>RO         RO         RO&lt;</td> <td>RO       RO       <th< td=""><td>RO         RO         RO&lt;</td><td>RO         RO         RO&lt;</td><td>RO         RO         RO&lt;</td><td>RO         RO         RO&lt;</td><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<></td></th<></td> | RO         RO         RO         RO         RO           0         0         0         0         0           15         14         13         12           rese           RO         RO         RO         RO           0         0         0         0         0           iit/Field         Name         31:8         reserved | RO         RO< | RO       RO <th< td=""><td>RO         RO         RO&lt;</td><td>RO         RO         RO&lt;</td><td>RO         RO         RO&lt;</td><td>RO         RO         RO&lt;</td><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<></td></th<> | RO         RO< | RO         RO< | RO         RO< | RO         RO< | RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<> | RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<> | RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<> | RO       RO <th< td=""><td>RO       RO       <th< td=""></th<></td></th<> | RO       RO <th< td=""></th<> |

This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and the data written to the registers are masked by the eight address lines *ipaddr*[9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by *ipaddr*[9:2] and are configured as outputs. See "Data Register Operation" on page 155 for examples of reads and writes.

## Register 2: GPIO Direction (GPIODIR), offset 0x400

The GPIODIR register is the data direction register. Bits set to 1 in the GPIODIR register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

#### GPIO Direction (GPIODIR)



| -             | 31      | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|---------------|---------|---------|---------|---------|---------|---------|---------|---------|----------|----------|----------|----------|----------|----------|----------|----------|
|               |         | •       |         | 1       | 1       |         |         | rese    | rved     |          |          |          |          |          |          | •        |
| Туре          | RO       | RO       | RO       | RO       | RO       | RO       | RO       | RO       |
| Reset         | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
|               | 15      | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
|               |         | 1       |         | rese    | rved    |         |         |         |          |          |          | DI       | R        |          |          |          |
| Type<br>Reset | RO<br>0 | R/W<br>0 |

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 31:8      | reserved | RO   | 0x00  | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0       | DIR      | R/W  | 0x00  | GPIO Data Direction   |

The DIR values are defined as follows:

- 0 Pins are inputs.
- Pins are outputs. 1

## Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Bits set to 1 in **GPIOIS** configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

#### GPIO Interrupt Sense (GPIOIS) GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000

IS

R/W

0x00

| GPIO<br>GPIO<br>GPIO<br>GPIO<br>GPIO<br>Offse | Port C b<br>Port D b<br>Port E b<br>Port F b<br>Port G b<br>Port H b<br>t 0x404 | ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40 | 000.6000<br>000.7000<br>002.4000<br>002.5000<br>002.6000<br>002.7000 |      |      |    |       |      |          |     |     |        |             |                       |     |     |
|---|---|--|--|------|------|----|-------|------|----------|-----|-----|--------|-------------|-----------------------|-----|-----|
|   | 31  | 30   | 29   | 28   | 27   | 26 | 25    | 24   | 23       | 22  | 21  | 20     | 19          | 18                    | 17  | 16  |
|   |   |  | Ì  |      |      | î  | i i   | rese | rved     |     |     | ì      | 1           |                       |     | 1   |
| Туре  | RO  | RO   | RO   | RO   | RO   | RO | RO    | RO   | RO       | RO  | RO  | RO     | RO          | RO                    | RO  | RO  |
| Reset   | 0   | 0  | 0  | 0    | 0    | 0  | 0     | 0    | 0        | 0   | 0   | 0      | 0           | 0                     | 0   | 0   |
| _   | 15  | 14   | 13   | 12   | 11   | 10 | 9     | 8    | 7        | 6   | 5   | 4      | 3           | 2                     | 1   | 0   |
|   | 1   |  | 1  | rese | rved |    |       |      |          |     |     | I<br>Į | I<br>S<br>I |                       |     | 1   |
| Туре  | RO  | RO   | RO   | RO   | RO   | RO | RO    | RO   | R/W      | R/W | R/W | R/W    | R/W         | R/W                   | R/W | R/W |
| Reset   | 0   | 0  | 0  | 0    | 0    | 0  | 0     | 0    | 0        | 0   | 0   | 0      | 0           | 0                     | 0   | 0   |
| В   | it/Field  |  | Nam  | ne   | Ту   | ре | Reset | Des  | cription |     |     |        |             |                       |     |     |
|   | 31:8  |  | reserv   | ved  | R    | 0  | 0x00  |      |          |     | 2   |        |             | erved bit<br>a reserv | •   |     |

compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

GPIO Interrupt Sense

The IS values are defined as follows:

Value Description

0 Edge on corresponding pin is detected (edge-sensitive).

1 Level on corresponding pin is detected (level-sensitive).

7:0

## Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register is the interrupt both-edges register. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 163) is set to detect edges, bits set to High in **GPIOIBE** configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 165). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

#### GPIO Interrupt Both Edges (GPIOIBE)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x408 Type R/W, reset 0x0000.0000

| 31        | 30  | 29  | 28  | 27   | 26   | 25   | 24   | 23   | 22   | 21  | 20  | 19   | 18  | 17  | 16  |
|-----------|---|---|---|--|--|--|--|--|--|---|---|--|---|---|---|
|           |   | 1   | T   | , , , , , , , , , , , , , , , , , , ,  |  | 1 1  | rese   | erved  |  | r   | I   |  | 1   | Î   | T   |
| RO        | RO  | RO  | RO  | RO   | RO   | RO   | RO   | RO   | RO   | RO  | RO  | RO   | RO  | RO  | RO  |
| 0         | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0   | 0   | 0  | 0   | 0   | 0   |
| 15        | 14  | 13  | 12  | 11   | 10   | 9  | 8  | 7  | 6  | 5   | 4   | 3  | 2   | 1   | 0   |
|           |   | 1   | rese  | rved   |  | 1 1  |  |  |  | I   | IE  | BE   | 1   | 1   | I   |
| RO        | RO  | RO  | RO  | RO   | RO   | RO   | RO   | R/W  | R/W  | R/W   | R/W   | R/W  | R/W   | R/W   | R/W   |
| 0         | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0   | 0   | 0  | 0   | 0   | 0   |
| Bit/Field |   | Nan   | ne  | Ту   | pe   | Reset  | Des  | cription   |  |   |   |  |   |   |   |
| 31:8      |   | reser   | ved   | R  | 0  | 0x00   | com  | npatibility  | with futu  | ure prod  | ucts, the   | value of   | a reserv  | •   |   |
| 7:0       |   | IBI   | E   | R/   | W  | 0x00   | GPI  | O Interru  | pt Both  | Edges   |   |  |   |   |   |
|           | RO<br>0<br>15<br>RO<br>0<br>8it/Field<br>31:8 | RO RO 0<br>15 14<br>RO RO 0<br>0 0<br>Bit/Field<br>31:8 | RO         RO         RO         RO         O         O         I <thi< th="">         I         <thi< th="">         I</thi<></thi<> | RO         RO         RO         RO         RO         O <td>RO         RO         RO&lt;</td> <td>RO         RO         RO&lt;</td> <td>RO         RO         RO&lt;</td> <td>RO         RO         RO&lt;</td> <td>RO     RO     &lt;</td> <td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO         RO         RO&lt;</td><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<></td> | RO         RO< | RO         RO< | RO         RO< | RO         RO< | RO     < | RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO         RO         RO&lt;</td><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<> | RO       RO <th< td=""><td>RO         RO         RO&lt;</td><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<> | RO         RO< | RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<> | RO       RO <th< td=""><td>RO       RO       <th< td=""></th<></td></th<> | RO       RO <th< td=""></th<> |

The IBE values are defined as follows:

- 0 Interrupt generation is controlled by the **GPIO Interrupt Event** (**GPIOIEV**) register (see page 165).
- 1 Both edges on the corresponding pin trigger an interrupt.
  - Note: Single edge is determined by the corresponding bit in **GPIOIEV**.

## Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Bits set to High in **GPIOIEV** configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 163). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in **GPIOIS**. All bits are cleared by a reset.

#### GPIO Interrupt Event (GPIOIEV)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x40C Type R/W, reset 0x0000.0000

| _             | 31        | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23         | 22        | 21        | 20                                  | 19       | 18       | 17      | 16      |
|---------------|-----------|---------|---------|---------|---------|---------|---------|---------|------------|-----------|-----------|-------------------------------------|----------|----------|---------|---------|
|               |           |         | 1       |         | 1       | 1       | т т     | rese    | rved       | I         | 1         | 1                                   | 1        | 1        | 1       |         |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0                             | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0 |
| Reber         |           |         |         |         |         |         |         |         |            | -         |           |                                     |          |          | ů<br>,  |         |
|               | 15        | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7          | 6         | 5         | 4                                   | 3        | 2        | 1       | 0       |
|               |           | l       | 1       | rese    | erved   | 1       |         |         |            | I         | I         | I                                   | EV<br>I  | 1        | I       | I       |
| Туре          | RO        | RO      | RO      | RO      | RO      | RO      | RO      | RO      | R/W        | R/W       | R/W       | R/W                                 | R/W      | R/W      | R/W     | R/W     |
| Reset         | 0         | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0          | 0         | 0         | 0                                   | 0        | 0        | 0       | 0       |
| E             | Bit/Field |         | Nam     | ie      | Ту      | ре      | Reset   | Des     | cription   |           |           |                                     |          |          |         |         |
|               | 31:8      |         | reserv  | ved     | R       | 0       | 0x00    | com     | patibility | with fut  | ure prod  | he value<br>ucts, the<br>dify-write | value of | a reserv | •       |         |
|               | 7:0       |         | IEV     | /       | R/      | W       | 0x00    | GPI     | O Interru  | ipt Even  | t         |                                     |          |          |         |         |
|               |           |         |         |         |         |         |         | The     | IEV val    | ues are o | defined a | as follow                           | s:       |          |         |         |

- 0 Falling edge or Low levels on corresponding pins trigger interrupts.
- 1 Rising edge or High levels on corresponding pins trigger interrupts.

## Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The GPIOIM register is the interrupt mask register. Bits set to High in GPIOIM allow the corresponding pins to trigger their individual interrupts and the combined GPIOINTR line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

## GPIO Interrupt Mask (GPIOIM) GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000

| GPIO<br>GPIO<br>GPIO<br>GPIO<br>GPIO<br>Offse | Port D b<br>Port E b<br>Port F b<br>Port G b<br>Port H b<br>t 0x410 | ase: 0x4<br>ase: 0x4<br>ase: 0x4<br>ase: 0x4<br>ase: 0x4 | 000.6000<br>000.7000<br>002.4000<br>002.5000<br>002.6000<br>002.7000 |      |      |    |       |      |          |          |           |          |          |           |           |      |
|---|---|--|--|------|------|----|-------|------|----------|----------|-----------|----------|----------|-----------|-----------|------|
|   | 31  | 30   | 29   | 28   | 27   | 26 | 25    | 24   | 23       | 22       | 21        | 20       | 19       | 18        | 17        | 16   |
|   |   |  | I  |      |      | r  | î î   | rese | rved     | Ì        |           | Ì        |          | Ì         | Î         | Ì    |
| Туре  | RO  | RO   | RO   | RO   | RO   | RO | RO    | RO   | RO       | RO       | RO        | RO       | RO       | RO        | RO        | RO   |
| Reset   | 0   | 0  | 0  | 0    | 0    | 0  | 0     | 0    | 0        | 0        | 0         | 0        | 0        | 0         | 0         | 0    |
|   | 15  | 14   | 13   | 12   | 11   | 10 | 9     | 8    | 7        | 6        | 5         | 4        | 3        | 2         | 1         | 0    |
|   |   |  | I  | rese | rved | ľ  | 1 1   |      |          | I        |           | I<br>IN  | 1E       | I         | Î         |      |
| Туре  | RO  | RO   | RO   | RO   | RO   | RO | RO    | RO   | R/W      | R/W      | R/W       | R/W      | R/W      | R/W       | R/W       | R/W  |
| Reset   | 0   | 0  | 0  | 0    | 0    | 0  | 0     | 0    | 0        | 0        | 0         | 0        | 0        | 0         | 0         | 0    |
| В   | it/Field  |  | Nam  | ne   | Ту   | ре | Reset | Des  | cription |          |           |          |          |           |           |      |
|   | 31:8  |  | reserv   | ved  | R    | 0  | 0x00  | Soft | ware sh  | ould not | rely on t | he value | of a res | erved bit | . To prov | /ide |

|     |     |     |      | compa<br>prese |
|-----|-----|-----|------|----------------|
| 7:0 | IME | R/W | 0x00 | GPIO           |

patibility with future products, the value of a reserved bit should be erved across a read-modify-write operation.

O Interrupt Mask Enable

The IME values are defined as follows:

- 0 Corresponding pin interrupt is masked.
- Corresponding pin interrupt is not masked. 1

## Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. Bits read High in **GPIORIS** reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the **GPIO Interrupt Mask** (**GPIOIM**) register (see page 166). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

#### GPIO Raw Interrupt Status (GPIORIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4002.4000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.7000 Offset 0x414 Type RO, reset 0x0000.0000

|       | 31        | 30 | 29    | 28   | 27   | 26 | 25    | 24   | 23         | 22       | 21       | 20                                  | 19           | 18       | 17 | 16 |
|-------|-----------|----|-------|------|------|----|-------|------|------------|----------|----------|-------------------------------------|--------------|----------|----|----|
|       |           | r  | 1     | 1    | 1    | r  | 1 1   | rese | rved       |          | 1        | 1                                   | 1            |          | 1  |    |
| Туре  | RO        | RO | RO    | RO   | RO   | RO | RO    | RO   | RO         | RO       | RO       | RO                                  | RO           | RO       | RO | RO |
| Reset | 0         | 0  | 0     | 0    | 0    | 0  | 0     | 0    | 0          | 0        | 0        | 0                                   | 0            | 0        | 0  | 0  |
|       | 15        | 14 | 13    | 12   | 11   | 10 | 9     | 8    | 7          | 6        | 5        | 4                                   | 3            | 2        | 1  | 0  |
|       |           | 1  | 1     | rese | rved | 1  | 1 1   |      |            |          | 1        | R                                   | I<br>IS<br>I | ſ        | 1  | r  |
| Туре  | RO        | RO | RO    | RO   | RO   | RO | RO    | RO   | RO         | RO       | RO       | RO                                  | RO           | RO       | RO | RO |
| Reset | 0         | 0  | 0     | 0    | 0    | 0  | 0     | 0    | 0          | 0        | 0        | 0                                   | 0            | 0        | 0  | 0  |
| E     | Bit/Field |    | Nan   | ne   | Ту   | ре | Reset | Des  | cription   |          |          |                                     |              |          |    |    |
|       | 31:8      |    | reser | ved  | R    | 0  | 0x00  | com  | patibility | with fut | ure prod | he value<br>ucts, the<br>dify-write | value of     | a reserv | •  |    |
|       | 7:0       |    | RI    | 3    | R    | 0  | 0x00  | GPI  | O Interru  | ipt Raw  | Status   |                                     |              |          |    |    |
|       |           |    |       |      |      |    |       |      |            |          | e        |                                     |              |          |    |    |

Reflects the status of interrupt trigger condition detection on pins (raw, prior to masking).

The RIS values are defined as follows:

- 0 Corresponding pin interrupt requirements not met.
- 1 Corresponding pin interrupt has met requirements.

## Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.

**GPIOMIS** is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS)

| GPIO<br>GPIO<br>GPIO<br>GPIO<br>GPIO<br>GPIO<br>Offse | Port B b<br>Port C b<br>Port D b<br>Port E b<br>Port E b<br>Port F b<br>Port G b<br>Port H b<br>t 0x418 | ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>t 0x0000. | 00.5000<br>00.6000<br>00.7000<br>02.4000<br>02.5000<br>002.6000<br>002.7000 | ,    |         |    |               |             |            |           |           |                       |           |          |    |    |
|---|---|---|---|------|---------|----|---------------|-------------|------------|-----------|-----------|-----------------------|-----------|----------|----|----|
|   | 31  | 30  | 29  | 28   | 27      | 26 | 25            | 24          | 23         | 22        | 21        | 20                    | 19        | 18       | 17 | 16 |
| ſ   | ï   |   |   |      |         |    | r r           | rese        | rved       |           | 1         | 1                     | ı         | 1        | 1  |    |
| Туре  | RO  | RO  | RO  | RO   | RO      | RO | RO            | RO          | RO         | RO        | RO        | RO                    | RO        | RO       | RO | RO |
| Reset   | 0   | 0   | 0   | 0    | 0       | 0  | 0             | 0           | 0          | 0         | 0         | 0                     | 0         | 0        | 0  | 0  |
|   | 15  | 14  | 13  | 12   | 11      | 10 | 9             | 8           | 7          | 6         | 5         | 4                     | 3         | 2        | 1  | 0  |
| ſ   | 1   |   |   | rese | rved    |    | r r           |             |            |           | l .       | М                     | IS        |          | Î  |    |
| Туре  | RO  | RO  | RO  | RO   | RO      | RO | RO            | RO          | RO         | RO        | RO        | RO                    | RO        | RO       | RO | RO |
| Reset   | 0   | 0   | 0   | 0    | 0       | 0  | 0             | 0           | 0          | 0         | 0         | 0                     | 0         | 0        | 0  | 0  |
| В   | it/Field<br>31:8  |   | Nam<br>reserv   |      | Ty<br>R |    | Reset<br>0x00 | Soft<br>com | patibility | with futu | ure prod  | he value<br>ucts, the | value of  | a reserv | •  |    |
|   | 7:0   |   | MIS   | 6    | R       | 0  | 0x00          | •           |            |           | upt Statu | dify-write<br>Is      | operatio  | on.      |    |    |
|   |   |   |   |      |         |    |               | Mas         | ked valu   | e of inte | rrupt du  | e to corre            | espondir  | ıg pin.  |    |    |
|   |   |   |   |      |         |    |               | The         | MIS val    | ues are o | defined a | as follow             | s:        | - •      |    |    |
|   |   |   |   |      |         |    |               | Valı        | ue Desc    | ription   |           |                       |           |          |    |    |
|   |   |   |   |      |         |    |               | 0           |            | •         |           | line inte             | rrunt not | activo   |    |    |

- 0 Corresponding GPIO line interrupt not active.
- 1 Corresponding GPIO line asserting interrupt.

## Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.

# GPIO Interrupt Clear (GPIOICR) GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.4000 GPIO Port F base: 0x4002.6000 GPIO Port H base: 0x4002.7000 GPIO Port H base: 0x4002.7000

IC

W1C

0x00

Type W1C, reset 0x0000.0000

7:0

|       | 31        | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23       | 22       | 21         | 20       | 19       | 18        | 17        | 16   |
|-------|-----------|----|--------|------|------|----|-------|------|----------|----------|------------|----------|----------|-----------|-----------|------|
|       |           | 1  | 1      | ì    | - 1  |    | 1 1   | rese | rved     |          |            |          | î .      | Ì         | í         | 1    |
| _ L   |           |    |        |      |      |    |       |      | L        |          |            |          | L        |           |           |      |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO       | RO       | RO         | RO       | RO       | RO        | RO        | RO   |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0        | 0        | 0          | 0        | 0        | 0         | 0         | 0    |
|       |           |    |        |      |      |    |       |      |          |          |            |          |          |           |           |      |
|       | 15        | 14 | 13     | 12   | 11   | 10 | 9     | 8    | 7        | 6        | 5          | 4        | 3        | 2         | 1         | 0    |
| 1     |           | 1  | 1      |      | l l  |    | 1 1   |      |          |          |            |          | 1        |           | 1         |      |
|       |           |    |        | rese | rved |    |       |      |          |          |            | l.       | С        |           |           |      |
| L     |           |    |        |      | I    |    |       |      |          |          |            |          | I        |           |           |      |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | W1C      | W1C      | W1C        | W1C      | W1C      | W1C       | W1C       | W1C  |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0        | 0        | 0          | 0        | 0        | 0         | 0         | 0    |
|       |           |    |        |      |      |    |       |      |          |          |            |          |          |           |           |      |
|       |           |    |        |      |      |    |       |      |          |          |            |          |          |           |           |      |
|       |           |    |        |      |      |    |       |      |          |          |            |          |          |           |           |      |
| B     | sit/Field |    | Nam    | ne   | Ту   | be | Reset | Des  | cription |          |            |          |          |           |           |      |
|       |           |    |        |      |      |    |       |      | •        |          |            |          |          |           |           |      |
|       |           |    |        |      | -    | ~  |       | ~ ~  |          |          |            |          |          |           | -         |      |
|       | 31:8      |    | reserv | /ed  | R    | 0  | 0x00  | Soft | ware sho | ould not | rely on tl | ne value | of a res | erved bit | . Io prov | /ide |

compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

GPIO Interrupt Clear

The  ${\tt IC}$  values are defined as follows:

- 0 Corresponding interrupt is unaffected.
- 1 Corresponding interrupt is cleared.

## Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 170) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 180) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 181) have been set to 1.

Important: All GPIO pins are tri-stated by default (**GPIOAFSEL=**0, **GPIODEN=**0, **GPIOPDR=**0, and **GPIOPUR=**0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (**GPIOAFSEL=**1, **GPIODEN=1** and **GPIOPUR=**1). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris<sup>®</sup> microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

#### GPIO Alternate Function Select (GPIOAFSEL)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x420 Type R/W, reset -

|       | 31        | 30  | 29     | 28   | 27    | 26 | 25    | 24   | 23       | 22  | 21  | 20               | 19  | 18  | 17  | 16  |
|-------|-----------|-----|--------|------|-------|----|-------|------|----------|-----|-----|------------------|-----|-----|-----|-----|
|       |           | 1   |        |      | ı ı   |    | , ,   | rese | rved     | Î   |     | <b>,</b> , , , , |     |     |     |     |
| _ L   |           |     |        |      | L     |    |       |      |          |     |     |                  |     |     |     |     |
| Туре  | RO        | RO  | RO     | RO   | RO    | RO | RO    | RO   | RO       | RO  | RO  | RO               | RO  | RO  | RO  | RO  |
| Reset | 0         | 0   | 0      | 0    | 0     | 0  | 0     | 0    | 0        | 0   | 0   | 0                | 0   | 0   | 0   | 0   |
|       |           |     |        |      |       |    |       |      |          |     |     |                  |     |     |     |     |
|       | 15        | 14  | 13     | 12   | 11    | 10 | 9     | 8    | 7        | 6   | 5   | 4                | 3   | 2   | 1   | 0   |
| 1     |           | r i | 1      |      | 1 1   |    | 1 1   |      |          | 1   |     | 1 1              |     |     |     |     |
|       |           |     |        | rese | erved |    |       |      |          |     |     | AFS              | SEL |     |     |     |
| L L   |           |     |        |      | I     |    |       |      |          |     |     |                  |     |     |     |     |
| Туре  | RO        | RO  | RO     | RO   | RO    | RO | RO    | RO   | R/W      | R/W | R/W | R/W              | R/W | R/W | R/W | R/W |
| Reset | 0         | 0   | 0      | 0    | 0     | 0  | 0     | 0    | -        | -   | -   | -                | -   | -   | -   | -   |
|       |           |     |        |      |       |    |       |      |          |     |     |                  |     |     |     |     |
|       |           |     |        |      |       |    |       |      |          |     |     |                  |     |     |     |     |
|       |           |     |        |      |       |    |       |      |          |     |     |                  |     |     |     |     |
| В     | Bit/Field |     | Nam    | ie   | Ту    | pe | Reset | Des  | cription |     |     |                  |     |     |     |     |
|       |           |     |        |      |       |    |       |      | •        |     |     |                  |     |     |     |     |
|       |           |     |        |      |       | ~  | 0 00  | ~ ~  |          |     |     |                  | ,   |     | -   |     |
|       | 31:8      |     | reserv | /ed  | R     | 0  | 0x00  |      |          |     | •   | he value         |     |     | •   |     |

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

| Bit/Field | Name  | Туре | Reset | Description   |
|-----------|-------|------|-------|---|
| 7:0       | AFSEL | R/W  | -     | GPIO Alternate Function Select  |
|           |       |      |       | The AFSEL values are defined as follows:  |
|           |       |      |       | Value Description   |
|           |       |      |       | 0 Software control of corresponding GPIO line (GPIO mode).  |
|           |       |      |       | <ol> <li>Hardware control of corresponding GPIO line (alternate hardware function).</li> </ol>  |
|           |       |      |       | Note: The default reset value for the <b>GPIOAFSEL</b> ,<br><b>GPIOPUR</b> , and <b>GPIODEN</b> registers are 0x0000.0000<br>for all GPIO pins, with the exception of the five<br>JTAG/SWD pins (PB7 and PC[3:0]). These five pins<br>default to JTAG/SWD functionality. Because of this,<br>the default reset value of these registers for GPIO<br>Port B is 0x0000.0080 while the default reset value |

for Port C is 0x0000.000F.

## Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A base: 0x4000.4000

| GPIC<br>GPIC<br>GPIC<br>GPIC<br>GPIC<br>GPIC<br>Offse | Port B b<br>Port C b<br>Port D b<br>Port E b<br>Port F b<br>Port G b<br>Port G b<br>Port H b<br>t 0x500 | vase: 0x40<br>pase: 0x40<br>pase: 0x40<br>pase: 0x40<br>pase: 0x40<br>pase: 0x40<br>pase: 0x40<br>pase: 0x40<br>pase: 0x40 | 000.5000<br>000.6000<br>000.7000<br>002.4000<br>002.5000<br>002.6000<br>002.7000 |      |      |         |                       |          |   |                      |          |          |     |          |          |         |  |  |
|---|---|--|--|------|------|---------|-----------------------|----------|---|----------------------|----------|----------|-----|----------|----------|---------|--|--|
|   | 31  | 30   | 29   | 28   | 27   | 26      | 25                    | 24       | 23  | 22                   | 21       | 20       | 19  | 18       | 17       | 16      |  |  |
|   |   | 1  | 1  |      |      |         | 1 1                   | rese     | rved  | 1 1                  |          | 1        | 1   | 1        | 1        |         |  |  |
| Туре  | RO  | RO   | RO   | RO   | RO   | RO      | RO                    | RO       | RO  | RO                   | RO       | RO       | RO  | RO       | RO       | RO      |  |  |
| Reset   | 0   | 0  | 0  | 0    | 0    | 0       | 0                     | 0        | 0   | 0                    | 0        | 0        | 0   | 0        | 0        | 0       |  |  |
| 15 14 13 12 11 10 9 8 7                               |   |  |  |      |      |         |                       |          |   |                      |          | 4        | 3   | 2        | 1        | 0       |  |  |
|   |   | 1  | 1  | rese | rved |         | 1 1                   |          |   | 1 1                  |          | DF       | RV2 | 1        | 1        |         |  |  |
| Туре  | RO  | RO   | RO   | RO   | RO   | RO      | RO                    | RO       | R/W   | R/W<br>1             | R/W<br>1 | R/W<br>1 | R/W | R/W<br>1 | R/W<br>1 | R/W     |  |  |
| Reset<br>E  | <sup>0</sup><br>Bit/Field   | 0  | 0 0 0<br>Name Type   |      |      | o<br>pe | <sup>0</sup><br>Reset | 0<br>Des | Description   |                      |          |          |     |          | I        |         |  |  |
|   | 31:8  |  | reserved   |      | R    | 0       | 0x00                  |          | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |                      |          |          |     |          |          |         |  |  |
|   | 7:0   | DRV2   |  | R/   | W    | 0xFF    | Out                   | out Pad  | 2-mA Dri  | ve Enab              | ole      |          |     |          |          |         |  |  |
|   |   |  |  |      |      |         |                       |          |   | to either<br>ng 2-mA |          |          |     |          |          | esecond |  |  |

clock cycle after the write.

## Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A base: 0x4000.4000

| GPIC<br>GPIC<br>GPIC<br>GPIC<br>GPIC<br>GPIC<br>Offse | Port C b<br>Port D b<br>Port E b<br>Port E b<br>Port F b<br>Port G b<br>Port H b<br>t 0x504 | vase: 0x40<br>vase: 0x40<br>vase: 0x40<br>vase: 0x40<br>ase: 0x40<br>vase: 0x40<br>vase: 0x40<br>vase: 0x40<br>vase: 0x40 | 000.6000<br>000.7000<br>002.4000<br>002.5000<br>002.6000<br>002.7000 |      |         |         |         |                              |               |                                     |          |           |          |          |     |                    |
|---|---|---|--|------|---------|---------|---------|------------------------------|---------------|-------------------------------------|----------|-----------|----------|----------|-----|--------------------|
|   | 31  | 30  | 29   | 28   | 27      | 26      | 25      | 24                           | 23            | 22                                  | 21       | 20        | 19       | 18       | 17  | 16                 |
|   |   |   | 1  |      |         |         | · ·     | rese                         | rved          | 1                                   |          | 1         | 1        | 1        | 1   |                    |
| Туре  | RO  | RO  | RO   | RO   | RO      | RO      | RO      | RO                           | RO            | RO                                  | RO       | RO        | RO       | RO       | RO  | RO                 |
| Reset   | 0   | 0   | 0  | 0    | 0       | 0       | 0       | 0                            | 0             | 0                                   | 0        | 0         | 0        | 0        | 0   | 0                  |
|   | 15  | 14  | 13   | 12   | 11      | 10      | 9       | 8                            | 7             | 6                                   | 5        | 4         | 3        | 2        | 1   | 0                  |
|   |   | r   | 1  | rese | rved    |         | 1 1     |                              |               | 1                                   | 1        | DF        | RV4      | 1        | 1   |                    |
| Туре  | RO  | RO  | RO   | RO   | RO<br>0 | RO<br>0 | RO<br>0 | RO                           | R/W           | R/W                                 | R/W      | R/W       | R/W      | R/W      | R/W | R/W                |
| Reset<br>E  | <sup>0</sup><br>Bit/Field   | 0   | Name   |      |         | Туре    |         | 0<br>Des                     | 0<br>cription | 0                                   | 0        | 0         | 0        | 0        | 0   | 0                  |
|   | 31:8  |   | reserv   | ved  | R       | 0       | 0x00    | com                          | patibility    | ould not<br>with futu<br>cross a re | ure prod | ucts, the | value of | a reserv |     | ovide<br>should be |
|   | 7:0   | DRV4  |  | R/   | W       | 0x00    | Out     | Output Pad 4-mA Drive Enable |               |                                     |          |           |          |          |     |                    |
|   |   |   |  |      |         |         |         |                              |               | to either<br>ng 4-mA                |          |           |          |          |     | e second           |

clock cycle after the write.

## Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

GPIO 8-mA Drive Select (GPIODR8R)

GPIO Port A base: 0x4000.4000

| GPIO<br>GPIO<br>GPIO<br>GPIO<br>GPIO<br>GPIO<br>Offse | Port B b<br>Port C b<br>Port D b<br>Port E b<br>Port F b<br>Port G b<br>Port H b<br>t 0x508 | vase: 0x40<br>pase: 0x40<br>pase: 0x40<br>pase: 0x40<br>pase: 0x40<br>pase: 0x40<br>pase: 0x40<br>pase: 0x40<br>pase: 0x40 | 000.5000<br>000.6000<br>000.7000<br>002.4000<br>002.5000<br>002.6000<br>002.7000 |     |    |    |       |      |             |           |                                    |           |          |          |     |        |
|---|---|--|--|-----|----|----|-------|------|-------------|-----------|------------------------------------|-----------|----------|----------|-----|--------|
|   | 31  | 30   | 29   | 28  | 27 | 26 | 25    | 24   | 23          | 22        | 21                                 | 20        | 19       | 18       | 17  | 16     |
|   |   | ì  | 1  |     |    |    | r r   | rese | rved        |           | i i                                |           | 1        | 1        |     |        |
| Туре  | RO  | RO   | RO   | RO  | RO | RO | RO    | RO   | RO          | RO        | RO                                 | RO        | RO       | RO       | RO  | RO     |
| Reset   | 0   | 0  | 0  | 0   | 0  | 0  | 0     | 0    | 0           | 0         | 0                                  | 0         | 0        | 0        | 0   | 0      |
| _   | 15  | 14   | 13   | 12  | 11 | 10 | 9     | 8    | 7           | 6         | 5                                  | 4         | 3        | 2        | 1   | 0      |
| reserved  |   |  |  |     |    |    |       |      |             |           |                                    | DF        | RV8      |          |     | '      |
| Туре  | RO  | RO   | RO   | RO  | RO | RO | RO    | RO   | R/W         | R/W       | R/W                                | R/W       | R/W      | R/W      | R/W | R/W    |
| Reset   | 0   | 0  | 0  | 0   | 0  | 0  | 0     | 0    | 0           | 0         | 0                                  | 0         | 0        | 0        | 0   | 0      |
|   |   |  |  |     |    |    |       |      |             |           |                                    |           |          |          |     |        |
| В   | it/Field  |  | Name   |     | Ту | pe | Reset | Des  | Description |           |                                    |           |          |          |     |        |
| 31:8  |   |  | reserv   | ved | R  | 0  | 0x00  | com  | patibility  | with futu | rely on th<br>ure produ<br>ead-mod | icts, the | value of | a reserv | •   |        |
|   | 7:0   |  | DRV  | /8  | R/ | W  | 0x00  | Out  | out Pad 8   | 3-mA Dri  | ive Enab                           | le        |          |          |     |        |
|   |   |  |  |     |    |    |       |      |             |           | GPIODR                             |           |          |          |     | second |

corresponding 8-mA enable bit. The change is effective on the second clock cycle after the write.

## Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Input Enable (GPIODEN)** register (see page 179). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open drain input if the corresponding bit in the **GPIODIR** register is set to 0; and as an open drain output when set to 1.

#### GPIO Open Drain Select (GPIOODR)

| GPIO Port A base: 0x4000.4000<br>GPIO Port B base: 0x4000.5000<br>GPIO Port C base: 0x4000.6000<br>GPIO Port D base: 0x4000.7000<br>GPIO Port E base: 0x4002.4000<br>GPIO Port F base: 0x4002.5000<br>GPIO Port G base: 0x4002.6000<br>GPIO Port H base: 0x4002.7000 |
|--|
| GPIO Port H base: 0x4002.7000<br>Offset 0x50C<br>Type R/W, reset 0x0000.0000   |

|               | 31            | 30      | 29      | 28      | 27      | 26      | 25      | 24  | 23                    | 22       | 21       | 20                | 19       | 18       | 17       | 16       |
|---------------|---------------|---------|---------|---------|---------|---------|---------|---|-----------------------|----------|----------|-------------------|----------|----------|----------|----------|
|               | '             |         |         |         |         |         |         | rese  | rved                  |          | •        |                   | 1        | •        |          |          |
| Type<br>Reset | RO<br>0       | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0               | RO<br>0  | RO<br>0  | RO<br>0           | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  |
|               | 15            | 14      | 13      | 12      | 11      | 10      | 9       | 8   | 7                     | 6        | 5        | 4                 | 3        | 2        | 1        | 0        |
|               | ľ             |         | i i     | rese    | rved    |         | i i     |   |                       |          | Î        | O                 | DE       | Î        |          |          |
| Type<br>Reset | RO<br>0       | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0   | R/W<br>0              | R/W<br>0 | R/W<br>0 | R/W<br>0          | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 |
| E             | Bit/Field     |         | Nam     | ie      | Ту      | ре      | Reset   | Des   | cription              |          |          |                   |          |          |          |          |
|               | 31:8 reserved |         |         |         |         | 0       | 0x00    | 0x00 Software should not rely on the value of<br>compatibility with future products, the val<br>preserved across a read-modify-write op |                       |          |          |                   |          | a reserv | •        |          |
|               | 7:0           |         | ODI     | E       | R/      | W       | 0x00    |   | put Pad (<br>ODE vali | •        |          | ole<br>as follows | 6:       |          |          |          |

Value Description

0 Open drain configuration is disabled.

1 Open drain configuration is enabled.

## Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 177).

#### GPIO Pull-Up Select (GPIOPUR)

| GPIC<br>GPIC<br>GPIC<br>GPIC<br>GPIC<br>GPIC<br>GPIC<br>Offse | Port A b<br>Port B b<br>Port C b<br>Port D b<br>Port E b<br>Port E b<br>Port F b<br>Port G b<br>Port H b<br>t 0x510<br>R/W, rese | ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40 | 000.5000<br>000.6000<br>000.7000<br>002.4000<br>002.5000<br>002.6000 |     |    |    |            |      |                                     |          |           |            |          |          |       |        |  |
|---|--|---|--|-----|----|----|------------|------|-------------------------------------|----------|-----------|------------|----------|----------|-------|--------|--|
|   | 31   | 30  | 29   | 28  | 27 | 26 | 25         | 24   | 23                                  | 22       | 21        | 20         | 19       | 18       | 17    | 16     |  |
|   | 1  |   | r r  |     |    |    | <b>т</b> т | rese | rved                                |          |           |            | 1        | ı        | 1     |        |  |
| Туре  | RO   | RO  | RO   | RO  | RO | RO | RO         | RO   | RO                                  | RO       | RO        | RO         | RO       | RO       | RO    | RO     |  |
| Reset   | 0  | 0   | 0  | 0   | 0  | 0  | 0          | 0    | 0                                   | 0        | 0         | 0          | 0        | 0        | 0     | 0      |  |
|   | 15   | 14  | 13   | 12  | 11 | 10 | 9          | 8    | 7                                   | 6        | 5         | 4          | 3        | 2        | 1     | 0      |  |
| reserved PUE  |  |   |  |     |    |    |            |      |                                     |          |           |            |          |          |       |        |  |
| Туре  | RO   | RO  | RO   | RO  | RO | RO | RO         | RO   | R/W                                 | R/W      | R/W       | R/W        | R/W      | R/W      | R/W   | R/W    |  |
| Reset   | 0  | 0   | 0  | 0   | 0  | 0  | 0          | 0    | -                                   | -        | -         | -          | -        | -        | -     | -      |  |
| B   | Bit/Field  |   | Nam  | e   | Ту | ре | Reset      | Des  | cription                            |          |           |            |          |          |       |        |  |
|   | 31:8   |   | reserv   | red | R  | 0  | 0x00       | com  | ware sho<br>patibility<br>served ac | with fut | ure produ | ucts, the  | value of | a reserv | •     |        |  |
| 7:0 PUE R/W -   |  |   |  |     |    |    |            |      | Pad Weak Pull-Up Enable             |          |           |            |          |          |       |        |  |
|   |  |   |  |     |    |    |            |      | rite of 1 t<br>bles. The<br>e.      |          |           |            |          |          |       |        |  |
|   |  |   |  |     |    |    |            | Not  | <u>.</u> ть                         | o dofaul | t rocot v | aluo for t |          |          | CDIOD | IP and |  |

Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

## Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 176).

#### GPIO Pull-Down Select (GPIOPDR)

GPIO Port A base: 0x4000.4000

| GPIO<br>GPIO<br>GPIO<br>GPIO<br>GPIO<br>GPIO<br>Offse | Port D b<br>Port E b<br>Port F b<br>Port G b | ase: 0x4<br>ase: 0x4<br>ase: 0x4<br>ase: 0x4<br>ase: 0x4<br>ase: 0x4<br>ase: 0x4 | 000.6000<br>000.7000<br>002.4000<br>002.5000<br>002.6000<br>002.7000 |    |     |      |       |   |          |          |     |     |     |     |     |     |
|---|--|--|--|----|-----|------|-------|---|----------|----------|-----|-----|-----|-----|-----|-----|
| _   | 31   | 30   | 29   | 28 | 27  | 26   | 25    | 24  | 23       | 22       | 21  | 20  | 19  | 18  | 17  | 16  |
|   |  |  | 1  |    |     |      |       | rese  | rved     |          |     | 1   |     |     | 1   | '   |
| Туре  | RO   | RO   | RO   | RO | RO  | RO   | RO    | RO  | RO       | RO       | RO  | RO  | RO  | RO  | RO  | RO  |
| Reset   | 0  | 0  | 0  | 0  | 0   | 0    | 0     | 0   | 0        | 0        | 0   | 0   | 0   | 0   | 0   | 0   |
| 15 14 13 12 11 10 9 8 7 6 5                           |  |  |  |    |     |      |       |   |          |          |     | 4   | 3   | 2   | 1   | 0   |
| reserved PDE  |  |  |  |    |     |      |       |   |          |          |     |     | 1   |     |     |     |
| Туре  | RO   | RO   | RO   | RO | RO  | RO   | RO    | RO  | R/W      | R/W      | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset   | 0  | 0  | 0  | 0  | 0   | 0    | 0     | 0   | 0        | 0        | 0   | 0   | 0   | 0   | 0   | 0   |
| В   | it/Field                                     |  | Nam  | ie | Тур | be   | Reset | Des   | cription |          |     |     |     |     |     |     |
|   | 31:8   |  | reserved   |    | RO  |      | 0x00  | Software should not rely on the value of a reserved bit. To prov<br>compatibility with future products, the value of a reserved bit sh<br>preserved across a read-modify-write operation. |          |          |     |     |     |     |     |     |
|   | 7:0  |  | PDE R/W  |    |     | 0x00 | Pad   | Weak P  | ull-Dowr | n Enable | •   |     |     |     |     |     |
|   |  |  |  |    |     |      |       | A write of 1 to <b>GPIOPUR[n]</b> clears the corresponding <b>GPIOPDR[n]</b><br>enables. The change is effective on the second clock cycle after the                                      |          |          |     |     |     |     |     |     |

write.

## Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 174).

#### GPIO Slew Rate Control Select (GPIOSLR)

SRL

R/W

0x00

GPIO Port A base: 0x4000.4000

7:0

| GPIC<br>GPIC<br>GPIC<br>GPIC<br>GPIC<br>GPIC<br>Offse | Port C b<br>Port D b<br>Port E b<br>Port E b<br>Port F b<br>Port G b<br>Port H b<br>t 0x518 | ase: 0x40<br>pase: 0x40<br>pase: 0x40<br>pase: 0x40<br>pase: 0x40<br>pase: 0x40<br>pase: 0x40<br>pase: 0x40<br>pase: 0x40 | 000.6000<br>000.7000<br>002.4000<br>002.5000<br>002.6000<br>002.7000 |      |      |    |       |      |          |     |     |                       |         |     |     |                  |
|---|---|---|--|------|------|----|-------|------|----------|-----|-----|-----------------------|---------|-----|-----|------------------|
|   | 31  | 30  | 29   | 28   | 27   | 26 | 25    | 24   | 23       | 22  | 21  | 20                    | 19      | 18  | 17  | 16               |
| [   |   | ı –   | ſ  |      | 1    |    | · ·   | rese | rved     |     |     | 1                     | 1       | r   | r   | 1                |
| Туре  | RO  | RO  | RO   | RO   | RO   | RO | RO    | RO   | RO       | RO  | RO  | RO                    | RO      | RO  | RO  | RO               |
| Reset   | 0   | 0   | 0  | 0    | 0    | 0  | 0     | 0    | 0        | 0   | 0   | 0                     | 0       | 0   | 0   | 0                |
|   | 15  | 14  | 13   | 12   | 11   | 10 | 9     | 8    | 7        | 6   | 5   | 4                     | 3       | 2   | 1   | 0                |
|   |   | 1   | I  | rese | rved |    | , ,   |      |          |     | 1   | S                     | I<br>RL | 1   | I   |                  |
| Туре  | RO  | RO  | RO   | RO   | RO   | RO | RO    | RO   | R/W      | R/W | R/W | R/W                   | R/W     | R/W | R/W | R/W              |
| Reset   | 0   | 0   | 0  | 0    | 0    | 0  | 0     | 0    | 0        | 0   | 0   | 0                     | 0       | 0   | 0   | 0                |
| B   | Bit/Field   |   | Name   |      | Туре |    | Reset | Des  | cription |     |     |                       |         |     |     |                  |
|   | 31:8  |   | reserv   | ved  | R    | 0  | 0x00  |      |          |     | 5   | he value<br>ucts, the |         |     | •   | vide<br>nould be |

preserved across a read-modify-write operation.

Slew Rate Limit Enable (8-mA drive only)

The SRL values are defined as follows:

- 0 Slew rate control disabled.
- 1 Slew rate control enabled.


## Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

Note: Pins configured as digital inputs are Schmitt-triggered.

The **GPIODEN** register is the digital enable register. By default, with the exception of the GPIO signals used for JTAG/SWD function, all other GPIO signals are configured out of reset to be undriven (tristate). Their digital function is disabled; they do not drive a logic value on the pin and they do not allow the pin voltage into the GPIO receiver. To use the pin in a digital function (either GPIO or alternate function), the corresponding GPIODEN bit must be set.

GPIO Digital Enable (GPIODEN)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x51C Type R/W, reset -



| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 31:8      | reserved | RO   | 0x00  | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0       | DEN      | R/W  | -     | Digital Enable  |

The DEN values are defined as follows:

- 0 Digital functions disabled.
- 1 Digital functions enabled.
  - Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

## Register 19: GPIO Lock (GPIOLOCK), offset 0x520

The **GPIOLOCK** register enables write access to the **GPIOCR** register (see page 181). Writing 0x1ACC.E551 to the **GPIOLOCK** register will unlock the **GPIOCR** register. Writing any other value to the **GPIOLOCK** register re-enables the locked state. Reading the **GPIOLOCK** register returns the lock status rather than the 32-bit value that was previously written. Therefore, when write accesses are disabled, or locked, reading the **GPIOLOCK** register returns 0x00000001. When write accesses are enabled, or unlocked, reading the **GPIOLOCK** register returns 0x00000000.

| GPIC<br>GPIC<br>GPIC<br>GPIC<br>GPIC<br>GPIC<br>GPIC | O Lock<br>) Port A ba<br>) Port B ba<br>) Port C ba<br>) Port C ba<br>) Port E ba<br>) Port F ba<br>) Port F ba<br>) Port H ba<br>) Port H ba<br>t 0x520<br>R/W, rese | ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40 | 000.4000<br>000.5000<br>000.6000<br>000.7000<br>002.4000<br>002.5000<br>002.6000<br>002.7000 |          |          |          |           |          |                           |          |          |          |            |          |          |        |
|--|---|--|--|----------|----------|----------|-----------|----------|---------------------------|----------|----------|----------|------------|----------|----------|--------|
|  | 31  | 30   | 29   | 28       | 27       | 26       | 25        | 24       | 23                        | 22       | 21       | 20       | 19         | 18       | 17       | 16     |
|  |   |  |  |          |          |          |           |          |                           |          |          |          |            | 1        |          |        |
| Туре   | R/W   | R/W  | R/W  | R/W      | R/W      | R/W      | R/W       | R/W      | R/W                       | R/W      | R/W      | R/W      | R/W        | R/W      | R/W      | R/W    |
| Reset  | 0   | 0  | 0  | 0        | 0        | 0        | 0         | 0        | 0                         | 0        | 0        | 0        | 0          | 0        | 0        | 0      |
|  | 15  | 14   | 13   | 12       | 11       | 10       | 9         | 8        | 7                         | 6        | 5        | 4        | 3          | 2        | 1        | 0      |
|  |   |  | 1  | ſ        | 1 1<br>1 |          | 1 1       | LO       | I I<br>ICK                |          | I        |          | 1          | 1        | I        |        |
| Type<br>Reset  | R/W<br>0  | R/W<br>0   | R/W<br>0   | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0  | R/W<br>0 | R/W<br>0                  | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0   | R/W<br>0 | R/W<br>0 | R/W    |
|  | o<br>Bit/Field  | 0  | Nam  |          | Ту       |          | Reset     |          | cription                  | 0        | 0        | 0        | U          | U        | U        | 1      |
|  | 31:0  |  | LOC  | к        | R/       | W 0      | x0000.000 | 1 GPI    | O Lock                    |          |          |          |            |          |          |        |
|  |   |  |  |          |          |          |           |          | rite of the<br>ster for w |          |          | 551 unic | ocks the ( | GPIO Co  | mmit (G  | PIOCR) |

A write of any other value or a write to the **GPIOCR** register reapplies the lock, preventing any register updates. A read of this register returns the following values:

Value Description

0x0000.0001 locked

0x0000.0000 unlocked

## Register 20: GPIO Commit (GPIOCR), offset 0x524

The **GPIOCR** register is the commit register. The value of the **GPIOCR** register determines which bits of the **GPIOAFSEL** register are committed when a write to the **GPIOAFSEL** register is performed. If a bit in the **GPIOCR** register is a zero, the data being written to the corresponding bit in the **GPIOAFSEL** register will not be committed and will retain its previous value. If a bit in the **GPIOCR** register is a one, the data being written to the corresponding bit of the **GPIOAFSEL** register will be committed to the register and will reflect the new value.


The contents of the **GPIOCR** register can only be modified if the **GPIOLOCK** register is unlocked. Writes to the **GPIOCR** register are ignored if the **GPIOLOCK** register is locked.

Important: This register is designed to prevent accidental programming of the registers that control connectivity to the JTAG/SWD debug hardware. By initializing the bits of the **GPIOCR** register to 0 for PB7 and PC[3:0], the JTAG/SWD debug port can only be converted to GPIOs through a deliberate set of writes to the **GPIOLOCK**, **GPIOCR**, and the corresponding registers.

Because this protection is currently only implemented on the JTAG/SWD pins on PB7 and PC[3:0], all of the other bits in the **GPIOCR** registers cannot be written with 0x0. These bits are hardwired to 0x1, ensuring that it is always possible to commit new values to the **GPIOAFSEL** register bits of these other pins.

#### GPIO Commit (GPIOCR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x524 Type -, reset -




Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

| Bit/Field | Name | Туре | Reset | Description  |
|-----------|------|------|-------|--|
| 7:0       | CR   | -    | -     | GPIO Commit  |
|           |      |      |       | On a bit-wise basis, any bit set allows the corresponding GPIOAFSEL bit to be set to its alternate function.   |
|           |      |      |       | Note: The default register type for the <b>GPIOCR</b> register is RO for<br>all GPIO pins, with the exception of the five JTAG/SWD pins<br>(PB7 and PC[3:0]). These five pins are currently the only<br>GPIOs that are protected by the <b>GPIOCR</b> register. Because<br>of this, the register type for GPIO Port B7 and GPIO Port<br>C[3:0] is R/W.   |
|           |      |      |       | The default reset value for the <b>GPIOCR</b> register is<br>0x0000.00FF for all GPIO pins, with the exception of the five<br>JTAG/SWD pins ( $PB7$ and $PC[3:0]$ ). To ensure that the<br>JTAG port is not accidentally programmed as a GPIO, these<br>five pins default to non-committable. Because of this, the<br>default reset value of <b>GPIOCR</b> for GPIO Port B is<br>0x0000.007F while the default reset value of GPIOCR for Port<br>C is 0x0000.00FO. |

## Register 21: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.


GPIO Peripheral Identification 4 (GPIOPeriphID4)



## Register 22: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)



## Register 23: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 6 (GPIOPeriphID6)

| GPIO<br>GPIO<br>GPIO<br>GPIO<br>GPIO<br>GPIO<br>Offse | Port A b<br>Port B b<br>Port C b<br>Port C b<br>Port D b<br>Port E b<br>Port F b<br>Port G b | ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40 | 000.5000<br>000.6000<br>000.7000<br>002.4000<br>002.5000<br>002.6000<br>002.7000 | , , , , , , , , , , , , , , , , , , , |      |         | ,     |      |            |           |           |           |  |          |    |    |
|---|--|--|--|---------------------------------------|------|---------|-------|------|------------|-----------|-----------|-----------|--|----------|----|----|
|   | 31   | 30   | 29   | 28                                    | 27   | 26      | 25    | 24   | 23         | 22        | 21        | 20        | 19   | 18       | 17 | 16 |
|   | 1  |  |  |                                       | 1    | 1       | 1 I   | rese | rved       |           |           |           | 1  |          | 1  | 1  |
| Туре  | RO   | RO   | RO   | RO                                    | RO   | RO      | RO    | RO   | RO         | RO        | RO        | RO        | RO   | RO       | RO | RO |
| Reset   | 0  | 0  | 0  | 0                                     | 0    | 0       | 0     | 0    | 0          | 0         | 0         | 0         | 0  | 0        | 0  | 0  |
| _   | 15   | 14   | 13   | 12                                    | 11   | 10      | 9     | 8    | 7          | 6         | 5         | 4         | 3  | 2        | 1  | 0  |
|   |  |  | 1  | rese                                  | rved | I       | 1 1   |      |            |           |           | PI        | D6   |          |    |    |
| Туре  | RO   | RO   | RO   | RO                                    | RO   | RO<br>0 | RO    | RO   | RO         | RO<br>0   | RO        | RO        | RO   | RO       | RO | RO |
| Reset   | 0  | 0  | 0  | 0                                     | 0    | -       | 0     | 0    | 0          | U         | 0         | 0         | 0  | 0        | 0  | 0  |
| В   | it/Field   |  | Nam  | e                                     | Ту   | ре      | Reset | Des  | cription   |           |           |           |  |          |    |    |
|   | 31:8   |  | reserv   | ved                                   | R    | 0       | 0x00  | com  | patibility | with futu | ure produ | ucts, the | of a resolution of a resolutio | a reserv |    |    |
|   | 7:0  |  | PID  | 6                                     | R    | 0       | 0x00  | GPI  | O Periph   | eral ID F | Register[ | 23:16]    |  |          |    |    |

## Register 24: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.


GPIO Peripheral Identification 7 (GPIOPeriphID7)

| GPIO<br>GPIO<br>GPIO<br>GPIO<br>GPIO<br>GPIO<br>Offsel | Port A b<br>Port B b<br>Port C b<br>Port D b<br>Port E b<br>Port F b<br>Port G b | ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40 | 002.5000<br>002.6000<br>002.7000 | (    |           | - F | ,     |      |            |            |           |           |  |          |    |                  |
|--|--|--|----------------------------------|------|-----------|-----|-------|------|------------|------------|-----------|-----------|--|----------|----|------------------|
|  | 31   | 30   | 29                               | 28   | 27        | 26  | 25    | 24   | 23         | 22         | 21        | 20        | 19   | 18       | 17 | 16               |
|  |  |  |                                  |      | 1         | Î   | 1 1   | rese | rved       |            |           | Ì         | 1  | ì        | Î  | 1                |
| Туре   | RO   | RO   | RO                               | RO   | RO        | RO  | RO    | RO   | RO         | RO         | RO        | RO        | RO   | RO       | RO | RO               |
| Reset  | 0  | 0  | 0                                | 0    | 0         | 0   | 0     | 0    | 0          | 0          | 0         | 0         | 0  | 0        | 0  | 0                |
| _  | 15   | 14   | 13                               | 12   | 11        | 10  | 9     | 8    | 7          | 6          | 5         | 4         | 3  | 2        | 1  | 0                |
| ſ  |  |  | 1                                | rese | rved<br>I | 1   | 1 1   |      |            |            |           | PI        | l<br>D7<br>I   | 1        | I  | 1                |
| Туре   | RO   | RO   | RO                               | RO   | RO        | RO  | RO    | RO   | RO         | RO         | RO        | RO        | RO   | RO       | RO | RO               |
| Reset  | 0  | 0  | 0                                | 0    | 0         | 0   | 0     | 0    | 0          | 0          | 0         | 0         | 0  | 0        | 0  | 0                |
| В  | it/Field   |  | Nam                              | ne   | Ту        | ре  | Reset | Des  | cription   |            |           |           |  |          |    |                  |
|  | 31:8   |  | reserv                           | ved  | R         | 0   | 0x00  | com  | patibility | with futu  | ure produ | ucts, the | of a resolution of a resolutio | a reserv | •  | vide<br>nould be |
|  | 7:0  |  | PID                              | 7    | R         | 0   | 0x00  | GPI  | O Periph   | ieral ID F | Register[ | 31:24]    |  |          |    |                  |

## Register 25: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)



## Register 26: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.


GPIO Peripheral Identification 1 (GPIOPeriphID1)

| GPIO<br>GPIO<br>GPIO<br>GPIO<br>GPIO<br>GPIO<br>GPIO<br>Offse | <ul> <li>Port A b</li> <li>Port B b</li> <li>Port C b</li> <li>Port D b</li> <li>Port E b</li> <li>Port F b</li> <li>Port G b</li> <li>Port H b</li> <li>Port H b</li> <li>toxFE4</li> <li>RO, rese</li> </ul> | ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40 | 000.5000<br>000.6000<br>000.7000<br>002.4000<br>002.5000<br>002.6000<br>002.7000 |                |              |              |                    |  |  |   |  |  |                                   |                                   |                 |                       |
|---|--|---|--|----------------|--------------|--------------|--------------------|--|--|---|--|--|-----------------------------------|-----------------------------------|-----------------|-----------------------|
|   | 31   | 30  | 29   | 28             | 27           | 26           | 25                 | 24                                     | 23   | 22  | 21   | 20   | 19                                | 18                                | 17              | 16                    |
|   |  |   | I  | Î              | 1            | Ì            | Î Î                | rese                                   | rved   | l.  | Î  |  |                                   |                                   | Í               | î                     |
| Туре  | RO   | RO  | RO   | RO             | RO           | RO           | RO                 | RO                                     | RO   | RO  | RO   | RO   | RO                                | RO                                | RO              | RO                    |
| Reset   | 0  | 0   | 0  | 0              | 0            | 0            | 0                  | 0                                      | 0  | 0   | 0  | 0  | 0                                 | 0                                 | 0               | 0                     |
| _   | 15   | 14  | 13   | 12             | 11           | 10           | 9                  | 8                                      | 7  | 6   | 5  | 4  | 3                                 | 2                                 | 1               | 0                     |
|   |  |   | 1  | rese           | rved         | 1            |                    |  |  | 1   | 1  | PI   | D1                                |                                   | 1               |                       |
|   |  |   |  |                |              |              |                    |  |  |   |  |  |                                   |                                   |                 |                       |
| Туре  | RO   | RO  | RO   | RO             | RO           | RO           | RO                 | RO                                     | RO   | RO  | RO   | RO   | RO                                | RO                                | RO              | RO                    |
| Type<br>Reset   | RO<br>0  | RO<br>0   | RO<br>0  | RO<br>0        | RO<br>0      | RO<br>0      | RO<br>0            | RO<br>0                                | RO<br>0  | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0                           | RO<br>0                           | RO<br>0         | RO<br>0               |
| Reset   | 0  |   | 0  | 0              | 0            | 0            | 0                  | 0                                      | 0  |   |  |  |                                   |                                   |                 |                       |
| Reset   |  |   |  | 0              | 0            |              |                    | 0                                      |  |   |  |  |                                   |                                   |                 |                       |
| Reset   | 0  |   | 0  | ne             | o<br>Ty      | 0            | 0                  | 0<br>Des<br>Soft<br>com                | o<br>cription<br>ware sho<br>patibility                          | o<br>ould not<br>with fut                             | 0<br>rely on ti                                      | 0<br>he value<br>ucts, the                         | 0<br>of a reso<br>value of        | 0<br>erved bit<br>a reserv        |                 | 0<br>vide             |
| Reset   | <sup>0</sup><br>Bit/Field  |   | 0<br>Nam   | o<br>ne<br>ved | o<br>Ty<br>R | o            | 0<br>Reset         | 0<br>Des<br>Soft<br>com<br>pres        | o<br>cription<br>ware sho<br>patibility<br>served a              | 0<br>Duld not<br>with futu<br>cross a r               | 0<br>rely on ti<br>ure produ                         | 0<br>he value<br>ucts, the<br>dify-write           | 0<br>of a reso<br>value of        | 0<br>erved bit<br>a reserv        | 0<br>t. To prov | 0<br>vide             |
| Reset   | o<br>Bit/Field<br>31:8   |   | 0<br>Nam<br>resen  | o<br>ne<br>ved | o<br>Ty<br>R | o<br>pe<br>O | 0<br>Reset<br>0x00 | 0<br>Des<br>Soft<br>com<br>pres<br>GPI | 0<br>cription<br>ware sho<br>patibility<br>served ao<br>O Periph | 0<br>Duld not<br>With futu<br>Cross a r<br>Deral ID F | 0<br>rely on ti<br>ure produ<br>ead-moo<br>Register[ | 0<br>he value<br>ucts, the<br>dify-write<br>[15:8] | of a reso<br>value of<br>operatio | 0<br>erved bit<br>a reserv<br>on. | 0<br>t. To prov | 0<br>vide<br>nould be |

## Register 27: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.


GPIO Peripheral Identification 2 (GPIOPeriphID2)



## Register 28: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)



## Register 29: GPIO PrimeCell Identification 0 (GPIOPCelIID0), offset 0xFF0

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

#### GPIO PrimeCell Identification 0 (GPIOPCelIID0)

| GPIO<br>GPIO<br>GPIO<br>GPIO<br>GPIO<br>GPIO<br>Offse | <ul> <li>Port A b</li> <li>Port B b</li> <li>Port C b</li> <li>Port D b</li> <li>Port E b</li> <li>Port F b</li> <li>Port G b</li> <li>Port H b</li> <li>Port H b</li> <li>toxFF0</li> <li>RO, rese</li> </ul> | ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40 | 000.5000<br>000.6000<br>000.7000<br>002.4000<br>002.5000<br>002.6000<br>002.7000 |      |      |         |       |                            |   |                                    |   |                                     |                       |                      |            |      |
|---|--|---|--|------|------|---------|-------|----------------------------|---|------------------------------------|---|-------------------------------------|-----------------------|----------------------|------------|------|
|   | 31   | 30  | 29   | 28   | 27   | 26      | 25    | 24                         | 23  | 22                                 | 21                                      | 20                                  | 19                    | 18                   | 17         | 16   |
|   |  |   | I  |      |      |         | 1 1   | rese                       | rved  | I                                  | , ,                                     |                                     | 1                     | 1                    | 1          | 1    |
| Туре  | RO   | RO  | RO   | RO   | RO   | RO      | RO    | RO                         | RO  | RO                                 | RO                                      | RO                                  | RO                    | RO                   | RO         | RO   |
| Reset   | 0  | 0   | 0  | 0    | 0    | 0       | 0     | 0                          | 0   | 0                                  | 0                                       | 0                                   | 0                     | 0                    | 0          | 0    |
|   | 15   | 14  | 13   | 12   | 11   | 10      | 9     | 8                          | 7   | 6                                  | 5                                       | 4                                   | 3                     | 2                    | 1          | 0    |
|   |  |   | 1  | rese | rved |         |       |                            |   | I                                  | 1 1                                     | CI                                  | 1<br>D0<br>1          | 1                    | 1          |      |
| Туре  | RO   | RO  | RO   | RO   | RO   | RO      | RO    | RO                         | RO  | RO                                 | RO                                      | RO                                  | RO                    | RO                   | RO         | RO   |
| Reset   | 0  | 0   | 0  | 0    | 0    | 0       |       |                            |   |                                    |   |                                     |                       |                      |            | 1    |
|   |  |   |  |      | 0    | 0       | 0     | 0                          | 0   | 0                                  | 0                                       | 0                                   | 1                     | 1                    | 0          |      |
| В   | Bit/Field  |   | Nam  | ne   | Ту   | -       | Reset |                            | 0<br>cription                                   | 0                                  | 0                                       | 0                                   | I                     | I                    | U          |      |
| B   | Bit/Field<br>31:8  |   | Nam  |      |      | ре      |       | Des<br>Soft<br>com         | cription<br>ware sho<br>patibility              | ould not<br>with fut               | o<br>rely on th<br>ure produ<br>ead-moc | ne value<br>ucts, the               | of a reso<br>value of | erved bi<br>a reserv | t. To prov | vide |
| В   |  |   |  | ved  | Ту   | pe<br>O | Reset | Des<br>Soft<br>com<br>pres | cription<br>ware sho<br>patibility<br>served ac | ould not<br>with futi<br>cross a r | rely on th<br>ure produ                 | ne value<br>ucts, the<br>lify-write | of a reso<br>value of | erved bi<br>a reserv | t. To prov | vide |

## Register 30: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 1 (GPIOPCellID1)

| GPIC<br>GPIC<br>GPIC<br>GPIC<br>GPIC<br>GPIC<br>GPIC<br>Offse | ) Port A b<br>) Port B b<br>) Port C b<br>) Port D b<br>) Port E b<br>) Port F b<br>) Port G b | ase: 0x4<br>ase: 0x4<br>ase: 0x4<br>ase: 0x4<br>ase: 0x4<br>ase: 0x4<br>ase: 0x4<br>ase: 0x4<br>ase: 0x4 | 000.4000<br>000.5000<br>000.6000<br>000.7000<br>002.4000<br>002.5000<br>002.6000<br>002.7000 |      |      |    |                |      |            |           |                                    |           |          |             |          |       |
|---|--|--|--|------|------|----|----------------|------|------------|-----------|------------------------------------|-----------|----------|-------------|----------|-------|
|   | 31   | 30   | 29   | 28   | 27   | 26 | 25             | 24   | 23         | 22        | 21                                 | 20        | 19       | 18          | 17       | 16    |
|   |  |  | , ,  |      |      |    | <del>г г</del> | rese | rved       |           |                                    |           |          |             |          |       |
| Туре  | RO   | RO   | RO   | RO   | RO   | RO | RO             | RO   | RO         | RO        | RO                                 | RO        | RO       | RO          | RO       | RO    |
| Reset   | 0  | 0  | 0  | 0    | 0    | 0  | 0              | 0    | 0          | 0         | 0                                  | 0         | 0        | 0           | 0        | 0     |
|   | 15   | 14   | 13   | 12   | 11   | 10 | 9              | 8    | 7          | 6         | 5                                  | 4         | 3        | 2           | 1        | 0     |
|   |  |  | 1 1  | rese | rved |    |                |      |            |           | г т                                | CII       | D1       |             |          |       |
| Туре  | RO   | RO   | RO   | RO   | RO   | RO | RO             | RO   | RO         | RO        | RO                                 | RO        | RO       | RO          | RO       | RO    |
| Reset   | 0  | 0  | 0  | 0    | 0    | 0  | 0              | 0    | 1          | 1         | 1                                  | 1         | 0        | 0           | 0        | 0     |
|   |  |  |  |      |      |    |                |      |            |           |                                    |           |          |             |          |       |
| B   | Bit/Field  |  | Nam  | e    | Ту   | ре | Reset          | Des  | cription   |           |                                    |           |          |             |          |       |
|   | 31:8   |  | reserv   | ved  | R    | 0  | 0x00           | com  | patibility | with futu | rely on th<br>ure produ<br>ead-mod | icts, the | value of | a reserv    | •        |       |
|   | 7:0  |  | CID  | 1    | R    | 0  | 0xF0           | GPI  | O Prime    | Cell ID F | Register[1                         | 5:8]      |          |             |          |       |
|   |  |  |  |      |      |    |                | Prov | ides sof   | tware a   | standard                           | cross-p   | eriphera | l identific | ation sy | stem. |

## Register 31: GPIO PrimeCell Identification 2 (GPIOPCelIID2), offset 0xFF8

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.


#### GPIO PrimeCell Identification 2 (GPIOPCelIID2)

| GPIO<br>GPIO<br>GPIO<br>GPIO<br>GPIO<br>GPIO<br>GPIO<br>Offse | Port A ba<br>Port B ba<br>Port C b<br>Port D b<br>Port E ba<br>Port F ba<br>Port G b<br>Port H b<br>t 0xFF8<br>RO, rese | ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40<br>ase: 0x40 | 000.5000<br>000.6000<br>000.7000<br>002.4000<br>002.5000<br>002.6000<br>002.7000 |      |         |         |               |                                   |  |   |  |  |  |                              |                          |                  |
|---|---|---|--|------|---------|---------|---------------|-----------------------------------|--|---|--|--|--|------------------------------|--------------------------|------------------|
|   | 31  | 30  | 29   | 28   | 27      | 26      | 25            | 24                                | 23   | 22  | 21   | 20   | 19   | 18                           | 17                       | 16               |
|   | ï   |   | 1  |      |         |         | г т           | rese                              | rved   | I   |  |  | 1  |                              | 1                        | 1                |
| Туре  | RO  | RO  | RO   | RO   | RO      | RO      | RO            | RO                                | RO   | RO  | RO   | RO   | RO   | RO                           | RO                       | RO               |
| Reset   | 0   | 0   | 0  | 0    | 0       | 0       | 0             | 0                                 | 0  | 0   | 0  | 0  | 0  | 0                            | 0                        | 0                |
|   | 15  | 14  | 13   | 12   | 11      | 10      | 9             | 8                                 | 7  | 6   | 5  | 4  | 3  | 2                            | 1                        | 0                |
|   | ï   |   | 1  | rese | rved    |         | г т           |                                   |  | I   | · · · · ·  | CI   | l<br>D2<br>I   |                              | 1                        |                  |
| Туре  | RO  | RO  | RO   | RO   | RO      | RO      | RO            | RO                                | RO   | RO  | RO   | RO   | RO   | RO                           | RO                       | RO               |
| Reset   | 0   | 0   |  |      |         |         |               |                                   |  |   |  |  |  |                              |                          | 1                |
|   |   | U   | 0  | 0    | 0       | 0       | 0             | 0                                 | 0  | 0   | 0  | 0  | 0  | 1                            | 0                        |                  |
|   |   | 0   | 0  | U    | 0       | 0       | 0             | 0                                 | 0  | 0   | 0  | 0  | 0  | 1                            | U                        | ·                |
| В   | it/Field  | 0   | Nam  |      | ту      |         | 0<br>Reset    |                                   | 0<br>cription  | 0   | 0  | 0  | 0  | 1                            | 0                        |                  |
| В   | it/Field<br>31:8  | U   |  | ie   |         | ре      |               | Des<br>Soft<br>com                | cription<br>ware sho<br>patibility                         | ould not<br>with fut                            | rely on th                                       | ne value<br>licts, the                       | of a resolution  | erved bit<br>a reserv        | t. To prov<br>ved bit sh | vide             |
| В   |   | U   | Nam  | ved  | Ту      | pe<br>O | Reset         | Des<br>Soft<br>com<br>pres        | cription<br>ware sho<br>patibility<br>erved ac             | ould not<br>with futu<br>cross a r              | rely on th<br>ure produ                          | ne value<br>icts, the<br>ify-write           | of a resolution  | erved bit<br>a reserv        | t. To prov               | vide             |
| В   | 31:8  | U   | Nam  | ved  | Ty<br>R | pe<br>O | Reset<br>0x00 | Des<br>Soft<br>com<br>pres<br>GPI | cription<br>ware sho<br>patibility<br>served ac<br>O Prime | ould not<br>with futu<br>cross a r<br>Cell ID F | rely on th<br>ure produ<br>ead-mod<br>Register[2 | ne value<br>icts, the<br>ify-write<br>23:16] | of a resolution of a resolutio | erved bit<br>a reserv<br>on. | t. To prov               | vide<br>nould be |

## Register 32: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 3 (GPIOPCellID3)



# **10 General-Purpose Timers**

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris<sup>®</sup> General-Purpose Timer Module (GPTM) contains three GPTM blocks (Timer0, Timer1, and Timer 2). Each GPTM block provides two 16-bit timers/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

The General-Purpose Timer Module is one timing resource available on the Stellaris<sup>®</sup> microcontrollers. Other timer resources include the System Timer (SysTick) (see "System Timer (SysTick)" on page 36).

The following modes are supported:

- 32-bit Timer modes
  - Programmable one-shot timer
  - Programmable periodic timer
  - Real-Time Clock using 32.768-KHz input clock
  - Software-controlled event stalling (excluding RTC mode)
- 16-bit Timer modes
  - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
  - Programmable one-shot timer
  - Programmable periodic timer
  - Software-controlled event stalling
- 16-bit Input Capture modes
  - Input edge count capture
  - Input edge time capture
- 16-bit PWM mode
  - Simple PWM mode with software-programmable output inversion of the PWM signal

## 10.1 Block Diagram

**Note:** In Figure 10-1 on page 196, the specific CCP pins available depend on the Stellaris<sup>®</sup> device. See Table 10-1 on page 196 for the available CCPs.




Figure 10-1. GPTM Module Block Diagram

Table 10-1. Available CCP Pins

| Timer   | 16-Bit Up/Down Counter | Even CCP Pin | Odd CCP Pin |
|---------|------------------------|--------------|-------------|
| Timer 0 | TimerA                 | CCP0         | -           |
|         | TimerB                 | -            | CCP1        |
| Timer 1 | TimerA                 | -            | -           |
|         | TimerB                 | -            | -           |
| Timer 2 | TimerA                 | -            | -           |
|         | TimerB                 | -            | -           |

# 10.2 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 207), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 208), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 210). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

## 10.2.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the **GPTM TimerA Interval Load** 

(GPTMTAILR) register (see page 221) and the GPTM TimerB Interval Load (GPTMTBILR) register (see page 222). The prescale counters are initialized to 0x00: the GPTM TimerA Prescale (GPTMTAPR) register (see page 225) and the GPTM TimerB Prescale (GPTMTBPR) register (see page 226).

## 10.2.2 32-Bit Timer Operating Modes

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- **GPTM TimerA Interval Load (GPTMTAILR)** register [15:0], see page 221
- **GPTM TimerB Interval Load (GPTMTBILR)** register [15:0], see page 222
- GPTM TimerA (GPTMTAR) register [15:0], see page 229
- **GPTM TimerB (GPTMTBR)** register [15:0], see page 230

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

GPTMTBILR[15:0]:GPTMTAILR[15:0]

Likewise, a read access to GPTMTAR returns the value:

GPTMTBR[15:0]:GPTMTAR[15:0]

## 10.2.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 208), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 212), the timer begins counting down from its preloaded value. Once the 0x0000.0000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and triggers when it reaches the 0x000.0000 state. The GPTM sets the TATORIS bit in the GPTM Raw Interrupt Status (GPTMRIS) register (see page 217), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 219). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTIMR) register (see page 215), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 218). The trigger is enabled by setting the TAOTE bit in GPTMCTL, and can trigger SoC-level events.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is asserted, the timer freezes counting until the signal is deasserted.

## 10.2.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 223) by the controller.

The input clock on the CCP0, CCP2, or CCP4 pins is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, it rolls over to a value of 0x0000.0000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

## 10.2.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 207). This section describes each of the GPTM 16-bit modes of operation. TimerA and TimerB have identical modes, so a single description is given using an *n* to reference both.

### 10.2.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale (GPTMTnPR)** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTNILR** and **GPTMTNPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTIMR**, the GPTM also sets the TnTOMIS bit in **GPTMISR** and generates a controller interrupt. The trigger is enabled by setting the TnOTE bit in the **GPTMCTL** register, and can trigger SoC-level events.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TnSTALL bit in the **GPTMCTL** register is enabled, the timer freezes counting until the signal is deasserted.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 25-MHz clock with Tc=20 ns (clock period).

| Prescale | #Clock (T c) <sup>a</sup> | Max Time | Units |
|----------|---------------------------|----------|-------|
| 00000000 | 1                         | 2.6214   | mS    |
| 00000001 | 2                         | 5.2428   | mS    |
| 00000010 | 3                         | 7.8642   | mS    |
|          |                           |          |       |
| 11111100 | 254                       | 665.8458 | mS    |
| 11111110 | 255                       | 668.4672 | mS    |
| 11111111 | 256                       | 671.0886 | mS    |

#### Table 10-2. 16-Bit Timer With Prescaler Configurations

a. Tc is the clock period.

### 10.2.3.2 16-Bit Input Edge Count Mode

**Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling-edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.

Note: The prescaler is not available in 16-Bit Input Edge Count mode.

In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the **GPTMTnMR** register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization, the **GPTM Timern Match** (**GPTMTnMATCHR**) register is configured so that the difference between the value in the **GPTMTnILR** register and the **GPTMTnMATCHR** register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked). The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 10-2 on page 200 shows how input edge count mode works. In this case, the timer start value is set to **GPTMnILR** =0x000A and the match value is set to **GPTMnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMnMR** register.




Figure 10-2. 16-Bit Input Edge Count Mode Example

## 10.2.3.3 16-Bit Input Edge Time Mode

- **Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.
- **Note:** The prescaler is not available in 16-Bit Input Edge Time mode.

In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of either rising or falling edges, but not both. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCnTL** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current **Tn** counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 10-3 on page 201 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).




Figure 10-3. 16-Bit Input Edge Time Mode Example

### 10.2.3.4 16-Bit PWM Mode


**Note:** The prescaler is not available in 16-Bit PWM mode.

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTNILR** and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 10-4 on page 202 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.



#### Figure 10-4. 16-Bit PWM Mode Example

## **10.3** Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMERO, TIMER1, and TIMER2 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

## 10.3.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
  - a. Write a value of 0x1 for One-Shot mode.
  - b. Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7 on page 203. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

## 10.3.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on its CCP0, CCP2, or CCP4 pins. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x0000.0000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

#### 10.3.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
  - a. Write a value of 0x1 for One-Shot mode.
  - **b.** Write a value of 0x2 for Periodic mode.
- If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).
- 5. Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the **T**nTOIM bit in the **GPTM Interrupt Mask Register (GPTMIMR)**.
- 7. Set the TREN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the TnTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TnTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8 on page 203. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

## 10.3.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- 4. Configure the type of event(s) that the timer captures by writing the **TREVENT** field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TREN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 204 through step 9 on page 204.

### 10.3.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the TNEN bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the CnERIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnECINT bit of the **GPTM**

**Interrupt Clear (GPTMICR)** register. The time at which the event happened can be obtained by reading the **GPTM Timern (GPTMTnR)** register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

#### 10.3.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.
- 7. Set the TREN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

## 10.4 Register Map

Table 10-3 on page 205 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer0: 0x4003.0000
- Timer1: 0x4003.1000
- Timer2: 0x4003.2000

#### Table 10-3. Timers Register Map

| Offset | Name     | Туре | Reset       | Description         | See<br>page |
|--------|----------|------|-------------|---------------------|-------------|
| 0x000  | GPTMCFG  | R/W  | 0x0000.0000 | GPTM Configuration  | 207         |
| 0x004  | GPTMTAMR | R/W  | 0x0000.0000 | GPTM TimerA Mode    | 208         |
| 0x008  | GPTMTBMR | R/W  | 0x0000.0000 | GPTM TimerB Mode    | 210         |
| 0x00C  | GPTMCTL  | R/W  | 0x0000.0000 | GPTM Control        | 212         |
| 0x018  | GPTMIMR  | R/W  | 0x0000.0000 | GPTM Interrupt Mask | 215         |

July 25, 2008

| Offset | Name         | Туре | Reset  | Description                  | See<br>page |
|--------|--------------|------|--|------------------------------|-------------|
| 0x01C  | GPTMRIS      | RO   | 0x0000.0000  | GPTM Raw Interrupt Status    | 217         |
| 0x020  | GPTMMIS      | RO   | 0x0000.0000  | GPTM Masked Interrupt Status | 218         |
| 0x024  | GPTMICR      | W1C  | 0x0000.0000  | GPTM Interrupt Clear         | 219         |
| 0x028  | GPTMTAILR    | R/W  | 0x0000.FFFF<br>(16-bit mode)<br>0xFFFF.FFFF<br>(32-bit mode) | GPTM TimerA Interval Load    | 221         |
| 0x02C  | GPTMTBILR    | R/W  | 0x0000.FFFF  | GPTM TimerB Interval Load    | 222         |
| 0x030  | GPTMTAMATCHR | R/W  | 0x0000.FFFF<br>(16-bit mode)<br>0xFFFF.FFFF<br>(32-bit mode) | GPTM TimerA Match            | 223         |
| 0x034  | GPTMTBMATCHR | R/W  | 0x0000.FFFF  | GPTM TimerB Match            | 224         |
| 0x038  | GPTMTAPR     | R/W  | 0x0000.0000  | GPTM TimerA Prescale         | 225         |
| 0x03C  | GPTMTBPR     | R/W  | 0x0000.0000  | GPTM TimerB Prescale         | 226         |
| 0x040  | GPTMTAPMR    | R/W  | 0x0000.0000  | GPTM TimerA Prescale Match   | 227         |
| 0x044  | GPTMTBPMR    | R/W  | 0x0000.0000  | GPTM TimerB Prescale Match   | 228         |
| 0x048  | GPTMTAR      | RO   | 0x0000.FFFF<br>(16-bit mode)<br>0xFFFF.FFFF<br>(32-bit mode) | GPTM TimerA                  | 229         |
| 0x04C  | GPTMTBR      | RO   | 0x0000.FFFF  | GPTM TimerB                  | 230         |

# 10.5 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

## Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

#### GPTM Configuration (GPTMCFG)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x000 Type R/W, reset 0x0000.0000

|       | 31                       | 30 | 29                   | 28  | 27            | 26 | 25            | 24              | 23                           | 22                                   | 21                 | 20        | 19         | 18       | 17      | 16  |
|-------|--------------------------|----|----------------------|-----|---------------|----|---------------|-----------------|------------------------------|--------------------------------------|--------------------|-----------|------------|----------|---------|-----|
|       | ľ                        |    | 1                    | 1   | 1             |    | 1 1           | reserve         | ed                           | 1                                    |                    | ı         | 1          | 1        | r       | ,   |
| Туре  | RO                       | RO | RO                   | RO  | RO            | RO | RO            | RO              | RO                           | RO                                   | RO                 | RO        | RO         | RO       | RO      | RO  |
| Reset | 0                        | 0  | 0                    | 0   | 0             | 0  | 0             | 0               | 0                            | 0                                    | 0                  | 0         | 0          | 0        | 0       | 0   |
|       | 15                       | 14 | 13                   | 12  | 11            | 10 | 9             | 8               | 7                            | 6                                    | 5                  | 4         | 3          | 2        | 1       | 0   |
|       |                          |    | 1                    | 1   | 1             |    | reserved      | 1               |                              | 1                                    |                    | 1         | 1          |          | GPTMCFG | ;   |
| Туре  | RO                       | RO | RO                   | RO  | RO            | RO | RO            | RO              | RO                           | RO                                   | RO                 | RO        | RO         | R/W      | R/W     | R/W |
| Reset | 0                        | 0  | 0                    | 0   | 0             | 0  | 0             | 0               | 0                            | 0                                    | 0                  | 0         | 0          | 0        | 0       | 0   |
| E     | 8it/Field<br>31:3<br>2:0 |    | Nan<br>reser<br>GPTM | ved | Ty<br>R<br>R/ | 0  | Reset<br>0x00 | compa<br>preser | are sh<br>atibility<br>ved a | ould not i<br>with futu<br>cross a r | ure prod<br>ead-mo | ucts, the | value of   | a reserv |         |     |
|       | 2.0                      |    | GPTM                 | CFG | K/            | vv | 0x0           | GPTW            | Com                          | iguration                            |                    |           |            |          |         |     |
|       |                          |    |                      |     |               |    |               | The G           | PTMCF                        | G values                             | are def            | fined as  | follows:   |          |         |     |
|       |                          |    |                      |     |               |    |               | Valu            | e De                         | escription                           | I                  |           |            |          |         |     |
|       |                          |    |                      |     |               |    |               | 0x0             | 32                           | -bit timer                           | configu            | ration.   |            |          |         |     |
|       |                          |    |                      |     |               |    |               | 01              | 20                           | hit roal                             | time ala           |           | ) aquintar | oonfiguu | otion   |     |

- 0x1 32-bit real-time clock (RTC) counter configuration.
- 0x2 Reserved
- 0x3 Reserved
- 0x4-0x7 16-bit timer configuration, function is controlled by bits 1:0 of **GPTMTAMR** and **GPTMTBMR**.

## Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

#### GPTM TimerA Mode (GPTMTAMR)

| Timer<br>Timer<br>Offsei | 0 base: 0<br>1 base: 0<br>2 base: 0<br>t 0x004<br>R/W, rese | x4003.1<br>x4003.2 | 000<br>000 |         |  |         |           |          |           |           |           |            |                         |                   |           |          |
|--------------------------|---|--------------------|------------|---------|--|---------|-----------|----------|-----------|-----------|-----------|------------|-------------------------|-------------------|-----------|----------|
|                          | 31  | 30                 | 29         | 28      | 27   | 26      | 25        | 24       | 23        | 22        | 21        | 20         | 19                      | 18                | 17        | 16       |
| [                        |   |                    | 1          | r       |  |         | 1 I       | resei    | rved      | 1         |           | 1          | 1                       | і I               |           | î 👘      |
| Type<br>Reset            | RO<br>0   | RO<br>0            | RO<br>0    | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0   | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0                 | RO<br>0           | RO<br>0   | RO<br>0  |
| _                        | 15  | 14                 | 13         | 12      | 11   | 10      | 9         | 8        | 7         | 6         | 5         | 4          | 3                       | 2                 | 1         | 0        |
|                          |   |                    | '          | •       | · ·  | res     | erved     |          |           | •         |           | •          | TAAMS                   | TACMR             | TA        | MR       |
| Type<br>Reset            | RO<br>0   | RO<br>0            | RO<br>0    | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0   | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0    | R/W<br>0                | R/W<br>0          | R/W<br>0  | R/W<br>0 |
| В                        | it/Field  |                    | Nan        | ne      | Ту   | ре      | Reset     | Desc     | cription  |           |           |            |                         |                   |           |          |
|                          | 31:4  |                    | reser      | ved     | ed RO 0x00 Software sho<br>compatibility<br>preserved ac |         | with futu | ire prod | ucts, the | value of  | a reserv  |            |                         |                   |           |          |
|                          | 3   |                    | TAAN       | ИS      | R/   | W       | 0         | GPT      | M Time    | rA Altern | ate Mod   | le Selec   | t                       |                   |           |          |
|                          |   |                    |            |         |  |         |           | The      | TAAMS     | values ar | e define  | ed as foll | ows:                    |                   |           |          |
|                          |   |                    |            |         |  |         |           | Valu     | ie Desc   | ription   |           |            |                         |                   |           |          |
|                          |   |                    |            |         |  |         |           | 0        | Capt      | ure mod   | e is enal | bled.      |                         |                   |           |          |
|                          |   |                    |            |         |  |         |           | 1        | PWN       | 1 mode is | s enable  | d.         |                         |                   |           |          |
|                          |   |                    |            |         |  |         |           |          | Note      |           |           |            | de, you n<br>R field to | nust also<br>0x2. | clear the | TACMR    |
|                          | 2   |                    | TAC        | ٨R      | R/   | W       | 0         | GPT      | M Time    | rA Captu  | re Mode   | 9          |                         |                   |           |          |
|                          |   |                    |            |         |  |         |           | The      | TACMR     | values ar | e define  | ed as foll | ows:                    |                   |           |          |
|                          |   |                    |            |         |  |         |           | Valu     | le Desc   | ription   |           |            |                         |                   |           |          |
|                          |   |                    |            |         |  |         |           | 0        | 0         | e-Count r |           |            |                         |                   |           |          |
|                          |   |                    |            |         |  |         |           | 1        | Edge      | e-Time m  | ode       |            |                         |                   |           |          |

| Bit/Field | Name | Туре | Reset | Description   |
|-----------|------|------|-------|---|
| 1:0       | TAMR | R/W  | 0x0   | GPTM TimerA Mode  |
|           |      |      |       | The TAMR values are defined as follows:   |
|           |      |      |       | Value Description   |
|           |      |      |       | 0x0 Reserved  |
|           |      |      |       | 0x1 One-Shot Timer mode   |
|           |      |      |       | 0x2 Periodic Timer mode   |
|           |      |      |       | 0x3 Capture mode  |
|           |      |      |       | The Timer mode is based on the timer configuration defined by bits 2:0 in the <b>GPTMCFG</b> register (16-or 32-bit). |
|           |      |      |       | In 16-bit timer configuration, TAMR controls the 16-bit timer modes for TimerA.                                       |
|           |      |      |       | In 32-bit timer configuration, this register controls the mode and the contents of <b>GPTMTBMR</b> are ignored.       |

## Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

#### GPTM TimerB Mode (GPTMTBMR)

| Time<br>Time<br>Offse | r1 base: (<br>r2 base: (<br>t 0x008 | )x4003.00<br>)x4003.10<br>)x4003.20<br>et 0x0000 | 000<br>000 |         | ,       |         |         |  |          |           |            |            |                         |          |           |          |
|-----------------------|-------------------------------------|--|------------|---------|---------|---------|---------|--|----------|-----------|------------|------------|-------------------------|----------|-----------|----------|
|                       | 31                                  | 30   | 29         | 28      | 27      | 26      | 25      | 24   | 23       | 22        | 21         | 20         | 19                      | 18       | 17        | 16       |
|                       |                                     |  | 1          | 1       |         | 1       |         | rese   | rved     | 1         | 1          | 1          |                         |          |           | 1        |
| Type<br>Reset         | RO<br>0                             | RO<br>0  | RO<br>0    | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0  | RO<br>0   | RO<br>0    | RO<br>0    | RO<br>0                 | RO<br>0  | RO<br>0   | RO<br>0  |
|                       | 15                                  | 14   | 13         | 12      | 11      | 10      | 9       | 8  | 7        | 6         | 5          | 4          | 3                       | 2        | 1         | 0        |
|                       |                                     | 1  | 1          | 1       |         | res     | erved   |  |          | 1         | 1          | 1          | TBAMS                   | TBCMR    | ТВ        | MR       |
| Type<br>Reset         | RO<br>0                             | RO<br>0  | RO<br>0    | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0  | RO<br>0   | RO<br>0    | RO<br>0    | R/W<br>0                | R/W<br>0 | R/W<br>0  | R/W<br>0 |
| E                     | Bit/Field                           |  | Nan        | ne      | Ту      | ре      | Reset   | Des  | cription |           |            |            |                         |          |           |          |
|                       | 31:4                                |  | reser      | ved     | R       | 0       | 0x00    | 0x00 Software should not rely on the va<br>compatibility with future products,<br>preserved across a read-modify-v |          | ucts, the | e value of | a reserv   |                         |          |           |          |
|                       | 3                                   |  | TBA        | MS      | R       | W       | 0       | GPT  | M Time   | rB Altern | ate Mod    | e Selec    | t                       |          |           |          |
|                       |                                     |  |            |         |         |         |         | The  | TBAMS    | values a  | re define  | ed as foll | lows:                   |          |           |          |
|                       |                                     |  |            |         |         |         |         | Valu   | ue Desc  | ription   |            |            |                         |          |           |          |
|                       |                                     |  |            |         |         |         |         | 0  | Capt     | ure mod   | e is enal  | oled.      |                         |          |           |          |
|                       |                                     |  |            |         |         |         |         | 1  | PWN      | 1 mode i  | s enable   | d.         |                         |          |           |          |
|                       |                                     |  |            |         |         |         |         |  | Note     |           |            |            | de, you n<br>R field to |          | clear the | TBCMR    |
|                       | 2                                   |  | TBCI       | MR      | R       | W       | 0       | GP1  | M Time   | rB Captu  | ire Mode   | ;          |                         |          |           |          |
|                       |                                     |  |            |         |         |         |         | The  | TBCMR    | values a  | re define  | d as fol   | lows:                   |          |           |          |
|                       |                                     |  |            |         |         |         |         | Vali   | ue Desc  |           |            |            |                         |          |           |          |
|                       |                                     |  |            |         |         |         |         | 0  | Edge     | e-Count r | node       |            |                         |          |           |          |
|                       |                                     |  |            |         |         |         |         | 1  | Edge     | e-Time m  | ode        |            |                         |          |           |          |

| Bit/Field | Name | Туре | Reset | Description  |  |  |  |
|-----------|------|------|-------|--|--|--|--|
| 1:0       | TBMR | R/W  | 0x0   | GPTM TimerB Mode   |  |  |  |
|           |      |      |       | The TBMR values are defined as follows:  |  |  |  |
|           |      |      |       | Value Description  |  |  |  |
|           |      |      |       | 0x0 Reserved   |  |  |  |
|           |      |      |       | 0x1 One-Shot Timer mode  |  |  |  |
|           |      |      |       | 0x2 Periodic Timer mode  |  |  |  |
|           |      |      |       | 0x3 Capture mode   |  |  |  |
|           |      |      |       | The timer mode is based on the timer configuration defined by bits 2:0 in the <b>GPTMCFG</b> register. |  |  |  |
|           |      |      |       | In 16-bit timer configuration, these bits control the 16-bit timer modes for TimerB.                   |  |  |  |
|           |      |      |       | In 32-bit timer configuration, this register's contents are ignored and<br>GPTMTAMR is used.           |  |  |  |

## Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall.

| Timer<br>Timer<br>Timer<br>Offset | ) base: ()<br>1 base: ()<br>2 base: ()<br>0x00C | trol (GF<br>0x4003.00<br>0x4003.10<br>0x4003.20<br>0x4003.20 | 000<br>000<br>000 | _)       |          |          |          |                 |             |            |           |             |          |          |                          |          |
|-----------------------------------|---|--|-------------------|----------|----------|----------|----------|-----------------|-------------|------------|-----------|-------------|----------|----------|--------------------------|----------|
| -                                 | 31  | 30   | 29                | 28       | 27       | 26       | 25       | 24              | 23          | 22         | 21        | 20          | 19       | 18       | 17                       | 16       |
|                                   |   |  |                   |          |          |          |          | rese            | erved       |            |           |             |          |          |                          |          |
| Type<br>leset                     | RO<br>0   | RO<br>0  | RO<br>0           | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0         | RO<br>0     | RO<br>0    | RO<br>0   | RO<br>0     | RO<br>0  | RO<br>0  | RO<br>0                  | RO<br>0  |
| Г                                 | 15  | 14   | 13                | 12       | 11       | 10       | 9        | 8               | 7           | 6          | 5         | 4           | 3        | 2        | 1                        | 0        |
|                                   | reserved  | TBPWML   | TBOTE             | reserved | TBE      |          | TBSTALL  | TBEN            | reserved    | TAPWML     | TAOTE     | RTCEN       |          | /ENT     | TASTALL                  | TAEN     |
| Type<br>leset                     | RO<br>0   | R/W<br>0   | R/W<br>0          | RO<br>0  | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0        | RO<br>0     | R/W<br>0   | R/W<br>0  | R/W<br>0    | R/W<br>0 | R/W<br>0 | R/W<br>0                 | R/W<br>0 |
| Bi                                | it/Field  |  | Nam               | ne       | Ту       | be       | Reset    | Des             | cription    |            |           |             |          |          |                          |          |
| ć                                 | 31:15   |  | reser             | ved      | R        | С        | 0x00     | con             | npatibility | with futu  | ure prod  |             | value of | a reserv | t. To prov<br>ved bit sh |          |
|                                   | 14  |  | TBPW              | /ML      | R/       | W        | 0        | GP <sup>-</sup> | TM Time     | rB PWM     | Output    | Level       |          |          |                          |          |
|                                   |   |  |                   |          |          |          |          | The             | TBPWMI      | values     | are defir | ied as fol  | llows:   |          |                          |          |
|                                   |   |  |                   |          |          |          |          | Val             | ue Desc     | ription    |           |             |          |          |                          |          |
|                                   |   |  |                   |          |          |          |          | C               | ) Outp      | ut is una  | iffected. |             |          |          |                          |          |
|                                   |   |  |                   |          |          |          |          | 1               | Outp        | ut is inve | erted.    |             |          |          |                          |          |
|                                   | 13  |  | TBO               | TE       | R/       | W        | 0        | GP <sup>.</sup> | TM Time     | rB Outpu   | ut Trigge | r Enable    |          |          |                          |          |
|                                   |   |  |                   |          |          |          |          | The             | TBOTE       | values a   | re define | ed as follo | ows:     |          |                          |          |
|                                   |   |  |                   |          |          |          |          | Val             | ue Desc     | ription    |           |             |          |          |                          |          |
|                                   |   |  |                   |          |          |          |          | C               | ) The       | output Ti  | merB tri  | gger is di  | isabled. |          |                          |          |
|                                   |   |  |                   |          |          |          |          | 1               | The         | output Ti  | merB tri  | gger is e   | nabled.  |          |                          |          |
|                                   | 12  |  | reser             | ved      | R        | C        | 0        | con             | npatibility | with futu  | ure prod  |             | value of | a reserv | t. To prov<br>ved bit sh |          |
|                                   | 11:10   |  | TBEVI             | ENT      | R/       | W        | 0x0      | GP <sup>-</sup> | TM Time     | rB Event   | Mode      |             |          |          |                          |          |
|                                   |   |  |                   |          |          |          |          | The             | TBEVEN      | T values   | s are def | ined as f   | ollows:  |          |                          |          |
|                                   |   |  |                   |          |          |          |          | Val             | ue Desc     | ription    |           |             |          |          |                          |          |
|                                   |   |  |                   |          |          |          |          | 0>              |             | ive edge   |           |             |          |          |                          |          |
|                                   |   |  |                   |          |          |          |          | 0>              | -           | ative edg  | е         |             |          |          |                          |          |
|                                   |   |  |                   |          |          |          |          |                 | 2 Rese      |            |           |             |          |          |                          |          |
|                                   |   |  |                   |          |          |          |          | 0>              | 3 Both      | edges      |           |             |          |          |                          |          |

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 9         | TBSTALL  | R/W  | 0     | GPTM TimerB Stall Enable  |
|           |          |      |       | The TBSTALL values are defined as follows:  |
|           |          |      |       | <ul><li>Value Description</li><li>0 TimerB stalling is disabled.</li><li>1 TimerB stalling is enabled.</li></ul>  |
| 8         | TBEN     | R/W  | 0     | GPTM TimerB Enable  |
|           |          |      |       | The TBEN values are defined as follows:   |
|           |          |      |       | Value Description   |
|           |          |      |       | 0 TimerB is disabled.   |
|           |          |      |       | 1 TimerB is enabled and begins counting or the capture logic is enabled based on the <b>GPTMCFG</b> register.   |
| 7         | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6         | TAPWML   | R/W  | 0     | GPTM TimerA PWM Output Level  |
|           |          |      |       | The TAPWML values are defined as follows:   |
|           |          |      |       | Value Description   |
|           |          |      |       | 0 Output is unaffected.   |
|           |          |      |       | 1 Output is inverted.   |
| 5         | TAOTE    | R/W  | 0     | GPTM TimerA Output Trigger Enable   |
|           |          |      |       | The TAOTE values are defined as follows:  |
|           |          |      |       | Value Description   |
|           |          |      |       | 0 The output TimerA trigger is disabled.  |
|           |          |      |       | 1 The output TimerA trigger is enabled.   |
| 4         | RTCEN    | R/W  | 0     | GPTM RTC Enable   |
|           |          |      |       | The RTCEN values are defined as follows:  |
|           |          |      |       | Value Description   |
|           |          |      |       | 0 RTC counting is disabled.   |
|           |          |      |       | 1 RTC counting is enabled.  |

| Bit/Field | Name    | Туре | Reset | Description   |
|-----------|---------|------|-------|---|
| 3:2       | TAEVENT | R/W  | 0x0   | GPTM TimerA Event Mode  |
|           |         |      |       | The TAEVENT values are defined as follows:  |
|           |         |      |       | Value Description   |
|           |         |      |       | 0x0 Positive edge   |
|           |         |      |       | 0x1 Negative edge   |
|           |         |      |       | 0x2 Reserved  |
|           |         |      |       | 0x3 Both edges  |
|           |         |      |       |   |
| 1         | TASTALL | R/W  | 0     | GPTM TimerA Stall Enable  |
|           |         |      |       | The TASTALL values are defined as follows:  |
|           |         |      |       | Value Description   |
|           |         |      |       | 0 TimerA stalling is disabled.  |
|           |         |      |       | 1 TimerA stalling is enabled.   |
|           |         |      |       |   |
| 0         | TAEN    | R/W  | 0     | GPTM TimerA Enable  |
|           |         |      |       | The TAEN values are defined as follows:   |
|           |         |      |       | Value Description   |
|           |         |      |       | 0 TimerA is disabled.   |
|           |         |      |       | 1 TimerA is enabled and begins counting or the capture logic is enabled based on the <b>GPTMCFG</b> register. |

## Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

#### GPTM Interrupt Mask (GPTMIMR) Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x018 Type R/W, reset 0x0000.0000 31 30 29 28 27 25 24 23 22 19 16 26 21 20 18 17 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RTCIM reserved CBEIM CBMIM твтоім reserved CAEIM CAMIM TATOIM R/W R/W R/W RO RO RO RO RO R/W R/M RO RO RO RO R/W R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Reset Description Type RO 0x00 Software should not rely on the value of a reserved bit. To provide 31:11 reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. CBEIM R/W GPTM CaptureB Event Interrupt Mask 10 0 The CBEIM values are defined as follows: Value Description 0 Interrupt is disabled. Interrupt is enabled. 1 CBMIM R/W 9 0 GPTM CaptureB Match Interrupt Mask The CBMIM values are defined as follows: Value Description Interrupt is disabled. 0 1 Interrupt is enabled. 8 TBTOIM R/W 0 GPTM TimerB Time-Out Interrupt Mask The TBTOIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled. 7:4 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

| Bit/Field | Name   | Туре | Reset | Description                               |
|-----------|--------|------|-------|---|
| 3         | RTCIM  | R/W  | 0     | GPTM RTC Interrupt Mask                   |
|           |        |      |       | The RTCIM values are defined as follows:  |
|           |        |      |       | Value Description                         |
|           |        |      |       | 0 Interrupt is disabled.                  |
|           |        |      |       | 1 Interrupt is enabled.                   |
| 2         | CAEIM  | R/W  | 0     | GPTM CaptureA Event Interrupt Mask        |
|           |        |      |       | The CAEIM values are defined as follows:  |
|           |        |      |       | Value Description                         |
|           |        |      |       | 0 Interrupt is disabled.                  |
|           |        |      |       | 1 Interrupt is enabled.                   |
| 1         | CAMIM  | R/W  | 0     | GPTM CaptureA Match Interrupt Mask        |
|           |        |      |       | The CAMIM values are defined as follows:  |
|           |        |      |       | Value Description                         |
|           |        |      |       | 0 Interrupt is disabled.                  |
|           |        |      |       | 1 Interrupt is enabled.                   |
| 0         | TATOIM | R/W  | 0     | GPTM TimerA Time-Out Interrupt Mask       |
|           |        |      |       | The TATOIM values are defined as follows: |
|           |        |      |       | Value Description                         |
|           |        |      |       | 0 Interrupt is disabled.                  |
|           |        |      |       | 1 Interrupt is enabled.                   |

# Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

#### GPTM Raw Interrupt Status (GPTMRIS)

| Timer0 base: 0x4003.0000<br>Timer1 base: 0x4003.1000 |
|--|
| Timer2 base: 0x4003.2000                             |
| Offset 0x01C   |
| Type RO, reset 0x0000.0000                           |

| ijpo          | 31       | 30      | 29  | 28      | 27      | 26      | 25      | 24      | 23         | 22        | 21         | 20         | 19                    | 18        | 17         | 16       |  |
|---------------|----------|---------|---|---------|---------|---------|---------|---------|------------|-----------|------------|------------|-----------------------|-----------|------------|----------|--|
| Γ             |          |         | 1 1   |         |         | 1       | 1       | rese    | rved       | I         | ı          | I          | 1                     |           | 1          |          |  |
| Туре          | RO       | RO      | RO  | RO      | RO      | RO      | RO      | RO      | RO         | RO        | RO         | RO         | RO                    | RO        | RO         | RO       |  |
| Reset         | 0        | 0       | 0   | 0       | 0       | 0       | 0       | 0       | 0          | 0         | 0          | 0          | 0                     | 0         | 0          | 0        |  |
| Г             | 15       | 14      | 13  | 12      | 11      | 10      | 9       | 8       | 7          | 6         | 5          | 4          | 3                     | 2         | 1          | 0        |  |
| _ L           |          |         | reserved  |         |         | CBERIS  | CBMRIS  | TBTORIS |            | rese      |            |            | RTCRIS                | CAERIS    | CAMRIS     | TATORIS  |  |
| Type<br>Reset | RO<br>0  | RO<br>0 | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0    | RO<br>0    | RO<br>0               | RO<br>0   | RO<br>0    | RO<br>0  |  |
|               |          |         |   |         |         |         |         |         |            |           |            |            |                       |           |            |          |  |
| В             | it/Field |         | Nam   | e       | Ту      | ре      | Reset   | Des     | cription   |           |            |            |                       |           |            |          |  |
|               | 31:11    |         | reserv  | ved     | R       | 0       | 0x00    | Soft    | ware sh    | ould not  | rely on tl | he value   | of a res              | erved bit | t. To prov | /ide     |  |
|               |          |         |   |         |         |         |         | com     | patibility | with futu | ure produ  | ucts, the  | value of              | a reserv  |            |          |  |
|               |          |         | cBERIS       RO       0       GPTM CaptureB Event Raw Interrupt         This is the CaptureB Event interrupt       This is the CaptureB Event interrupt |         |         |         |         |         |            |           |            |            |                       |           |            |          |  |
|               | 10       |         | CBERIS       RO       0       GPTM CaptureB Event Raw Interrupt         This is the CaptureB Event interrupt status prior to masking.                   |         |         |         |         |         |            |           |            |            |                       |           |            |          |  |
|               |          |         | This is the CaptureB Event interrupt status prior to masking.   |         |         |         |         |         |            |           |            |            |                       |           |            |          |  |
|               | 9        |         |   |         |         |         |         |         |            |           |            |            |                       |           |            |          |  |
|               |          |         |   |         |         |         |         | This    | is the C   | aptureB   | Match ir   | nterrupt   | status pr             | ior to ma | askina.    |          |  |
|               | •        |         | TDTO  | 210     | _       | ~       | •       |         |            | •         |            | •          |                       |           | 5          |          |  |
|               | 8        |         | TBTO  | RIS     | R       | 0       | 0       |         |            | rB Time-  |            |            |                       |           |            |          |  |
|               |          |         |   |         |         |         |         | This    | is the T   | imerB tir | ne-out ir  | nterrupt s | status pri            | or to ma  | sking.     |          |  |
|               | 7:4      |         | reserv  | ved     | R       | 0       | 0x0     |         |            |           |            |            | of a res              |           | •          |          |  |
|               |          |         |   |         |         |         |         |         |            |           |            |            | value of<br>operation |           | ed bit sr  | nould be |  |
|               | 2        |         | DTOD  |         | -       | 0       | 0       |         |            |           |            |            |                       |           |            |          |  |
|               | 3        |         | RTCR  | 815     | R       | 0       | 0       |         |            | Raw Inte  |            |            |                       |           |            |          |  |
|               |          |         |   |         |         |         |         | Ihis    | is the F   | C Ever    | nt interru | pt status  | s prior to            | masking   | ].         |          |  |
|               | 2        |         | CAEF  | RIS     | R       | 0       | 0       | GPT     | M Capt     | ureA Eve  | ent Raw    | Interrup   | t                     |           |            |          |  |
|               |          |         |   |         |         |         |         | This    | is the C   | aptureA   | Event in   | nterrupt s | status pri            | or to ma  | sking.     |          |  |
|               | 1        |         | CAMF  | RIS     | R       | 0       | 0       | GPT     | M Capt     | ureA Ma   | tch Raw    | Interrup   | t                     |           |            |          |  |
|               |          |         |   |         |         |         |         |         |            |           |            | •          | status pr             | ior to ma | askina.    |          |  |
|               | •        |         |   |         | _       | ~       |         |         |            | •         |            | •          |                       |           | .3         |          |  |
|               | 0        |         | TATOF   | 415     | R       | 0       | 0       |         |            | rA Time-  |            |            |                       |           |            |          |  |
|               |          |         |   |         |         |         |         | This    | the Tim    | erA time  | -out inte  | rrupt sta  | itus prior            | to mask   | ing.       |          |  |

# Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

| Timeı<br>Timeı<br>Offse | r0 base: 0<br>r1 base: 0<br>r2 base: 0<br>t 0x020<br>RO, reset | x4003.1<br>x4003.2 | 000<br>000   |         |         |         |         |         |            |           |           |            |                      |          |         |         |
|-------------------------|--|--------------------|--|---------|---------|---------|---------|---------|------------|-----------|-----------|------------|----------------------|----------|---------|---------|
| r                       | 31   | 30                 | 29   | 28      | 27      | 26      | 25      | 24      | 23         | 22        | 21        | 20         | 19                   | 18       | 17      | 16      |
|                         |  |                    | · ·  |         |         |         | •       | rese    | rved       |           |           |            |                      |          |         |         |
| Type<br>Reset           | RO<br>0  | RO<br>0            | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0              | RO<br>0  | RO<br>0 | RO<br>0 |
|                         | 15   | 14                 | 13   | 12      | 11      | 10      | 9       | 8       | 7          | 6         | 5         | 4          | 3                    | 2        | 1       | 0       |
| [                       |  |                    | reserved   |         |         | CBEMIS  | CBMMIS  | TBTOMIS |            | rese      | rved      | ſ          | RTCMIS               | CAEMIS   | CAMMIS  | TATOMIS |
| Type<br>Reset           | RO<br>0  | RO<br>0            | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0              | RO<br>0  | RO<br>0 | RO<br>0 |
| Reset                   | Ū  | 0                  | Ū  | 0       | 0       | Ū       | 0       | Ū       | 0          | 0         | 0         | 0          | Ū                    | 0        | Ū       | 0       |
| B                       | Bit/Field  |                    | Nam  | e       | Ту      | ре      | Reset   | Des     | cription   |           |           |            |                      |          |         |         |
|                         | 31:11  |                    | reservedRO0x00Software should not rely on the value of a reserved bit. To provide<br>compatibility with future products, the value of a reserved bit should be<br>preserved across a read-modify-write operation.CBEMISRO0GPTM CaptureB Event Masked Interrupt |         |         |         |         |         |            |           |           |            |                      |          |         |         |
|                         | 10   |                    | preserved across a read-modify-write operation.  |         |         |         |         |         |            |           |           |            |                      |          |         |         |
|                         |  |                    |  |         |         |         |         |         |            |           |           |            |                      |          |         |         |
|                         | 9  |                    | CBMN   | 115     | R       | 0       | 0       | GPT     | M Capti    | ureB Mat  | ch Mask   | ked Inter  | rupt                 |          |         |         |
|                         |  |                    |  | -       |         |         |         |         | •          |           |           |            | status aft           | er mask  | ing.    |         |
|                         | 8  |                    | TBTOM  | /IS     | R       | 0       | 0       |         |            | rB Time-  |           |            |                      |          | -       |         |
|                         | Ū  |                    |  |         |         | •       | Ū       |         |            |           |           |            | status aft           | er maski | ing.    |         |
|                         | 7:4  |                    | reserv   | bod     | R       | 0       | 0x0     |         |            |           |           |            | of a rese            |          | -       | vido    |
|                         | 1.4  |                    | 103017   | cu      |         | 0       | 0,0     | com     | patibility | with futu | ire produ | ucts, the  | value of<br>operatio | a reserv | •       |         |
|                         | 3  |                    | RTCM   | IIS     | R       | 0       | 0       | GPT     | MRTC       | Masked    | Interrup  | t          |                      |          |         |         |
|                         |  |                    |  |         |         |         |         | This    | is the R   | TC even   | t interru | pt status  | after ma             | isking.  |         |         |
|                         | 2  |                    | CAEM   | IIS     | R       | 0       | 0       | GPT     | M Capt     | ureA Eve  | nt Mask   | ed Inter   | rupt                 |          |         |         |
|                         |  |                    |  |         |         |         |         | This    | is the C   | aptureA   | event in  | terrupt s  | tatus afte           | er maski | ng.     |         |
|                         | 1  |                    | CAMN   | lis     | R       | 0       | 0       | GPT     | M Capt     | ureA Mat  | ch Masł   | ked Inter  | rupt                 |          |         |         |
|                         |  |                    |  |         |         |         |         | This    | is the C   | aptureA   | match ir  | nterrupt   | status aft           | er mask  | ing.    |         |
|                         | 0  |                    | TATON  | /IS     | R       | 0       | 0       | GPT     | M Time     | A Time-   | Out Mas   | ked Inte   | rrupt                |          |         |         |
|                         |  |                    |  |         |         |         |         | This    | is the T   | imerA tin | ne-out in | iterrupt s | status aft           | er maski | ing.    |         |

#### GPTM Masked Interrupt Status (GPTMMIS)

# Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

| Timeı<br>Timeı<br>Timeı | TM Intern<br>r0 base: 0;<br>r1 base: 0;<br>r2 base: 0;<br>r1 0x024 | x4003.0<br>x4003.1   | 000  | TMICR   | 2)      |          |          |            |            |           |            |           |                                      |            |          |          |  |
|-------------------------|--|--|--|---------|---------|----------|----------|------------|------------|-----------|------------|-----------|--------------------------------------|------------|----------|----------|--|
|                         | W1C, rese  |  |  |         |         |          | 05       |            |            |           |            |           | 10                                   | 10         | 47       | 40       |  |
| [                       | 31   | 30   | 29   | 28      | 27      | 26       | 25       | 24<br>rese | 23<br>rved | 22        | 21         | 20        | 19                                   | 18         | 17       | 16       |  |
| Туре                    | RO   | RO   | RO   | RO      | RO      | RO       | RO       | RO         | RO         | RO        | RO         | RO        | RO                                   | RO         | RO       | RO       |  |
| Reset                   | 0  | 0  | 0  | 0       | 0       | 0        | 0        | 0          | 0          | 0         | 0          | 0         | 0                                    | 0          | 0        | 0        |  |
| ſ                       | 15   | 14   | 13   | 12      | 11<br>1 | 10       | 9        | 8          | 7          | 6         | 5          | 4         | 3                                    | 2          | 1        | 0        |  |
|                         |  |  | reserved   |         | L       | CBECINT  | CBMCINT  | TBTOCINT   |            |           | rved       |           | RTCCINT                              | CAECINT    | CAMCINT  | TATOCINT |  |
| Type<br>Reset           | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0 | W1C<br>0 | W1C<br>0 | W1C<br>0   | RO<br>0    | RO<br>0   | RO<br>0    | RO<br>0   | W1C<br>0                             | W1C<br>0   | W1C<br>0 | W1C<br>0 |  |
| В                       | Bit/Field  |  | Nam  | е       | Ту      | /pe      | Reset    | Des        | cription   |           |            |           |                                      |            |          |          |  |
|                         | 31:11  |  | reserved       RO       0x00       Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.         CBECINT       W1C       0       GPTM CaptureB Event Interrupt Clear |         |         |          |          |            |            |           |            |           |                                      |            |          |          |  |
|                         | 10   |  | preserved across a read-modify-write operation.<br>CBECINT W1C 0 GPTM CaptureB Event Interrupt Clear   |         |         |          |          |            |            |           |            |           |                                      |            |          |          |  |
|                         |  | CBECINT     W1C     0     GPTM CaptureB Event Interrupt Clear       The CBECINT values are defined as follows: |  |         |         |          |          |            |            |           |            |           |                                      |            |          |          |  |
|                         |  |  |  |         |         |          |          | Valu       | ue Desc    | ription   |            |           |                                      |            |          |          |  |
|                         |  |  |  |         |         |          |          | 0          |            |           | is unaffe  | cted.     |                                      |            |          |          |  |
|                         |  |  |  |         |         |          |          | 1          | The i      | nterrupt  | is cleare  | d.        |                                      |            |          |          |  |
|                         | 9  |  | CBMC   | INT     | W       | /1C      | 0        | GPT        | M Captu    | ureB Ma   | tch Interr | upt Cle   | ar                                   |            |          |          |  |
|                         |  |  |  |         |         |          |          | The        | CBMCIN     | T values  | s are defi | ned as    | follows:                             |            |          |          |  |
|                         |  |  |  |         |         |          |          | Valu       | ue Desc    | ription   |            |           |                                      |            |          |          |  |
|                         |  |  |  |         |         |          |          | 0          |            |           | is unaffe  | cted.     |                                      |            |          |          |  |
|                         |  |  |  |         |         |          |          | 1          | The i      | nterrupt  | is cleare  | d.        |                                      |            |          |          |  |
|                         | 8  |  | твтос  | INT     | W       | /1C      | 0        | GPT        | M Time     | B Time-   | Out Inter  | rupt Cle  | ear                                  |            |          |          |  |
|                         | U U  |  |  |         |         |          | Ū        |            |            |           |            |           | s follows                            | :          |          |          |  |
|                         |  |  |  |         |         |          |          |            | ue Desc    |           |            |           |                                      |            |          |          |  |
|                         |  |  |  |         |         |          |          | 0          |            | •         | is unaffe  | cted.     |                                      |            |          |          |  |
|                         |  |  |  |         |         |          |          | 1          | The i      | nterrupt  | is cleare  | d.        |                                      |            |          |          |  |
|                         | 7:4  |  | reserv   | red     | F       | RO       | 0x0      | com        | patibility | with futu | ure produ  | ucts, the | e of a res<br>value of<br>e operatio | f a reserv |          |          |  |

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 3         | RTCCINT  | W1C  | 0     | GPTM RTC Interrupt Clear  |
|           |          |      |       | The RTCCINT values are defined as follows:<br>Value Description |
|           |          |      |       | 0 The interrupt is unaffected.                                  |
|           |          |      |       | 1 The interrupt is cleared.                                     |
| 2         | CAECINT  | W1C  | 0     | GPTM CaptureA Event Interrupt Clear                             |
|           |          |      |       | The CAECINT values are defined as follows:                      |
|           |          |      |       | Value Description   |
|           |          |      |       | 0 The interrupt is unaffected.                                  |
|           |          |      |       | 1 The interrupt is cleared.                                     |
| 1         | CAMCINT  | W1C  | 0     | GPTM CaptureA Match Raw Interrupt                               |
|           |          |      |       | This is the CaptureA match interrupt status after masking.      |
| 0         | TATOCINT | W1C  | 0     | GPTM TimerA Time-Out Raw Interrupt                              |
|           |          |      |       | The TATOCINT values are defined as follows:                     |
|           |          |      |       | Value Description   |
|           |          |      |       | 0 The interrupt is unaffected.                                  |
|           |          |      |       | 1 The interrunt is cleared                                      |

1 The interrupt is cleared.

# Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028

This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM TimerB Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

| Timer<br>Offset | 2 base: 0<br>0x028 | 0x4003.10<br>0x4003.20<br>et 0x0000 | 000      | 6-bit mode | e) and 0xF                            | FFF.FF   | FF (32-bit m                         | ode)     |                              |          |          |                                   |           |            |           |           |
|-----------------|--------------------|-------------------------------------|----------|------------|---------------------------------------|----------|--------------------------------------|----------|------------------------------|----------|----------|-----------------------------------|-----------|------------|-----------|-----------|
|                 | 31                 | 30                                  | 29       | 28         | 27                                    | 26       | 25                                   | 24       | 23                           | 22       | 21       | 20                                | 19        | 18         | 17        | 16        |
| ſ               |                    |                                     | 1        | 1          | , , , , , , , , , , , , , , , , , , , |          |                                      | TAI      | LRH                          |          | 1        | T                                 |           | 1          | 1         | 1         |
| Type<br>Reset   | R/W<br>0           | R/W<br>1                            | R/W<br>1 | R/W<br>0   | R/W                                   | R/W<br>0 | R/W<br>1                             | R/W<br>1 | R/W                          | R/W<br>1 | R/W<br>0 | R/W<br>1                          | R/W       | R/W<br>1   | R/W<br>1  | R/W<br>0  |
| 110301          |                    |                                     |          |            |                                       |          |                                      | -        | •                            | •        | -        |                                   |           |            |           |           |
| г               | 15                 | 14                                  | 13       | 12         | 11                                    | 10       | 9                                    | 8        | 7                            | 6        | 5        | 4                                 | 3         | 2          | 1         | 0         |
|                 |                    | •                                   | •        | •          | · ·                                   |          |                                      | TAI      | LRL                          |          | •        | •                                 | I         | •          | •         | •         |
| Туре            | R/W                | R/W                                 | R/W      | R/W        | R/W                                   | R/W      | R/W                                  | R/W      | R/W                          | R/W<br>1 | R/W<br>1 | R/W                               | R/W       | R/W        | R/W       | R/W       |
| eset            | 1                  | 1                                   | 1        | 1          | ļ                                     | 1        | 1                                    | 1        | 1                            | I        | I        | 1                                 | 1         | 1          | 1         | 1         |
| В               | it/Field           |                                     | Nam      | ne         | Ту                                    | be       | Reset                                | Des      | cription                     |          |          |                                   |           |            |           |           |
| :               | 31:16              |                                     | TAIL     | RH         | R/                                    |          | 0xFFFF                               |          | rM Time                      | A Interv | al Load  | Register                          | High      |            |           |           |
|                 |                    |                                     |          |            |                                       |          | 32-bit mode<br>0x0000<br>16-bit mode | e) Tim   | erB Inte                     | rval Loa | ad (GPT  | ode via ti<br>MTBILR<br>ent value | ) registe | r loads th | nis value |           |
|                 |                    |                                     |          |            |                                       |          |                                      |          | 6-bit moo<br>e of <b>GPT</b> | ,        |          | ls as 0 ai                        | nd does   | not have   | an effec  | ct on the |
|                 | 15:0               |                                     | TAIL     | RL         | R/                                    | W        | 0xFFFF                               | GPT      | TM Time                      | A Interv | al Load  | Register                          | Low       |            |           |           |
|                 |                    |                                     |          |            |                                       |          |                                      |          |                              |          |          | es, writing<br>urrent va          | 0         |            |           | iter for  |

GPTM TimerA Interval Load (GPTMTAILR)

Timer0 base: 0x4003.0000

### Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.

#### GPTM TimerB Interval Load (GPTMTBILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x02C Type R/W, reset 0x0000.FFFF

|               | 31        | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23          | 22        | 21       | 20                                   | 19       | 18       | 17       | 16       |
|---------------|-----------|----------|----------|----------|----------|----------|----------|----------|-------------|-----------|----------|--------------------------------------|----------|----------|----------|----------|
|               |           | 1        | 1        | 1        |          |          | r r      | rese     | erved       |           | 1        | 1                                    |          | i        | 1        | 1        |
| Type<br>Reset | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0     | RO<br>0   | RO<br>0  | RO<br>0                              | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  |
|               | 15        | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7           | 6         | 5        | 4                                    | 3        | 2        | 1        | 0        |
|               |           | 1        | 1        | 1        |          |          | 1 1      | TBI      | I<br>ILRL   |           | Î        | 1                                    |          | 1        | Î        |          |
| Type<br>Reset | R/W<br>1  | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W<br>1    | R/W<br>1  | R/W<br>1 | R/W<br>1                             | R/W<br>1 | R/W<br>1 | R/W<br>1 | R/W<br>1 |
| E             | Bit/Field |          | Nan      | ne       | Ту       | pe       | Reset    | Des      | cription    |           |          |                                      |          |          |          |          |
|               | 31:16     |          | reser    | ved      | R        | 0        | 0x0000   | com      | npatibility | with fut  | ure prod | the value<br>ucts, the<br>dify-write | value of | a reser  |          |          |
|               | 15:0      |          | TBIL     | RL       | R/       | W        | 0xFFFF   | GP       | TM Time     | rB Interv | al Load  | Register                             |          |          |          |          |
|               |           |          |          |          |          |          |          |          |             |           |          | gured as                             |          | -        |          |          |

When the GPTM is not configured as a 32-bit timer, a write to this field updates **GPTMTBILR**. In 32-bit mode, writes are ignored, and reads return the current value of **GPTMTBILR**.

# Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

GPTM TimerA Match (GPTMTAMATCHR)

Timer0 base: 0x4003.0000

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

| Timer<br>Offset | 2 base:<br>t 0x030 | 0x4003.1<br>0x4003.2<br>set 0x000 | 000      | 6-bit mod | e) and 0xF | FFF.FF   | FF (32-bit mo                                    | de)          |                    |                       |                       |  |          |           |           |           |
|-----------------|--------------------|-----------------------------------|----------|-----------|------------|----------|--|--------------|--------------------|-----------------------|-----------------------|--|----------|-----------|-----------|-----------|
|                 | 31                 | 30                                | 29       | 28        | 27         | 26       | 25   | 24           | 23                 | 22                    | 21                    | 20   | 19       | 18        | 17        | 16        |
| [               |                    | 1                                 | 1        | r         | 1 1<br>1   |          | 1 1  | TAMF         | RH                 |                       |                       | 1  | 1        | 1         | 1         | 1         |
| Type<br>Reset   | R/W<br>0           | R/W<br>1                          | R/W<br>1 | R/W<br>0  | R/W<br>1   | R/W<br>0 | R/W<br>1   | R/W<br>1     | R/W<br>1           | R/W<br>1              | R/W<br>0              | R/W<br>1                                       | R/W<br>1 | R/W<br>1  | R/W<br>1  | R/W<br>0  |
|                 | 15                 | 14                                | 13       | 12        | 11         | 10       | 9  | 8            | 7                  | 6                     | 5                     | 4  | 3        | 2         | 1         | 0         |
| Γ               |                    | 1                                 | 1        | 1         | , ,        |          | 1 1  | TAM          | RL                 |                       |                       | 1  |          | I         | 1         |           |
| Type<br>Reset   | R/W<br>1           | R/W<br>1                          | R/W<br>1 | R/W<br>1  | R/W<br>1   | R/W<br>1 | R/W<br>1   | R/W<br>1     | R/W<br>1           | R/W<br>1              | R/W<br>1              | R/W<br>1                                       | R/W<br>1 | R/W<br>1  | R/W<br>1  | R/W<br>1  |
| В               | it/Field           |                                   | Nan      | ne        | Ту         | pe       | Reset  | Desc         | ription            |                       |                       |  |          |           |           |           |
| :               | 31:16              |                                   | TAM      | RH        | R/         | (:       | 0xFFFF<br>32-bit mode)<br>0x0000<br>16-bit mode) | )<br>Wher    | n config<br>MCFG r | egister, f            | 32-bit R<br>this valu | er High<br>leal-Time<br>le is com<br>tch event | pared to |           |           |           |
|                 |                    |                                   |          |           |            |          |  |              |                    | de, this fi<br>MTBMA  |                       | ls as 0 ar                                     | nd does  | not have  | e an effe | ct on the |
|                 | 15:0               |                                   | TAM      | RL        | R/         | W        | 0xFFFF   | GPTI         | M Time             | A Match               | Registe               | er Low   |          |           |           |           |
|                 |                    |                                   |          |           |            |          |  | GPTI         | MCFG               | egister, t            | this valu             | eal-Time<br>ie is com<br>tch event             | pared to | ,         |           |           |
|                 |                    |                                   |          |           |            |          |  |              |                    |                       |                       | ode, this<br>the outpu                         |          | 0         | n GPTM    | TAILR,    |
|                 |                    |                                   |          |           |            |          |  | GPTI<br>numb | MTAILF             | t, determ<br>dge ever | ines how              | ount moo<br>w many e<br>ted is equ             | dge eve  | nts are c | ounted.   |           |

# Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034

This register is used in 16-bit PWM and Input Edge Count modes.

| Timer<br>Timer<br>Timer<br>Offse | 0 base: (<br>1 base: (<br>2 base: (<br>t 0x034  | 0x4003.00<br>0x4003.10<br>0x4003.20<br>et 0x0000 | 000    |          |    | <b>'</b> ) |        |            |               |                               |           |           |  |           |         |        |
|----------------------------------|---|--|--------|----------|----|------------|--------|------------|---------------|-------------------------------|-----------|-----------|--|-----------|---------|--------|
|                                  | 31  | 30   | 29     | 28       | 27 | 26         | 25     | 24         | 23            | 22                            | 21        | 20        | 19   | 18        | 17      | 16     |
| [                                |   |  | I      |          |    |            | 1 1    | rese       | erved         | I                             |           | I         | 1  | I         | 1       |        |
| Туре                             | RO  | RO   | RO     | RO       | RO | RO         | RO     | RO         | RO            | RO                            | RO        | RO        | RO   | RO        | RO      | RO     |
| Reset                            | 0   | 0  | 0      | 0        | 0  | 0          | 0      | 0          | 0             | 0                             | 0         | 0         | 0  | 0         | 0       | 0      |
| _                                | 15  | 14   | 13     | 12       | 11 | 10         | 9      | 8          | 7             | 6                             | 5         | 4         | 3  | 2         | 1       | 0      |
|                                  |   | r  | 1      | <b>r</b> |    |            | 1 1    | TBN        | MRL           | 1                             | r         | 1         | 1  | r         | 1       |        |
| Туре                             | I         I |  |        |          |    |            |        |            |               |                               |           |           |  |           |         |        |
| Reset                            | 1   | 1  | 1      | 1        | 1  | 1          | 1      | 1          | 1             | 1                             | 1         | 1         | 1  | 1         | 1       | 1      |
| B                                | it/Field  |  | Nam    | ne       | Ту | pe         | Reset  | Des        | cription      |                               |           |           |  |           |         |        |
|                                  | 31:16   |  | reserv | ved      | R  | 0          | 0x0000 | com        | patibility    | with futu                     | ure prod  | ucts, the | of a resolution of a resolutio | a reserv  | •       |        |
|                                  | 15:0  |  | TBM    | RL       | R/ | W          | 0xFFFF | GP1        | rM Time       | rB Match                      | n Registe | er Low    |  |           |         |        |
|                                  |   |  |        |          |    |            |        |            |               |                               |           | -         | s value a<br>ut PWM  | 0         | n GPTM  | ſBILR, |
|                                  |   |  |        |          |    |            |        | GP1<br>num | <b>MTBILF</b> | <b>R</b> , determ<br>dge ever | nines how | v many e  | de, this v<br>edge ever<br>ual to the  | nts are c | ounted. |        |

# Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

#### GPTM TimerA Prescale (GPTMTAPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x038 Type R/W, reset 0x0000.0000

|       | 31        | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23                                  | 22        | 21        | 20         | 19        | 18        | 17       | 16       |  |
|-------|-----------|----|--------|------|------|----|-------|--|-------------------------------------|-----------|-----------|------------|-----------|-----------|----------|----------|--|
|       |           |    |        |      |      |    |       | rese   | erved                               |           |           |            |           |           |          |          |  |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO                                  | RO        | RO        | RO         | RO        | RO        | RO       | RO       |  |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0  | 0                                   | 0         | 0         | 0          | 0         | 0         | 0        | 0        |  |
|       | 15        | 14 | 13     | 12   | 11   | 10 | 9     | 8  | 7                                   | 6         | 5         | 4          | 3         | 2         | 1        | 0        |  |
|       |           |    | 1 1    | rese | rved |    | 1 1   |  |                                     | ſ         |           | TAF        | PSR<br>I  |           | ſ        |          |  |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | R/W                                 | R/W       | R/W       | R/W        | R/W       | R/W       | R/W<br>0 |          |  |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | RO R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 0 0 0 0 |                                     |           |           |            |           |           |          |          |  |
| E     | Bit/Field |    | Nam    | e    | Ту   | ре | Reset | Des  | cription                            |           |           |            |           |           |          |          |  |
|       | 31:8      |    | reserv | ved  | R    | 0  | 0x00  | com  | ware sho<br>patibility<br>served ac | with futu | ure produ | ucts, the  | value of  | a reserv  | •        |          |  |
|       | 7:0       |    | TAPS   | ŝR   | R/   | W  | 0x00  | GP1  | rM Time                             | rA Presc  | ale       |            |           |           |          |          |  |
|       |           |    |        |      |      |    |       |  | register<br>ne registe              |           | s value c | on a write | e. A read | returns t | he curre | nt value |  |

Refer to Table 10-2 on page 199 for more details and an example.

## Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

#### GPTM TimerB Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x03C Type R/W, reset 0x0000.0000

|       | 31        | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23                                  | 22        | 21        | 20         | 19        | 18        | 17       | 16       |  |
|-------|-----------|----|--------|------|------|----|-------|------|-------------------------------------|-----------|-----------|------------|-----------|-----------|----------|----------|--|
|       | ſ         |    | 1 1    |      |      |    |       | rese | erved                               |           |           |            |           |           |          |          |  |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO                                  | RO        | RO        | RO         | RO        | RO        | RO       | RO       |  |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0                                   | 0         | 0         | 0          | 0         | 0         | 0        | 0        |  |
|       | 15        | 14 | 13     | 12   | 11   | 10 | 9     | 8    | 7                                   | 6         | 5         | 4          | 3         | 2         | 1        | 0        |  |
|       | I         |    | 1 1    | rese | rved |    |       |      |                                     |           |           | TBF        | i<br>PSR  |           |          |          |  |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | R/W                                 | R/W       | R/W       | R/W        | R/W       | R/W       | R/W      | R/W<br>0 |  |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     |      |                                     |           |           |            |           |           |          |          |  |
| E     | 3it/Field |    | Nam    | e    | Ту   | pe | Reset | Des  | cription                            |           |           |            |           |           |          |          |  |
|       | 31:8      |    | reserv | ved  | R    | 0  | 0x00  | com  | ware sho<br>patibility<br>served ac | with futu | ure produ | ucts, the  | value of  | a reserv  | •        |          |  |
|       | 7:0       |    | TBPS   | ŝR   | R/   | W  | 0x00  | GPT  | TM Timer                            | B Presc   | ale       |            |           |           |          |          |  |
|       |           |    |        |      |      |    |       |      | register<br>nis registe             |           | s value o | on a write | e. A read | returns t | he curre | nt value |  |

Refer to Table 10-2 on page 199 for more details and an example.

# Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register effectively extends the range of **GPTMTAMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

#### GPTM TimerA Prescale Match (GPTMTAPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x040 Type R/W, reset 0x0000.0000

|       | 31        | 30 | 29     | 28   | 27   | 26         | 25    | 24              | 23                                  | 22       | 21        | 20        | 19       | 18               | 17        | 16      |
|-------|-----------|----|--------|------|------|------------|-------|-----------------|-------------------------------------|----------|-----------|-----------|----------|------------------|-----------|---------|
|       |           |    | , ,    |      |      |            | , ,   | rese            | erved                               |          |           | 1         | 1        | 1                | T         | ,       |
| Туре  | RO        | RO | RO     | RO   | RO   | RO         | RO    | RO              | RO                                  | RO       | RO        | RO        | RO       | RO               | RO        | RO      |
| Reset | 0         | 0  | 0      | 0    | 0    | 0          | 0     | 0               | 0                                   | 0        | 0         | 0         | 0        | 0                | 0         | 0       |
|       | 15        | 14 | 13     | 12   | 11   | 10         | 9     | 8               | 7                                   | 6        | 5         | 4         | 3        | 2                | 1         | 0       |
|       |           |    |        | rese | rved |            |       |                 |                                     |          |           | TAP       | SMR      | 1                | I         |         |
| Туре  | RO        | RO | RO     | RO   | RO   | RO         | RO    | RO              | R/W                                 | R/W      | R/W       | R/W       | R/W      | R/W              | R/W       | R/W     |
| Reset | 0         | 0  | 0      | 0    | 0    | 0          | 0     | 0               | 0                                   | 0        | 0         | 0         | 0        | 0                | 0         | 0       |
|       | Bit/Field |    | Nam    |      | Ту   | <b>n</b> 0 | Reset | Dos             | cription                            |          |           |           |          |                  |           |         |
| L     |           |    | Indiff |      | iy   | þe         | Reset | Des             | cription                            |          |           |           |          |                  |           |         |
|       | 31:8      |    | reserv | ved  | R    | 0          | 0x00  | com             | ware sho<br>patibility<br>served ac | with fut | ure produ | ucts, the | value of | a reserv         | •         |         |
|       | 7:0       |    | TAPSI  | MR   | R/   | W          | 0x00  | GP <sup>-</sup> | TM Time                             | rA Presc | ale Mato  | ch        |          |                  |           |         |
|       |           |    |        |      |      |            |       | This            | s value is                          | used al  | ongside   | GPTMT/    | АМАТСІ   | <b>-IR</b> to de | tect time | r match |

events while using a prescaler.

### Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of **GPTMTBMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

#### GPTM TimerB Prescale Match (GPTMTBPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x044 Type R/W, reset 0x0000.0000

| _     | 31        | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23       | 22       | 21         | 20                      | 19       | 18        | 17        | 16       |
|-------|-----------|----|--------|------|------|----|-------|------|----------|----------|------------|-------------------------|----------|-----------|-----------|----------|
|       |           | 1  | 1      |      |      |    |       | rese | erved    |          |            | 1                       |          | 1         |           | '        |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO       | RO       | RO         | RO                      | RO       | RO        | RO        | RO       |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0        | 0        | 0          | 0                       | 0        | 0         | 0         | 0        |
| _     | 15        | 14 | 13     | 12   | 11   | 10 | 9     | 8    | 7        | 6        | 5          | 4                       | 3        | 2         | 1         | 0        |
|       |           | 1  | I      | rese | rved |    | 1     |      |          |          | r          | TBP                     | I<br>SMR | 1         |           |          |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | R/W      | R/W      | R/W        | R/W                     | R/W      | R/W       | R/W       | R/W      |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0        | 0        | 0          | 0                       | 0        | 0         | 0         | 0        |
| _     |           |    |        |      | _    |    | _     | _    |          |          |            |                         |          |           |           |          |
| В     | Bit/Field |    | Nam    | ne   | Ту   | ре | Reset | Des  | cription |          |            |                         |          |           |           |          |
|       | 31:8      |    | reserv | /ed  | R    | 0  | 0x00  | Soft | ware sho | ould not | rely on tl | he value                | of a res | erved bit | . To prov | /ide     |
|       |           |    |        |      |      |    |       |      | . ,      |          | •          | ucts, the<br>dify-write |          |           | ed bit sh | nould be |
|       | 7:0       |    | TBPS   | MR   | R/   | W  | 0x00  | GPT  | rM Time  | rB Presc | ale Mato   | ch                      |          |           |           |          |
|       |           |    |        |      |      |    |       | This | value is | used al  | ongside    | GPTMT                   | вматсі   | HR to de  | tect time | r match  |

This value is used alongside **GPTMTBMATCHR** to detect timer match events while using a prescaler.

# Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

| GPT                     | M Time  | erA (Gl            | PTMTAF     | R)         |          |         |  |                 |                                       |          |           |         |             |         |             |         |
|-------------------------|---|--------------------|------------|------------|----------|---------|--|-----------------|---------------------------------------|----------|-----------|---------|-------------|---------|-------------|---------|
| Timer<br>Timer<br>Offse | 0 base: 0<br>1 base: 0<br>2 base: 0<br>t 0x048<br>RO, reset | x4003.1<br>x4003.2 | 000<br>000 | -bit mode) | and 0xFF | FF.FFF  | F (32-bit m                                  | node)           |                                       |          |           |         |             |         |             |         |
|                         | 31  | 30                 | 29         | 28         | 27       | 26      | 25   | 24              | 23                                    | 22       | 21        | 20      | 19          | 18      | 17          | 16      |
|                         | r   |                    | 1 1        | · · · · ·  | r        |         |  | TA              | I I<br>ARH                            |          | 1         | I       | ,           | 1       | 1           |         |
| Туре                    | RO  | RO                 | RO         | RO         | RO       | RO      | RO   | RO              | RO                                    | RO       | RO        | RO      | RO          | RO      | RO          | RO      |
| Reset                   | 0   | 1                  | 1          | 0          | 1        | 0       | 1  | 1               | 1                                     | 1        | 0         | 1       | 1           | 1       | 1           | 0       |
|                         | 15  | 14                 | 13         | 12         | 11       | 10      | 9  | 8               | 7                                     | 6        | 5         | 4       | 3           | 2       | 1           | 0       |
| [                       | r   |                    | 1          |            | r        |         | 1  | T/              | ARL                                   |          | 1         | 1       | ı – – – – – |         | 1           |         |
| Type<br>Reset           | RO<br>1   | RO<br>1            | RO<br>1    | RO<br>1    | RO<br>1  | RO<br>1 | RO<br>1                                      | RO<br>1         | RO<br>1                               | RO<br>1  | RO<br>1   | RO<br>1 | RO<br>1     | RO<br>1 | RO<br>1     | RO<br>1 |
| B                       | it/Field  |                    | Nam        | ie         | Тур      | be      | Reset  | Des             | scription                             |          |           |         |             |         |             |         |
|                         | 31:16   |                    | TAR        | Н          | R        | (3      | 0xFFFF<br>32-bit moo<br>0x0000<br>16-bit moo | de)<br>If th    | TM Timer<br>le GPTM<br>TMCFG is       | CFG is i | n a 32-bi |         |             |         | read. If ti | he      |
|                         | 15:0  |                    | TAR        | L          | R        | C       | 0xFFFF                                       | GP <sup>-</sup> | TM Timer                              | A Regis  | ter Low   |         |             |         |             |         |
|                         |   |                    |            |            |          |         |  | exc             | ead return<br>ept in Inp<br>last edge | ut Edge  |           |         |             |         |             | •       |

# Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

| GP1                     | M Tim   | erB (G              | РТМТВ        | R)      |         |         |         |         |            |            |          |                                     |          |          |         |         |
|-------------------------|---|---------------------|--------------|---------|---------|---------|---------|---------|------------|------------|----------|-------------------------------------|----------|----------|---------|---------|
| Timer<br>Timer<br>Offse | r0 base: (<br>r1 base: (<br>r2 base: (<br>t 0x04C<br>R0, rese | 0x4003.<br>0x4003.2 | 1000<br>2000 |         |         |         |         |         |            |            |          |                                     |          |          |         |         |
|                         | 31  | 30                  | 29           | 28      | 27      | 26      | 25      | 24      | 23         | 22         | 21       | 20                                  | 19       | 18       | 17      | 16      |
| [                       |   | 1                   | I            | Ì       | i i     |         | i î     | rese    | erved      | Î          |          | i i                                 |          | ſ        | Í       | l I     |
| Type<br>Reset           | RO<br>0   | RO<br>0             | RO<br>0      | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0    | RO<br>0  | RO<br>0                             | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0 |
| Reset                   | 0   | 0                   | U            | 0       | U       | 0       | U       | U       | 0          | U          | U        | U                                   | 0        | 0        | U       | U       |
|                         | 15  | 14                  | 13           | 12      | 11      | 10      | 9       | 8       | 7          | 6          | 5        | 4                                   | 3        | 2        | 1       | 0       |
|                         |   | •                   |              |         |         |         |         | TB      | RL         |            | •        |                                     |          | •        |         | '       |
| Туре                    | RO  | RO                  | RO           | RO      | RO      | RO      | RO      | RO      | RO         | RO         | RO       | RO                                  | RO       | RO       | RO      | RO      |
| Reset                   | 1   | 1                   | 1            | 1       | 1       | 1       | 1       | 1       | 1          | 1          | 1        | 1                                   | 1        | 1        | 1       | 1       |
| E                       | Bit/Field   |                     | Nar          | ne      | Ту      | ре      | Reset   | Des     | cription   |            |          |                                     |          |          |         |         |
|                         | 31:16   |                     | reser        | ved     | R       | 0       | 0x0000  | com     | patibility | / with fut | ure prod | he value<br>ucts, the<br>dify-write | value of | a reserv |         |         |
|                         | 15:0  |                     | TBF          | ٦L      | R       | 0       | 0xFFFF  | GPT     | rM Time    | rВ         |          |                                     |          |          |         |         |
|                         |   |                     |              |         |         |         |         | exce    | ept in In  |            |          | lue of the<br>node, wh              |          |          |         | -       |

# 11 Watchdog Timer


A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.

The Stellaris<sup>®</sup> Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, a locking register, and user-enabled stalling.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

# 11.1 Block Diagram





# 11.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the

Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the **WDTLOAD** register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

# 11.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the **WDTLOAD** register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

# 11.4 Register Map

Table 11-1 on page 232 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x4000.0000.

| Offset | Name     | Туре | Reset       | Description                      | See<br>page |
|--------|----------|------|-------------|----------------------------------|-------------|
| 0x000  | WDTLOAD  | R/W  | 0xFFFF.FFFF | Watchdog Load                    | 234         |
| 0x004  | WDTVALUE | RO   | 0xFFFF.FFFF | Watchdog Value                   | 235         |
| 0x008  | WDTCTL   | R/W  | 0x0000.0000 | Watchdog Control                 | 236         |
| 0x00C  | WDTICR   | WO   | -           | Watchdog Interrupt Clear         | 237         |
| 0x010  | WDTRIS   | RO   | 0x0000.0000 | Watchdog Raw Interrupt Status    | 238         |
| 0x014  | WDTMIS   | RO   | 0x0000.0000 | Watchdog Masked Interrupt Status | 239         |
| 0x418  | WDTTEST  | R/W  | 0x0000.0000 | Watchdog Test                    | 240         |
| 0xC00  | WDTLOCK  | R/W  | 0x0000.0000 | Watchdog Lock                    | 241         |

Table 11-1. Watchdog Timer Register Map


| Offset | Name         | Туре | Reset       | Description                          | See<br>page |
|--------|--------------|------|-------------|--------------------------------------|-------------|
| 0xFD0  | WDTPeriphID4 | RO   | 0x0000.0000 | Watchdog Peripheral Identification 4 | 242         |
| 0xFD4  | WDTPeriphID5 | RO   | 0x0000.0000 | Watchdog Peripheral Identification 5 | 243         |
| 0xFD8  | WDTPeriphID6 | RO   | 0x0000.0000 | Watchdog Peripheral Identification 6 | 244         |
| 0xFDC  | WDTPeriphID7 | RO   | 0x0000.0000 | Watchdog Peripheral Identification 7 | 245         |
| 0xFE0  | WDTPeriphID0 | RO   | 0x0000.0005 | Watchdog Peripheral Identification 0 | 246         |
| 0xFE4  | WDTPeriphID1 | RO   | 0x0000.0018 | Watchdog Peripheral Identification 1 | 247         |
| 0xFE8  | WDTPeriphID2 | RO   | 0x0000.0018 | Watchdog Peripheral Identification 2 | 248         |
| 0xFEC  | WDTPeriphID3 | RO   | 0x0000.0001 | Watchdog Peripheral Identification 3 | 249         |
| 0xFF0  | WDTPCellID0  | RO   | 0x0000.000D | Watchdog PrimeCell Identification 0  | 250         |
| 0xFF4  | WDTPCellID1  | RO   | 0x0000.00F0 | Watchdog PrimeCell Identification 1  | 251         |
| 0xFF8  | WDTPCellID2  | RO   | 0x0000.0005 | Watchdog PrimeCell Identification 2  | 252         |
| 0xFFC  | WDTPCellID3  | RO   | 0x0000.00B1 | Watchdog PrimeCell Identification 3  | 253         |

# 11.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.


# Register 1: Watchdog Load (WDTLOAD), offset 0x000

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.



# Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.



# Register 3: Watchdog Control (WDTCTL), offset 0x008


This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

| Base<br>Offse | chdog ()<br>0x4000.0<br>t 0x008<br>R/W, rese | 000     | (WDTC   | TL)     |         |         |         |                |                |                        |           |            |                                       |             |           |          |
|---------------|--|---------|---------|---------|---------|---------|---------|----------------|----------------|------------------------|-----------|------------|---------------------------------------|-------------|-----------|----------|
|               | 31   | 30      | 29      | 28      | 27      | 26      | 25      | 24             | 23             | 22                     | 21        | 20         | 19                                    | 18          | 17        | 16       |
| [             | r  |         | 1       |         |         |         | , ,     | rese           | rved           |                        |           |            | , , , , , , , , , , , , , , , , , , , |             | 1         |          |
| Type<br>Reset | RO<br>0                                      | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0        | RO<br>0        | RO<br>0                | RO<br>0   | RO<br>0    | RO<br>0                               | RO<br>0     | RO<br>0   | RO<br>0  |
| Resei         |  |         |         |         |         |         |         |                |                |                        |           | 0          |                                       |             | 0         |          |
| г             | 15   | 14      | 13      | 12      | 11      | 10      | 9       | 8              | 7              | 6                      | 5         | 4          | 3                                     | 2           | 1         | 0        |
|               |  |         |         |         | Ì       |         | reser   | ved            | l .            |                        |           |            |                                       |             | RESEN     | INTEN    |
| Type<br>Reset | RO<br>0                                      | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0        | RO<br>0        | RO<br>0                | RO<br>0   | RO<br>0    | RO<br>0                               | RO<br>0     | R/W<br>0  | R/W<br>0 |
| Reser         | 0  | 0       | 0       | 0       | U       | 0       | Ū       | Ū              | Ū              | 0                      | 0         | U          | 0                                     | U           | 0         | 0        |
| B             | it/Field                                     |         |         |         |         |         |         |                |                |                        |           |            |                                       |             |           |          |
|               | 31:2   |         |         |         |         |         |         |                |                |                        |           |            |                                       |             |           |          |
|               | 1  |         | RES     | ΞN      | R/      | W       | 0       | Wat            | chdog R        | eset Ena               | able      |            |                                       |             |           |          |
|               |  |         |         |         |         |         |         | The            | RESEN          | /alues ar              | re define | d as follo | ows:                                  |             |           |          |
|               |  |         |         |         |         |         |         | Valu           | ue Desc        | ription                |           |            |                                       |             |           |          |
|               |  |         |         |         |         |         |         | 0              | Disa           | oled.                  |           |            |                                       |             |           |          |
|               |  |         |         |         |         |         |         | 1              | Enab           | le the W               | /atchdog  | module     | reset ou                              | tput.       |           |          |
|               | 0  |         |         | - • •   |         | 14/     | 0       | \ <b>A</b> /=+ | ala dia si lus | 4 a mm . m 4 . T       |           |            |                                       |             |           |          |
|               | 0  |         | INTE    | IN      | R/      | vv      | 0       |                | •              | terrupt E              |           |            |                                       |             |           |          |
|               |  |         |         |         |         |         |         | The            | INTEN          | alues ar               | re define | d as follo | ows:                                  |             |           |          |
|               |  |         |         |         |         |         |         | Valu           | ue Desc        | ription                |           |            |                                       |             |           |          |
|               |  |         |         |         |         |         |         | 0              |                | rupt ever<br>ed by a l |           |            | this bit is                           | s set, it ( | can only  | be       |
|               |  |         |         |         |         |         |         | 1              | Inter          | rupt ever              | nt enable | d. Once    | enabled                               | , all writ  | es are ig | nored.   |
|               |  |         |         |         |         |         |         |                |                |                        |           |            |                                       |             |           |          |

# Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.



# Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

#### Watchdog Raw Interrupt Status (WDTRIS)

| Offse | 0x4000.0<br>t 0x010<br>RO, rese |    | .0000 |     |          |    |       |          |            |           |           |                                     |          |                |        |                  |
|-------|---------------------------------|----|-------|-----|----------|----|-------|----------|------------|-----------|-----------|-------------------------------------|----------|----------------|--------|------------------|
|       | 31                              | 30 | 29    | 28  | 27       | 26 | 25    | 24       | 23         | 22        | 21        | 20                                  | 19       | 18             | 17     | 16               |
| [     |                                 |    | T     |     |          |    | 1 1   | rese     | rved       |           | 1         | 1                                   | r<br>I   | 1              | ĺ      | ľ                |
| Туре  | RO                              | RO | RO    | RO  | RO       | RO | RO    | RO       | RO         | RO        | RO        | RO                                  | RO       | RO             | RO     | RO               |
| Reset | 0                               | 0  | 0     | 0   | 0        | 0  | 0     | 0        | 0          | 0         | 0         | 0                                   | 0        | 0              | 0      | 0                |
|       | 15                              | 14 | 13    | 12  | 11       | 10 | 9     | 8        | 7          | 6         | 5         | 4                                   | 3        | 2              | 1      | 0                |
|       | ľ                               |    | T     |     | <b> </b> |    | 1 1   | reserved | 1          |           | r         | I                                   | 1        | r              | I      | WDTRIS           |
| Туре  | RO                              | RO | RO    | RO  | RO       | RO | RO    | RO       | RO         | RO        | RO        | RO                                  | RO       | RO             | RO     | RO               |
| Reset | 0                               | 0  | 0     | 0   | 0        | 0  | 0     | 0        | 0          | 0         | 0         | 0                                   | 0        | 0              | 0      | 0                |
| E     | Bit/Field                       |    | Nan   | ie  | Тур      | be | Reset | Des      | cription   |           |           |                                     |          |                |        |                  |
|       | 31:1                            |    | reser | ved | R        | C  | 0x00  | com      | patibility | with fut  | ure prod  | he value<br>ucts, the<br>dify-write | value of | a reserv       | •      | vide<br>hould be |
|       | 0                               |    | WDTI  | RIS | R        | С  | 0     | Wate     | chdog R    | aw Inter  | rupt Stat | us                                  |          |                |        |                  |
|       |                                 |    |       |     |          |    |       | Give     | es the ra  | w interru | ipt state | (prior to                           | masking  | ) of <b>WD</b> | TINTR. |                  |

# Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

#### Watchdog Masked Interrupt Status (WDTMIS)

Base 0x4000.0000 Offset 0x014 Type RO, reset 0x0000.0000

| -     | 31        | 30      | 29      | 28      | 27      | 26      | 25      | 24       | 23         | 22        | 21        | 20                                  | 19        | 18         | 17      | 16               |
|-------|-----------|---------|---------|---------|---------|---------|---------|----------|------------|-----------|-----------|-------------------------------------|-----------|------------|---------|------------------|
|       |           | I       | 1       |         |         | 1       | 1       | rese     | rved       | 1         | 1         | I                                   | 1         | 1          |         | 1                |
| Type  | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0                             | RO<br>0   | RO<br>0    | RO<br>0 | RO<br>0          |
| Reset | U         | 0       | 0       | 0       | 0       | U       | U       | 0        | 0          | U         | U         | 0                                   | U         | U          | U       | 0                |
|       | 15        | 14      | 13      | 12      | 11      | 10      | 9       | 8        | 7          | 6         | 5         | 4                                   | 3         | 2          | 1       | 0                |
|       |           |         |         |         |         |         |         | reserved | 1          |           |           |                                     | ,<br>I    |            |         | WDTMIS           |
| Туре  | RO        | RO      | RO      | RO      | RO      | RO      | RO      | RO       | RO         | RO        | RO        | RO                                  | RO        | RO         | RO      | RO               |
| Reset | 0         | 0       | 0       | 0       | 0       | 0       | 0       | 0        | 0          | 0         | 0         | 0                                   | 0         | 0          | 0       | 0                |
| E     | Bit/Field |         | Nam     | ne      | Ту      | ре      | Reset   | Des      | cription   |           |           |                                     |           |            |         |                  |
|       | 31:1      |         | reserv  | ved     | R       | 0       | 0x00    | com      | patibility | with fut  | ure prod  | he value<br>ucts, the<br>dify-write | value of  | a reserv   | •       | vide<br>nould be |
|       | 0         |         | WDT     | MIS     | R       | 0       | 0       | Wat      | chdog M    | lasked li | nterrupt  | Status                              |           |            |         |                  |
|       |           |         |         |         |         |         |         | Give     | es the m   | asked in  | terrupt s | tate (afte                          | er maskii | ng) of the |         | ITR              |

interrupt.

July 25, 2008

# Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

| Base<br>Offse                               | chdog <sup>-</sup><br>0x4000.0<br>t 0x418<br>R/W, res | 0000 | /DTTES<br>0.0000 | T)       |    |    |      |       |            |           |          |  |          |          |    |    |
|---|---|------|------------------|----------|----|----|------|-------|------------|-----------|----------|--|----------|----------|----|----|
|   | 31  | 30   | 29               | 28       | 27 | 26 | 25   | 24    | 23         | 22        | 21       | 20   | 19       | 18       | 17 | 16 |
|   |   |      | 1                |          |    |    |      | rese  | erved      | 1         |          | 1  |          |          |    |    |
| Туре  | RO  | RO   | RO               | RO       | RO | RO | RO   | RO    | RO         | RO        | RO       | RO   | RO       | RO       | RO | RO |
| Reset                                       | 0   | 0    | 0                | 0        | 0  | 0  | 0    | 0     | 0          | 0         | 0        | 0  | 0        | 0        | 0  | 0  |
|   | 15  | 14   | 13               | 12       | 11 | 10 | 9    | 8     | 7          | 6         | 5        | 4  | 3        | 2        | 1  | 0  |
|   | l   |      | 1                | reserved |    |    | •    | STALL |            |           |          | rese   | rved     |          |    |    |
| Туре  | RO  | RO   | RO               | RO       | RO | RO | RO   | R/W   | RO         | RO        | RO       | RO   | RO       | RO       | RO | RO |
| Reset                                       | 0   | 0    | 0                | 0        | 0  | 0  | 0    | 0     | 0          | 0         | 0        | 0  | 0        | 0        | 0  | 0  |
| Type RO |   |      |                  |          |    |    |      |       |            |           |          |  |          |          |    |    |
|   | 31:9  |      | reser            | ved      | R  | 0  | 0x00 | com   | patibility | with futu | ure prod | he value<br>ucts, the<br>dify-write            | value of | a reserv |    |    |
|   | 8   |      | STA              | LL       | R/ | W  | 0    | Wat   | chdog S    | tall Enab | le       |  |          |          |    |    |
|   |   |      |                  |          |    |    |      | deb   | ugger, th  | e watcho  | dog time | <sup>®</sup> microc<br>r stops co<br>ner resur | ounting. | Once the |    |    |
|   | 7:0   |      | reser            | ved      | R  | 0  | 0x00 | com   | patibility | with futu | ure prod | he value<br>ucts, the<br>dify-write            | value of | a reserv |    |    |

# Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).

| Base<br>Offse    | 0x4000.0<br>t 0xC00 | -        | ).0000   | ,        |          |          |          |          |           |                                    |           |           |          |          |          |          |
|------------------|---------------------|----------|----------|----------|----------|----------|----------|----------|-----------|------------------------------------|-----------|-----------|----------|----------|----------|----------|
| _                | 31                  | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23        | 22                                 | 21        | 20        | 19       | 18       | 17       | 16       |
| ĺ                |                     | 1        | 1        | 1        |          |          | 1 1      | WDT      | Lock      | 1                                  | 1         | 1         | 1        | 1        | 1        | 1        |
| <b>L</b><br>Туре | R/W                 | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      | R/W       | R/W                                | R/W       | R/W       | R/W      | R/W      | R/W      | R/W      |
| Reset            | 0                   | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0         | 0                                  | 0         | 0         | 0        | 0        | 0        | 0        |
|                  | 15                  | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7         | 6                                  | 5         | 4         | 3        | 2        | 1        | 0        |
| [                |                     | 1        | I        | 1        | )        |          | 1 1      | WDT      | Lock      | I                                  | Î         | Ì         | 1        | Î        | Î        | Î        |
| Type<br>Reset    | R/W<br>0            | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0  | R/W<br>0                           | R/W<br>0  | R/W<br>0  | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 |
| B                | lit/Field           |          | Nan      | ne       | Ту       | pe       | Reset    | Des      | cription  |                                    |           |           |          |          |          |          |
|                  | 31:0                |          | WDTL     | ock      | R/       | W        | 0x0000   | Wat      | chdog L   | ock                                |           |           |          |          |          |          |
|                  |                     |          |          |          |          |          |          | write    | e access  | e value 0<br>s. A write<br>updates | of any o  |           |          |          |          |          |
|                  |                     |          |          |          |          |          |          | A re     | ad of thi | is registe                         | r returns | the follo | owing va | lues:    |          |          |
|                  |                     |          |          |          |          |          |          |          | Value     | Descr                              | iption    |           |          |          |          |          |

Value Description 0x0000.0001 Locked

0x0000.0000 Unlocked

Watchdog Lock (WDTLOCK)

# Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 4 (WDTPeriphID4)

| Offse | 0x4000.0<br>t 0xFD0<br>RO, rese |    | .0000  |      |      |    |       |                 |            |           |           |                                     |          |          |    |    |
|-------|---------------------------------|----|--------|------|------|----|-------|-----------------|------------|-----------|-----------|-------------------------------------|----------|----------|----|----|
|       | 31                              | 30 | 29     | 28   | 27   | 26 | 25    | 24              | 23         | 22        | 21        | 20                                  | 19       | 18       | 17 | 16 |
|       |                                 |    | 1      |      |      |    | 1 1   | rese            | rved       | I         |           | I                                   |          | I        | 1  | 1  |
| Туре  | RO                              | RO | RO     | RO   | RO   | RO | RO    | RO              | RO         | RO        | RO        | RO                                  | RO       | RO       | RO | RO |
| Reset | 0                               | 0  | 0      | 0    | 0    | 0  | 0     | 0               | 0          | 0         | 0         | 0                                   | 0        | 0        | 0  | 0  |
| -     | 15                              | 14 | 13     | 12   | 11   | 10 | 9     | 8               | 7          | 6         | 5         | 4                                   | 3        | 2        | 1  | 0  |
|       |                                 |    |        | rese | rved |    |       |                 |            | 1         | I         | I<br>Pl                             | D4       | 1        | 1  | '  |
| Туре  | RO                              | RO | RO     | RO   | RO   | RO | RO    | RO              | RO         | RO        | RO        | RO                                  | RO       | RO       | RO | RO |
| Reset | 0                               | 0  | 0      | 0    | 0    | 0  | 0     | 0               | 0          | 0         | 0         | 0                                   | 0        | 0        | 0  | 0  |
| B     | Bit/Field                       |    | Nam    | ie   | Ту   | ре | Reset | Des             | cription   |           |           |                                     |          |          |    |    |
|       | 31:8                            |    | reserv | ved  | R    | 0  | 0x00  | com             | patibility | with fut  | ure prod  | he value<br>ucts, the<br>dify-write | value of | a reserv | •  |    |
|       | 7:0                             |    | PID    | 4    | R    | 0  | 0x00  | WD <sup>-</sup> | T Periph   | eral ID F | Register[ | 7:0]                                |          |          |    |    |

### Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 5 (WDTPeriphID5)

Base 0x4000.0000 Offset 0xFD4 Type RO, reset 0x0000.0000

| -     | 31        | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23         | 22        | 21        | 20                                  | 19       | 18         | 17 | 16 |
|-------|-----------|----|--------|------|------|----|-------|------|------------|-----------|-----------|-------------------------------------|----------|------------|----|----|
|       |           |    |        |      |      |    |       | rese | erved      |           |           |                                     |          | 1          | 1  |    |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO        | RO                                  | RO       | RO         | RO | RO |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0         | 0                                   | 0        | 0          | 0  | 0  |
| _     | 15        | 14 | 13     | 12   | 11   | 10 | 9     | 8    | 7          | 6         | 5         | 4                                   | 3        | 2          | 1  | 0  |
|       |           |    |        | rese | rved |    |       |      |            |           |           | I<br>Pli                            | D5       | T          | 1  |    |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO        | RO                                  | RO       | RO         | RO | RO |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0         | 0                                   | 0        | 0          | 0  | 0  |
| E     | Bit/Field |    | Nam    | e    | Ту   | be | Reset | Des  | cription   |           |           |                                     |          |            |    |    |
|       | 31:8      |    | reserv | ved  | R    | C  | 0x00  | com  | patibility | with futu | ire prod  | he value<br>ucts, the<br>dify-write | value of | f a reserv | •  |    |
|       | 7:0       |    | PID    | 5    | R    | С  | 0x00  | WD   | T Periph   | eral ID R | legister[ | 15:8]                               |          |            |    |    |

# Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 6 (WDTPeriphID6)

Base 0x4000.0000 Offset 0xFD8 Type RO, reset 0x0000.0000

| _     | 31        | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23       | 22        | 21         | 20        | 19       | 18                             | 17 | 16 |
|-------|-----------|----|--------|------|------|----|-------|------|----------|-----------|------------|-----------|----------|--------------------------------|----|----|
|       | 1         |    | 1      |      |      |    |       | rese | rved     |           |            |           |          | 1                              | 1  |    |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO       | RO        | RO         | RO        | RO       | RO                             | RO | RO |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0        | 0         | 0          | 0         | 0        | 0                              | 0  | 0  |
|       | 15        | 14 | 13     | 12   | 11   | 10 | 9     | 8    | 7        | 6         | 5          | 4         | 3        | 2                              | 1  | 0  |
|       |           |    |        | rese | rved |    |       |      |          |           |            | PI        | D6       | I                              | 1  |    |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO       | RO        | RO         | RO        | RO       | RO                             | RO | RO |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0        | 0         | 0          | 0         | 0        | 0                              | 0  | 0  |
| Б     | sit/Field |    | Nam    |      | Ty   | ~~ | Reset | Dee  | cription |           |            |           |          |                                |    |    |
| D     |           |    | Indii  |      | ı y  | Je | Reset | Des  | cription |           |            |           |          |                                |    |    |
| 31:8  |           |    | reserv | /ed  | R    | C  | 0x00  | com  |          | with futu | ure produ  | ucts, the | value of | erved bit<br>f a reserv<br>on. |    |    |
|       | 7:0       |    | PID    | 6    | R    | С  | 0x00  | WD.  | T Periph | eral ID F | Register[2 | 23:16]    |          |                                |    |    |

# Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 7 (WDTPeriphID7)

Base 0x4000.0000 Offset 0xFDC Type RO, reset 0x0000.0000

Type RO, reset 0x0000.0000

|       | 31                     | 30 | 29     | 28      | 27   | 26 | 25    | 24   | 23         | 22        | 21        | 20                                  | 19       | 18       | 17 | 16               |
|-------|------------------------|----|--------|---------|------|----|-------|------|------------|-----------|-----------|-------------------------------------|----------|----------|----|------------------|
|       |                        |    |        |         |      |    | •     | rese | rved       |           |           | •                                   |          | '        | •  |                  |
| Туре  | RO                     | RO | RO     | RO<br>0 | RO   | RO | RO    | RO   | RO         | RO        | RO        | RO                                  | RO       | RO       | RO | RO               |
| Reset | 0                      | 0  | 0      | -       | 0    | 0  | 0     | 0    | 0          | 0         | 0         | 0                                   | 0        | 0        | 0  | 0                |
|       | 15                     | 14 | 13     | 12      | 11   | 10 | 9     | 8    | 7          | 6         | 5         | 4                                   | 3        | 2        | 1  | 0                |
|       |                        |    |        | rese    | rved |    |       |      | PI         | D7        | 1         | I                                   | '        |          |    |                  |
| Туре  | RO                     | RO | RO     | RO      | RO   | RO | RO    | RO   | RO         | RO        | RO        | RO                                  | RO       | RO       | RO | RO               |
| Reset | 0                      | 0  | 0      | 0       | 0    | 0  | 0     | 0    | 0          | 0         | 0         | 0                                   | 0        | 0        | 0  | 0                |
| E     | Reset 0 0<br>Bit/Field |    | Nam    | ie      | Ту   | ре | Reset | Des  | cription   |           |           |                                     |          |          |    |                  |
|       | 31:8                   |    | reserv | /ed     | R    | С  | 0x00  | com  | patibility | with futu | ure prod  | he value<br>ucts, the<br>dify-write | value of | a reserv | •  | vide<br>nould be |
|       | 7:0                    |    | PID    | 7       | R    | С  | 0x00  | WD.  | T Periph   | eral ID F | Register[ | 31:24]                              |          |          |    |                  |

# Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 0 (WDTPeriphID0)

Base 0x4000.0000 Offset 0xFE0 Type RO, reset 0x0000.0005

|                   | 31        | 30 | 29      | 28   | 27      | 26      | 25    | 24   | 23         | 22       | 21       | 20                                  | 19       | 18       | 17 | 16               |
|-------------------|-----------|----|---------|------|---------|---------|-------|------|------------|----------|----------|-------------------------------------|----------|----------|----|------------------|
|                   |           | •  | 1       |      |         | l       |       | rese | erved      |          | '        | •                                   |          | •        | •  | '                |
| Туре              | RO        | RO | RO<br>0 | RO   | RO<br>0 | RO<br>0 | RO    | RO   | RO         | RO<br>0  | RO<br>0  | RO                                  | RO       | RO<br>0  | RO | RO               |
| Reset             | 0         | 0  | 0       | 0    | 0       | 0       | 0     | 0    | 0          | U        | 0        | 0                                   | 0        | U        | 0  | 0                |
|                   | 15        | 14 | 13      | 12   | 11      | 10      | 9     | 8    | 7          | 6        | 5        | 4                                   | 3        | 2        | 1  | 0                |
|                   |           | •  | •       | rese | rved    |         |       |      |            |          | 1        | PI                                  | D0       | 1        | 1  | ·                |
| Туре              | RO        | RO | RO      | RO   | RO      | RO      | RO    | RO   | RO         | RO       | RO       | RO                                  | RO       | RO       | RO | RO               |
| Reset             | 0         | 0  | 0       | 0    | 0       | 0       | 0     | 0    | 0          | 0        | 0        | 0                                   | 0        | 1        | 0  | 1                |
| E                 | Bit/Field |    | Nam     | ne   | Ту      | ре      | Reset | Des  | cription   |          |          |                                     |          |          |    |                  |
| Bit/Field<br>31:8 |           |    | reserv  | ved  | R       | 0       | 0x00  | com  | patibility | with fut | ure prod | he value<br>ucts, the<br>dify-write | value of | a reserv | •  | vide<br>hould be |
|                   | 7:0       |    | PID     | 0    | R       | 0       | 0x05  | Wat  | chdog P    | eriphera | I ID Reg | ister[7:0]                          |          |          |    |                  |

### Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 1 (WDTPeriphID1)

Base 0x4000.0000 Offset 0xFE4 Type RO, reset 0x0000.0018

|       | 31        | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23         | 22        | 21       | 20         | 19       | 18                             | 17 | 16 |
|-------|-----------|----|--------|------|------|----|-------|------|------------|-----------|----------|------------|----------|--------------------------------|----|----|
|       |           |    | 1 1    |      |      |    | г т   | rese | erved      |           |          |            |          | 1                              |    |    |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO       | RO         | RO       | RO                             | RO | RO |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0        | 0          | 0        | 0                              | 0  | 0  |
| _     | 15        | 14 | 13     | 12   | 11   | 10 | 9     | 8    | 7          | 6         | 5        | 4          | 3        | 2                              | 1  | 0  |
|       |           |    |        | rese | rved |    | г т   |      |            | ſ         | [        | PI         | D1       | T                              | I  |    |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO       | RO         | RO       | RO                             | RO | RO |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0        | 1          | 1        | 0                              | 0  | 0  |
| E     | Bit/Field |    | Nam    | e    | Ту   | pe | Reset | Des  | cription   |           |          |            |          |                                |    |    |
| 31:8  |           |    | reserv | ved  | R    | 0  | 0x00  | com  | patibility | with futu | ure prod |            | value of | erved bit<br>f a reserv<br>on. | •  |    |
|       | 7:0       |    | PID    | 1    | R    | 0  | 0x18  | Wat  | chdog P    | eriphera  | ID Reg   | ister[15:8 | 3]       |                                |    |    |

# Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 2 (WDTPeriphID2)

Base 0x4000.0000 Offset 0xFE8 Type RO, reset 0x0000.0018

|       | 31        | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23         | 22        | 21       | 20                                  | 19       | 18       | 17 | 16 |
|-------|-----------|----|--------|------|------|----|-------|------|------------|-----------|----------|-------------------------------------|----------|----------|----|----|
|       |           | •  |        |      | · ·  |    |       | rese | rved       |           |          | •                                   |          | •        | •  |    |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO       | RO                                  | RO       | RO       | RO | RO |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0        | 0                                   | 0        | 0        | 0  | 0  |
|       | 15        | 14 | 13     | 12   | 11   | 10 | 9     | 8    | 7          | 6         | 5        | 4                                   | 3        | 2        | 1  | 0  |
|       |           |    |        | rese | rved |    |       |      |            |           |          | PI                                  | D2       | •        | •  |    |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO       | RO                                  | RO       | RO       | RO | RO |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0        | 1                                   | 1        | 0        | 0  | 0  |
|       |           |    |        |      |      |    |       |      |            |           |          |                                     |          |          |    |    |
| E     | Bit/Field |    | Nam    | ne   | Тур  | ре | Reset | Des  | cription   |           |          |                                     |          |          |    |    |
| 31:8  |           |    | reserv | ved  | R    | C  | 0x00  | com  | patibility | with futu | ure prod | he value<br>ucts, the<br>dify-write | value of | a reserv | •  |    |
|       | 7:0       |    | PID    | 2    | R    | С  | 0x18  | Wat  | chdog P    | eriphera  | I ID Reg | ister[23:7                          | 16]      |          |    |    |

# Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 3 (WDTPeriphID3)

Base 0x4000.0000 Offset 0xFEC Type RO, reset 0x0000.0001

| _     | 31        | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23       | 22        | 21        | 20         | 19           | 18 | 17 | 16               |
|-------|-----------|----|--------|------|------|----|-------|------|----------|-----------|-----------|------------|--------------|----|----|------------------|
|       | l         | l  |        |      |      |    |       | rese | rved     |           | l         | 1          | 1            | •  | I  | •                |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO       | RO        | RO        | RO         | RO           | RO | RO | RO               |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0        | 0         | 0         | 0          | 0            | 0  | 0  | 0                |
| _     | 15        | 14 | 13     | 12   | 11   | 10 | 9     | 8    | 7        | 6         | 5         | 4          | 3            | 2  | 1  | 0                |
|       |           |    | 1      | rese | rved |    | г т   |      |          |           | [         | I<br>Pl    | I<br>D3<br>I | 1  | I  |                  |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO       | RO        | RO        | RO         | RO           | RO | RO | RO               |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0        | 0         | 0         | 0          | 0            | 0  | 0  | 1                |
|       |           |    |        |      |      |    |       |      |          |           |           |            |              |    |    |                  |
| В     | Bit/Field |    | Nam    | ne   | Ту   | ре | Reset | Des  | cription |           |           |            |              |    |    |                  |
| 31:8  |           |    | reserv | ved  | R    | 0  | 0x00  | com  |          | with futu | ure produ | ucts, the  | value of     |    |    | vide<br>nould be |
|       | 7:0       |    | PID    | 3    | R    | 0  | 0x01  | Wat  | chdog Po | eripheral | ID Regi   | ister[31:2 | 24]          |    |    |                  |

# Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 0 (WDTPCellID0)

| Offse | 0x4000.0<br>t 0xFF0<br>RO, rese | 0000<br>et 0x0000. | 000D   |      | ,    |    | ,     |      |            |           |           |           |                                   |          |    |    |
|-------|---------------------------------|--------------------|--------|------|------|----|-------|------|------------|-----------|-----------|-----------|-----------------------------------|----------|----|----|
|       | 31                              | 30                 | 29     | 28   | 27   | 26 | 25    | 24   | 23         | 22        | 21        | 20        | 19                                | 18       | 17 | 16 |
| [     |                                 | 1                  | 1 1    |      |      |    | r r   | rese | rved       |           |           |           |                                   |          |    | ·  |
| Туре  | RO                              | RO                 | RO     | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO        | RO        | RO                                | RO       | RO | RO |
| Reset | 0                               | 0                  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0         | 0         | 0                                 | 0        | 0  | 0  |
|       | 15                              | 14                 | 13     | 12   | 11   | 10 | 9     | 8    | 7          | 6         | 5         | 4         | 3                                 | 2        | 1  | 0  |
|       |                                 | 1                  | 1 1    | rese | rved |    |       | CI   | D0         |           |           |           |                                   |          |    |    |
| Туре  | RO                              | RO                 | RO     | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO        | RO        | RO                                | RO       | RO | RO |
| Reset | 0                               | 0                  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0         | 0         | 1                                 | 1        | 0  | 1  |
| B     | Bit/Field                       |                    | Nam    | ie   | Ту   | ре | Reset | Des  | cription   |           |           |           |                                   |          |    |    |
|       | 31:8                            |                    | reserv | ved  | R    | 0  | 0x00  | com  | patibility | with futu | ure produ | ucts, the | of a reso<br>value of<br>operatio | a reserv | •  |    |
|       | 7:0                             |                    | CID    | 0    | R    | 0  | 0x0D  | Wat  | chdog P    | rimeCell  | ID Regis  | ster[7:0] |                                   |          |    |    |

# Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 1 (WDTPCellID1)

Base 0x4000.0000 Offset 0xFF4 Type RO, reset 0x0000.00F0

|                        | 31 | 30 | 29    | 28   | 27   | 26 | 25    | 24   | 23         | 22        | 21       | 20                                    | 19      | 18        | 17 | 16               |
|------------------------|----|----|-------|------|------|----|-------|------|------------|-----------|----------|---------------------------------------|---------|-----------|----|------------------|
|                        |    |    | 1     | r    |      |    | 1 1   | rese | erved      | T         | 1        | 1                                     |         | 1         | 1  |                  |
| Туре                   | RO | RO | RO    | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO       | RO                                    | RO      | RO        | RO | RO               |
| Reset                  | 0  | 0  | 0     | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0        | 0                                     | 0       | 0         | 0  | 0                |
| _                      | 15 | 14 | 13    | 12   | 11   | 10 | 9     | 8    | 7          | 6         | 5        | 4                                     | 3       | 2         | 1  | 0                |
|                        | 1  |    | 1     | rese | rved |    |       |      |            | 1         | 1        | CI                                    | D1      | T         | T  |                  |
| Туре                   | RO | RO | RO    | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO       | RO                                    | RO      | RO        | RO | RO               |
| Reset                  | 0  | 0  | 0     | 0    | 0    | 0  | 0     | 0    | 1          | 1         | 1        | 1                                     | 0       | 0         | 0  | 0                |
| Reset 0 0<br>Bit/Field |    |    | Nan   | ne   | Ту   | ре | Reset | Des  | cription   |           |          |                                       |         |           |    |                  |
| 31:8                   |    |    | reser | ved  | R    | 0  | 0x00  | com  | patibility | with fut  | ure proc | the value<br>lucts, the<br>dify-write | value o | f a reser | •  | vide<br>hould be |
| 7:0                    |    |    | CID   | 1    | R    | 0  | 0xF0  | Wat  | chdog F    | PrimeCell | ID Reg   | ister[15:8                            | ]       |           |    |                  |

# Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 2 (WDTPCelIID2)


| Offse         | 0x4000.0<br>t 0xFF8<br>RO, rese | 0000<br>et 0x0000. | 0005   |     | ·  |    |       |      |            |          |           |           |          |                              |    |    |
|---------------|---------------------------------|--------------------|--------|-----|----|----|-------|------|------------|----------|-----------|-----------|----------|------------------------------|----|----|
|               | 31                              | 30                 | 29     | 28  | 27 | 26 | 25    | 24   | 23         | 22       | 21        | 20        | 19       | 18                           | 17 | 16 |
| [             |                                 | 1                  | 1      |     |    |    | r r   | rese | rved       | 1        |           |           |          |                              | ſ  | •  |
| Туре          | RO                              | RO                 | RO     | RO  | RO | RO | RO    | RO   | RO         | RO       | RO        | RO        | RO       | RO                           | RO | RO |
| Reset         | 0                               | 0                  | 0      | 0   | 0  | 0  | 0     | 0    | 0          | 0        | 0         | 0         | 0        | 0                            | 0  | 0  |
| _             | 15                              | 14                 | 13     | 12  | 11 | 10 | 9     | 8    | 7          | 6        | 5         | 4         | 3        | 2                            | 1  | 0  |
| reserved CID2 |                                 |                    |        |     |    |    |       |      |            |          |           |           |          | 1                            | I  |    |
| Туре          | RO                              | RO                 | RO     | RO  | RO | RO | RO    | RO   | RO         | RO       | RO        | RO        | RO       | RO                           | RO | RO |
| Reset         | 0                               | 0                  | 0      | 0   | 0  | 0  | 0     | 0    | 0          | 0        | 0         | 0         | 0        | 1                            | 0  | 1  |
| В             | lit/Field                       |                    | Nam    | ie  | Ту | ре | Reset | Des  | cription   |          |           |           |          |                              |    |    |
|               | 31:8                            |                    | reserv | ved | R  | 0  | 0x00  | com  | patibility |          | ure produ | ucts, the | value of | erved bit<br>a reserv<br>on. | •  |    |
|               | 7:0                             |                    | CID    | 2   | R  | 0  | 0x05  | Wat  | chdog P    | rimeCell | ID Regis  | ster[23:1 | 6]       |                              |    |    |

# Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 3 (WDTPCellID3)

Base 0x4000.0000 Offset 0xFFC Type RO, reset 0x0000.00B1



# 12 Universal Asynchronous Receivers/Transmitters (UARTs)


The Stellaris<sup>®</sup> Universal Asynchronous Receiver/Transmitter (UART) provides fully programmable, 16C550-type serial interface characteristics. The LM3S1110 controller is equipped with two UART modules.

Each UART has the following features:

- Separate transmit and receive FIFOs
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Programmable baud-rate generator allowing rates up to 1.5625 Mbps
- Standard asynchronous communication bits for start, stop, and parity
- False start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics:
  - 5, 6, 7, or 8 data bits
  - Even, odd, stick, or no-parity bit generation/detection
  - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing:
  - Programmable use of IrDA Serial Infrared (SIR) or UART input/output
  - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
  - Support of normal 3/16 and low-power (1.41-2.23 µs) bit durations
  - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration

# 12.1 Block Diagram

## Figure 12-1. UART Module Block Diagram



# 12.2 Functional Description

Each Stellaris<sup>®</sup> UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.

The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 273). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.


The UART peripheral also includes a serial IR (SIR) encoder/decoder block that can be connected to an infrared transceiver to implement an IrDA SIR physical layer. The SIR function is programmed using the UARTCTL register.

# 12.2.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 12-2 on page 256 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.





# 12.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 269) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 270). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the BRD and *BRDF* is the fractional part, separated by a decimal place.)

BRD = BRDI + BRDF = UARTSysClk / (16 \* Baud Rate)

where UARTSysClk is the system clock connected to the UART.

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

UARTFBRD[DIVFRAC] = integer(BRDF \* 64 + 0.5)

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control, High Byte (UARTLCRH)** register (see page 271), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- UARTIBRD write, UARTFBRD write, and UARTLCRH write
- **UARTFBRD** write, **UARTIBRD** write, and **UARTLCRH** write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

# 12.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit

FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 266) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 255).

The start bit is valid if UnRx is still low on the eighth cycle of Baud16, otherwise a false start bit is detected and it is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 264). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.


Lastly, a valid stop bit is confirmed if UnRx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

# 12.2.4 Serial IR (SIR)

The UART peripheral includes an IrDA serial-IR (SIR) encoder/decoder block. The IrDA SIR block provides functionality that converts between an asynchronous UART data stream, and half-duplex serial SIR interface. No analog processing is performed on-chip. The role of the SIR block is to provide a digital encoded output, and decoded input to the UART. The UART signal pins can be connected to an infrared transceiver to implement an IrDA SIR physical layer link. The SIR block has two modes of operation:

- In normal IrDA mode, a zero logic level is transmitted as high pulse of 3/16th duration of the selected baud rate bit period on the output pin, while logic one levels are transmitted as a static LOW signal. These levels control the driver of an infrared transmitter, sending a pulse of light for each zero. On the reception side, the incoming light pulses energize the photo transistor base of the receiver, pulling its output LOW. This drives the UART input pin LOW.
- In low-power IrDA mode, the width of the transmitted infrared pulse is set to three times the period of the internally generated IrLPBaud16 signal (1.63 µs, assuming a nominal 1.8432 MHz frequency) by changing the appropriate bit in the UARTCR register. See page 268 for more information on IrDA low-power pulse-duration configuration.

Figure 12-3 on page 258 shows the UART transmit and receive signals, with and without IrDA modulation.



#### Figure 12-3. IrDA Data Modulation

In both normal and low-power IrDA modes:

- During transmission, the UART data bit is used as the base for encoding
- During reception, the decoded bits are transferred to the UART receive logic

The IrDA SIR physical layer specifies a half-duplex communication link, with a minimum 10 ms delay between transmission and reception. This delay must be generated by software because it is not automatically supported by the UART. The delay is required because the infrared receiver electronics might become biased, or even saturated from the optical power coupled from the adjacent transmitter LED. This delay is known as latency, or receiver setup time.

# 12.2.5 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 262). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 271).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 266) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 275). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8,  $\frac{1}{4}$ ,  $\frac{1}{2}$ ,  $\frac{3}{4}$ , and 7/8. For example, if the  $\frac{1}{4}$  option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the  $\frac{1}{2}$  mark.

### 12.2.6 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error

- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 280).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM**) register (see page 277) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 279).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 281).

The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the **UARTICR** register.

# 12.2.7 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 273). In loopback mode, data transmitted on UnTx is received on the UnRx input.

# 12.2.8 IrDA SIR block

The IrDA SIR block contains an IrDA serial IR (SIR) protocol encoder/decoder. When enabled, the SIR block uses the UnTx and UnRx pins for the SIR protocol, which should be connected to an IR transceiver.

The SIR block can receive and transmit, but it is only half-duplex so it cannot do both at the same time. Transmission must be stopped before data can be received. The IrDA SIR physical layer specifies a minimum 10-ms delay between transmission and reception.

# 12.3 Initialization and Configuration

To use the UARTs, the peripheral clock must be enabled by setting the UART0 or UART1 bits in the **RCGC1** register.

This section discusses the steps that are required to use a UART module. For this example, the UART clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit

- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 256, the BRD can be calculated:

BRD = 20,000,000 / (16 \* 115,200) = 10.8507

which means that the DIVINT field of the **UARTIBRD** register (see page 269) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 270) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the UARTCTL register.
- 2. Write the integer portion of the BRD to the UARTIBRD register.
- 3. Write the fractional portion of the BRD to the UARTFBRD register.
- 4. Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- 5. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

# 12.4 Register Map

Table 12-1 on page 260 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

- UART0: 0x4000.C000
- UART1: 0x4000.D000
- **Note:** The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 273) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

#### Table 12-1. UART Register Map

| Offset | Name            | Туре | Reset       | Description                     | See<br>page |
|--------|-----------------|------|-------------|---------------------------------|-------------|
| 0x000  | UARTDR          | R/W  | 0x0000.0000 | UART Data                       | 262         |
| 0x004  | UARTRSR/UARTECR | R/W  | 0x0000.0000 | UART Receive Status/Error Clear | 264         |
| 0x018  | UARTFR          | RO   | 0x0000.0090 | UART Flag                       | 266         |
| 0x020  | UARTILPR        | R/W  | 0x0000.0000 | UART IrDA Low-Power Register    | 268         |
| 0x024  | UARTIBRD        | R/W  | 0x0000.0000 | UART Integer Baud-Rate Divisor  | 269         |

| Offset | Name          | Туре | Reset       | Description                       | See<br>page |
|--------|---------------|------|-------------|-----------------------------------|-------------|
| 0x028  | UARTFBRD      | R/W  | 0x0000.0000 | UART Fractional Baud-Rate Divisor | 270         |
| 0x02C  | UARTLCRH      | R/W  | 0x0000.0000 | UART Line Control                 | 271         |
| 0x030  | UARTCTL       | R/W  | 0x0000.0300 | UART Control                      | 273         |
| 0x034  | UARTIFLS      | R/W  | 0x0000.0012 | UART Interrupt FIFO Level Select  | 275         |
| 0x038  | UARTIM        | R/W  | 0x0000.0000 | UART Interrupt Mask               | 277         |
| 0x03C  | UARTRIS       | RO   | 0x0000.000F | UART Raw Interrupt Status         | 279         |
| 0x040  | UARTMIS       | RO   | 0x0000.0000 | UART Masked Interrupt Status      | 280         |
| 0x044  | UARTICR       | W1C  | 0x0000.0000 | UART Interrupt Clear              | 281         |
| 0xFD0  | UARTPeriphID4 | RO   | 0x0000.0000 | UART Peripheral Identification 4  | 283         |
| 0xFD4  | UARTPeriphID5 | RO   | 0x0000.0000 | UART Peripheral Identification 5  | 284         |
| 0xFD8  | UARTPeriphID6 | RO   | 0x0000.0000 | UART Peripheral Identification 6  | 285         |
| 0xFDC  | UARTPeriphID7 | RO   | 0x0000.0000 | UART Peripheral Identification 7  | 286         |
| 0xFE0  | UARTPeriphID0 | RO   | 0x0000.0011 | UART Peripheral Identification 0  | 287         |
| 0xFE4  | UARTPeriphID1 | RO   | 0x0000.0000 | UART Peripheral Identification 1  | 288         |
| 0xFE8  | UARTPeriphID2 | RO   | 0x0000.0018 | UART Peripheral Identification 2  | 289         |
| 0xFEC  | UARTPeriphID3 | RO   | 0x0000.0001 | UART Peripheral Identification 3  | 290         |
| 0xFF0  | UARTPCellID0  | RO   | 0x0000.000D | UART PrimeCell Identification 0   | 291         |
| 0xFF4  | UARTPCellID1  | RO   | 0x0000.00F0 | UART PrimeCell Identification 1   | 292         |
| 0xFF8  | UARTPCellID2  | RO   | 0x0000.0005 | UART PrimeCell Identification 2   | 293         |
| 0xFFC  | UARTPCellID3  | RO   | 0x0000.00B1 | UART PrimeCell Identification 3   | 294         |

# 12.5 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

# Register 1: UART Data (UARTDR), offset 0x000

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

#### UART Data (UARTDR) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x000 Type R/W, reset 0x0000.0000 31 25 30 29 28 27 26 24 23 22 21 20 19 18 17 16 reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 13 12 11 10 9 8 6 5 3 2 0 14 7 4 OE ΒE PE FE DATA reserved RO RO RO RO RO RO R/W R/W R/W R/W R/W R/W R/W R/W Type RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Type Reset 31:12 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. OE RO UART Overrun Error 11 0 The OE values are defined as follows: Value Description 0 There has been no data loss due to a FIFO overrun. 1 New data was received when the FIFO was full, resulting in data loss. RO UART Break Error 10 ΒE 0 This bit is set to 1 when a break condition is detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits). In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input goes to a 1 (marking state) and the next valid start bit is received.

| Bit/Field | Name | Туре | Reset | Description  |
|-----------|------|------|-------|--|
| 9         | PE   | RO   | 0     | UART Parity Error  |
|           |      |      |       | This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the <b>UARTLCRH</b> register. |
|           |      |      |       | In FIFO mode, this error is associated with the character at the top of the FIFO.  |
| 8         | FE   | RO   | 0     | UART Framing Error   |
|           |      |      |       | This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).   |
| 7:0       | DATA | R/W  | 0     | Data Transmitted or Received   |
|           |      |      |       | When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.                                      |

# Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The UARTRSR/UARTECR register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

The **UARTRSR** register cannot be written.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

#### Read-Only Receive Status (UARTRSR) Register

#### UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x004 Type RO, reset 0x0000.0000

|       | 31       | 30 | 29     | 28  | 27 | 26  | 25    | 24            | 23   | 22                     | 21                     | 20                     | 19                    | 18                     | 17                   | 16                    |
|-------|----------|----|--------|-----|----|-----|-------|---------------|--|------------------------|------------------------|------------------------|-----------------------|------------------------|----------------------|-----------------------|
| ſ     |          |    |        |     |    |     | , ,   | rese          | rved   |                        |                        |                        |                       | 1                      | 1                    |                       |
| Туре  | RO       | RO | RO     | RO  | RO | RO  | RO    | RO            | RO   | RO                     | RO                     | RO                     | RO                    | RO                     | RO                   | RO                    |
| Reset | 0        | 0  | 0      | 0   | 0  | 0   | 0     | 0             | 0  | 0                      | 0                      | 0                      | 0                     | 0                      | 0                    | 0                     |
|       | 15       | 14 | 13     | 12  | 11 | 10  | 9     | 8             | 7  | 6                      | 5                      | 4                      | 3                     | 2                      | 1                    | 0                     |
|       |          | I  | 1 1    |     |    | res | erved |               | 1 I  |                        |                        | i                      | OE                    | BE                     | PE                   | FE                    |
| Туре  | RO       | RO | RO     | RO  | RO | RO  | RO    | RO            | RO   | RO                     | RO                     | RO                     | RO                    | RO                     | RO                   | RO                    |
| Reset | 0        | 0  | 0      | 0   | 0  | 0   | 0     | 0             | 0  | 0                      | 0                      | 0                      | 0                     | 0                      | 0                    | 0                     |
| В     | it/Field |    | Nam    | ne  | Ту | ре  | Reset | Des           | cription                                       |                        |                        |                        |                       |                        |                      |                       |
|       | 31:4     |    | reserv | ved | R  | 0   | 0     | com           | ware sho<br>patibility<br>served ac            | with futu              | ure prod               | ucts, the              | value of              | a reserv               | •                    | vide<br>hould be      |
|       | 3        |    | OE     |     | R  | 0   | 0     | UAF           | RT Overr                                       | un Error               |                        |                        |                       |                        |                      |                       |
|       |          |    |        |     |    |     |       |               | en this bi<br>bit is cle                       |                        | -                      |                        |                       |                        | ) is alrea           | ady full.             |
|       |          |    |        |     |    |     |       | the           | FIFO co<br>FIFO is f<br>CPU mu                 | ull, only              | the cont               | ents of t              | he shift r            | egister a              | are over             |                       |
|       | 2        |    | BE     |     | R  | 0   | 0     | UAF           | RT Break                                       | Error                  |                        |                        |                       |                        |                      |                       |
|       |          |    |        |     |    |     |       | the           | bit is se<br>received<br>smission              | data inp               | ut was h               | eld Low                | for long              | er than a              | a full-wo            | rd                    |
|       |          |    |        |     |    |     |       | This          | s bit is cle                                   | eared to               | 0 by a w               | rite to <b>U</b>       | ARTECI                | <b>२</b> .             |                      |                       |
|       |          |    |        |     |    |     |       | the I<br>FIF( | IFO mod<br>FIFO. WI<br>D. The na<br>s to a 1 ( | hen a bro<br>ext chara | eak occu<br>acter is c | irs, only<br>only enal | one 0 ch<br>oled afte | aracter i<br>r the rec | s loadeo<br>eive dat | d into the<br>a input |
|       |          |    |        |     |    |     |       |               |  |                        |                        |                        |                       |                        |                      |                       |

| Bit/Field | Name | Туре | Reset | Description  |
|-----------|------|------|-------|--|
| 1         | PE   | RO   | 0     | UART Parity Error  |
|           |      |      |       | This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the <b>UARTLCRH</b> register. |
|           |      |      |       | This bit is cleared to 0 by a write to <b>UARTECR</b> .  |
| 0         | FE   | RO   | 0     | UART Framing Error   |
|           |      |      |       | This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).   |
|           |      |      |       | This bit is cleared to 0 by a write to <b>UARTECR</b> .  |
|           |      |      |       | In FIFO mode, this error is associated with the character at the top of the FIFO.  |

# Write-Only Error Clear (UARTECR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x004 Type WO, reset 0x0000.0000

|               | 31        | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23                                  | 22        | 21        | 20        | 19         | 18       | 17        | 16      |
|---------------|-----------|---------|---------|---------|---------|---------|---------|---------|-------------------------------------|-----------|-----------|-----------|------------|----------|-----------|---------|
|               | '         |         |         |         |         |         |         | rese    | rved                                |           |           |           |            |          |           | •       |
| Type<br>Reset | WO<br>0   | WO<br>0 | WO<br>0 | WO<br>0 | WO<br>0 | WO<br>0 | WO<br>0 | WO<br>0 | WO<br>0                             | WO<br>0   | WO<br>0   | WO<br>0   | WO<br>0    | WO<br>0  | WO<br>0   | WO<br>0 |
|               | 15        | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7                                   | 6         | 5         | 4         | 3          | 2        | 1         | 0       |
|               |           |         |         | rese    | rved    |         |         |         |                                     |           |           | DA        | TA         | 1        |           |         |
| Type<br>Reset | WO<br>0   | WO<br>0 | WO<br>0 | WO<br>0 | WO<br>0 | WO<br>0 | WO<br>0 | WO<br>0 | WO<br>0                             | WO<br>0   | WO<br>0   | WO<br>0   | WO<br>0    | WO<br>0  | WO<br>0   | WO<br>0 |
| E             | Bit/Field |         | Nam     | e       | Ту      | be      | Reset   | Des     | cription                            |           |           |           |            |          |           |         |
|               | 31:8      |         | reserv  | ved     | W       | 0       | 0       | com     | ware sho<br>patibility<br>served ac | with futu | ure produ | ucts, the | value of   | a reserv | •         |         |
|               | 7:0       |         | DAT     | A       | W       | 0       | 0       |         | or Clear                            | s registe | r of any  | data clea | ars the fr | amina n  | arity bre | ak and  |

A write to this register of any data clears the framing, parity, break, and overrun flags.

# Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

| UAR <sup>-</sup><br>UAR <sup>-</sup><br>Offse | RT Flag<br>F0 base: (<br>F1 base: (<br>t 0x018<br>RO, rese | 、<br>0x4000.C<br>0x4000.D | 000     |         |         |         |         |         |                         |           |            |             |              |           |                           |          |
|---|--|---------------------------|---------|---------|---------|---------|---------|---------|-------------------------|-----------|------------|-------------|--------------|-----------|---------------------------|----------|
|   | 31   | 30                        | 29      | 28      | 27      | 26      | 25      | 24      | 23                      | 22        | 21         | 20          | 19           | 18        | 17                        | 16       |
|   |  |                           | •       |         |         |         | · ·     | rese    | rved                    |           | l          |             |              |           | · ·                       |          |
| Type<br>Reset                                 | RO<br>0  | RO<br>0                   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                 | RO<br>0   | RO<br>0    | RO<br>0     | RO<br>0      | RO<br>0   | RO<br>0                   | RO<br>0  |
|   | 15   | 14                        | 13      | 12      | 11      | 10      | 9       | 8       | 7                       | 6         | 5          | 4           | 3            | 2         | 1                         | 0        |
|   |  |                           |         | rese    | rved    |         |         |         | TXFE                    | RXFF      | TXFF       | RXFE        | BUSY         |           | reserved                  |          |
| Type<br>Reset                                 | RO<br>0  | RO<br>0                   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>1                 | RO<br>0   | RO<br>0    | RO<br>1     | RO<br>0      | RO<br>0   | RO<br>0                   | RO<br>0  |
| E   | Bit/Field  |                           | Nam     | ne      | Ту      | pe      | Reset   | Des     | cription                |           |            |             |              |           |                           |          |
|   | 31:8   |                           | reserv  | ved     | R       | 0       | 0       | com     | patibility              | with futu | ire prod   | ucts, the   |              | a reser   | t. To provi<br>ved bit sh |          |
|   | 7  |                           | TXF     | E       | R       | 0       | 1       | UAF     | RT Trans                | mit FIFC  | Empty      |             |              |           |                           |          |
|   |  |                           |         |         |         |         |         |         | meanino<br>RTLCRH       | -         | •          | nds on th   | ne state o   | of the FI | EN bit in th              | ne       |
|   |  |                           |         |         |         |         |         |         | e FIFO is<br>ster is er |           | l (fen is  | 0), this t  | oit is set v | vhen the  | e transmit                | holding  |
|   |  |                           |         |         |         |         |         |         | e FIFO is<br>npty.      | enable    | d (fen is  | s 1), this  | bit is set   | when t    | he transm                 | it FIFO  |
|   | 6  |                           | RXF     | F       | R       | 0       | 0       | UAF     | RT Recei                | ve FIFO   | Full       |             |              |           |                           |          |
|   |  |                           |         |         |         |         |         |         | meaning<br>RTLCRH       | -         | •          | nds on th   | ne state o   | of the FI | EN bit in th              | ne       |
|   |  |                           |         |         |         |         |         | lf the  |                         | s disable | d, this b  | it is set v | vhen the     | receive   | holding r                 | egister  |
|   |  |                           |         |         |         |         |         | If the  | e FIFO is               | enable    | d, this bi | t is set w  | hen the      | receive   | FIFO is fu                | ull.     |
|   | 5  |                           | TXF     | F       | R       | 0       | 0       | UAF     | RT Trans                | mit FIFC  | Full       |             |              |           |                           |          |
|   |  |                           |         |         |         |         |         |         | meaning<br>RTLCRH       | -         | •          | nds on th   | ne state o   | of the FI | EN bit in th              | ne       |
|   |  |                           |         |         |         |         |         | lf the  |                         | disable   | d, this b  | it is set v | vhen the     | transmi   | t holding ı               | register |
|   |  |                           |         |         |         |         |         | If the  | e FIFO is               | enable    | d, this bi | t is set w  | /hen the     | transmi   | t FIFO is f               | full.    |

#### LM3S1110 Microcontroller

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 4         | RXFE     | RO   | 1     | UART Receive FIFO Empty   |
|           |          |      |       | The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.   |
|           |          |      |       | If the FIFO is disabled, this bit is set when the receive holding register is empty.  |
|           |          |      |       | If the FIFO is enabled, this bit is set when the receive FIFO is empty.   |
| 3         | BUSY     | RO   | 0     | UART Busy   |
|           |          |      |       | When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.                               |
|           |          |      |       | This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).   |
| 2:0       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide<br>compatibility with future products, the value of a reserved bit should be<br>preserved across a read-modify-write operation. |

# Register 4: UART IrDA Low-Power Register (UARTILPR), offset 0x020

The **UARTILPR** register is an 8-bit read/write register that stores the low-power counter divisor value used to derive the low-power SIR pulse width clock by dividing down the system clock (SysClk). All the bits are cleared to 0 when reset.

The internal IrLPBaud16 clock is generated by dividing down SysClk according to the low-power divisor value written to **UARTILPR**. The duration of SIR pulses generated when low-power mode is enabled is three times the period of the IrLPBaud16 clock. The low-power divisor value is calculated as follows:

ILPDVSR = SysClk / F<sub>IrLPBaud16</sub>

where F<sub>IrLPBaud16</sub> is nominally 1.8432 MHz.

You must choose the divisor so that  $1.42 \text{ MHz} < F_{IrLPBaud16} < 2.12 \text{ MHz}$ , which results in a low-power pulse duration of  $1.41-2.11 \mu s$  (three times the period of IrLPBaud16). The minimum frequency of IrLPBaud16 ensures that pulses less than one period of IrLPBaud16 are rejected, but that pulses greater than 1.4  $\mu s$  are accepted as valid pulses.

**Note:** Zero is an illegal value. Programming a zero value results in no IrLPBaud16 pulses being generated.

UART IrDA Low-Power Register (UARTILPR)

| UAP   |           | A LOW-F            |        | egister ( | UARTI       | <u>-rr</u> ) |       |      |          |             |          |            |            |     |            |          |  |
|-------|-----------|--------------------|--------|-----------|-------------|--------------|-------|------|----------|-------------|----------|------------|------------|-----|------------|----------|--|
| UAR   |           | 0x4000.<br>0x4000. |        |           |             |              |       |      |          |             |          |            |            |     |            |          |  |
| Туре  | R/W, res  | set 0x000          | 00.000 |           |             |              |       |      |          |             |          |            |            |     |            |          |  |
|       | 31        | 30                 | 29     | 28        | 27          | 26           | 25    | 24   | 23       | 22          | 21       | 20         | 19         | 18  | 17         | 16       |  |
| I     |           | 1                  | 1      | 1         |             |              | 1 1   |      |          | 1           |          | 1          | 1          | 1   | 1          |          |  |
|       |           |                    |        |           |             |              |       | rese | rved     |             |          |            |            |     |            |          |  |
| Туре  | RO        | RO                 | RO     | RO        | RO          | RO           | RO    | RO   | RO       | RO          | RO       | RO         | RO         | RO  | RO         | RO       |  |
| Reset | 0         | 0                  | 0      | 0         | 0           | 0            | 0     | 0    | 0        | 0           | 0        | 0          | 0          | 0   | 0          | 0        |  |
|       |           |                    |        |           |             |              |       |      |          |             |          |            |            |     |            |          |  |
|       | 15        | 14                 | 13     | 12        | 11          | 10           | 9     | 8    | 7        | 6           | 5        | 4          | 3          | 2   | 1          | 0        |  |
|       |           | •                  | •      | rese      | rved        |              |       |      |          | 1           |          | ILPI       | DVSR       | 1   | 1          | '        |  |
| I     |           |                    |        |           | <b>I</b>    |              |       |      |          |             |          |            | L          |     |            |          |  |
| Туре  | RO        | RO                 | RO     | RO        | RO          | RO           | RO    | RO   | R/W      | R/W         | R/W      | R/W        | R/W        | R/W | R/W        | R/W      |  |
| Reset | 0         | 0                  | 0      | 0         | 0           | 0            | 0     | 0    | 0        | 0           | 0        | 0          | 0          | 0   | 0          | 0        |  |
|       |           |                    |        |           |             |              |       |      |          |             |          |            |            |     |            |          |  |
|       | Bit/Field |                    | Nor    | ~~~       | <b>T</b> ., | ~~           | Reset | Dee  | orintion |             |          |            |            |     |            |          |  |
|       | siv-rieiu |                    | Nar    | ne        | Ту          | pe           | Reset | Des  | cription |             |          |            |            |     |            |          |  |
|       | 04.0      |                    |        |           | -           | ~            | 0     | 0.0  |          |             |          |            |            |     | · -        |          |  |
|       | 31:8      |                    | reser  | ved       | R           | 0            | 0     |      |          | ould not    |          |            |            |     | •          |          |  |
|       |           |                    |        |           |             |              |       |      |          | / with futu | •        | -          |            |     | ved bit si | noula be |  |
|       |           |                    |        |           |             |              |       | pres | served a | cross a r   | ead-mo   | aity-write | e operatio | on. |            |          |  |
|       | 7.0       |                    |        |           |             |              | 000   |      |          |             |          |            |            |     |            |          |  |
|       | 7:0       |                    | ILPD   | VSK       | R/          | vv           | 0x00  | Irda | LOW-PO   | ower Divi   | sor      |            |            |     |            |          |  |
|       |           |                    |        |           |             |              |       | This | is an 8- | bit low-p   | ower div | visor valı | ue.        |     |            |          |  |
|       |           |                    |        |           |             |              |       |      |          | · · P       |          |            |            |     |            |          |  |

# Register 5: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD=**0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 256 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

UART0 base: 0x4000.C000

UART1 base: 0x4000.D000 Offset 0x024 Type R/W, reset 0x0000.0000 31 30 29 28 25 23 22 27 26 24 21 20 19 18 17 16 reserved RO Туре RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Reset 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 DIVINT Туре R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 31:16 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 15:0 DIVINT R/W 0x0000 Integer Baud-Rate Divisor

# Register 6: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 256 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD)

| Offse      | F1 base: (<br>t 0x028<br>R/W, rese |    |          |         |         |         |            |          |                                     |           |           |           |           |          |     |     |
|------------|------------------------------------|----|----------|---------|---------|---------|------------|----------|-------------------------------------|-----------|-----------|-----------|-----------|----------|-----|-----|
|            | 31                                 | 30 | 29       | 28      | 27      | 26      | 25         | 24       | 23                                  | 22        | 21        | 20        | 19        | 18       | 17  | 16  |
|            | ĩ                                  |    | 1        | 1       |         |         | 1 1        | rese     | rved                                |           |           | 1         | 1<br>I    |          | 1   | 1   |
| Туре       | RO                                 | RO | RO       | RO      | RO      | RO      | RO         | RO       | RO                                  | RO        | RO        | RO        | RO        | RO       | RO  | RO  |
| Reset      | 0                                  | 0  | 0        | 0       | 0       | 0       | 0          | 0        | 0                                   | 0         | 0         | 0         | 0         | 0        | 0   | 0   |
|            | 15                                 | 14 | 13       | 12      | 11      | 10      | 9          | 8        | 7                                   | 6         | 5         | 4         | 3         | 2        | 1   | 0   |
| [          |                                    |    | 1        |         | rese    | rved    |            |          |                                     |           |           | 1         | I<br>DIVF | RAC      | 1   |     |
| Туре       | RO                                 | RO | RO       | RO      | RO      | RO      | RO         | RO       | RO                                  | RO        | R/W       | R/W       | R/W       | R/W      | R/W | R/W |
| Reset<br>B | <sup>0</sup><br>Bit/Field          | 0  | o<br>Nam | o<br>ne | o<br>Ty | o<br>pe | 0<br>Reset | 0<br>Des | 0<br>cription                       | 0         | 0         | 0         | 0         | 0        | 0   | 0   |
|            | 31:6                               |    | reserv   | ved     | R       | 0       | 0x00       | com      | ware sho<br>patibility<br>served ac | with futu | ure prod  | ucts, the | value of  | a reserv | •   |     |
|            | 5:0                                |    | DIVFF    | RAC     | R/      | W       | 0x000      | Frac     | ctional Ba                          | aud-Rate  | e Divisor |           |           |          |     |     |

UART Fractional Baud-I UART0 base: 0x4000.C000 UART1 base: 0x4000.D000

# Register 7: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

#### UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x02C Type R/W, reset 0x0000.0000

| Туре          | R/W, rese | et 0x0000 | 0.0000  |         |         |         |         |               |                                       |              |            |           |            |            |           |          |
|---------------|-----------|-----------|---------|---------|---------|---------|---------|---------------|---------------------------------------|--------------|------------|-----------|------------|------------|-----------|----------|
|               | 31        | 30        | 29      | 28      | 27      | 26      | 25      | 24            | 23                                    | 22           | 21         | 20        | 19         | 18         | 17        | 16       |
|               | ľ         |           | r r     |         |         | 1       | 1 1     | rese          | erved                                 |              | 1          | i         | 1 I        |            |           |          |
| Type<br>Reset | RO<br>0   | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0       | RO<br>0                               | RO<br>0      | RO<br>0    | RO<br>0   | RO<br>0    | RO<br>0    | RO<br>0   | RO<br>0  |
|               | 15        | 14        | 13      | 12      | 11      | 10      | 9       | 8             | 7                                     | 6            | 5          | 4         | 3          | 2          | 1         | 0        |
|               |           |           |         | rese    | rved    |         |         |               | SPS                                   | WL           | EN         | FEN       | STP2       | EPS        | PEN       | BRK      |
| Type<br>Reset | RO<br>0   | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0       | R/W<br>0                              | R/W<br>0     | R/W<br>0   | R/W<br>0  | R/W<br>0   | R/W<br>0   | R/W<br>0  | R/W<br>0 |
| E             | Bit/Field |           | Nam     | e       | Ту      | ре      | Reset   | Des           | cription                              |              |            |           |            |            |           |          |
|               | 31:8      |           | reserv  | ed      | R       | 0       | 0       | com           | ware sho<br>patibility<br>served a    | with fut     | ure prod   | ucts, the | value of   | a reserv   |           |          |
|               | 7         |           | SPS     | 5       | R/      | W       | 0       | UAF           | RT Stick                              | Parity Se    | elect      |           |            |            |           |          |
|               |           |           |         |         |         |         |         | and           | en bits 1,<br>checkec<br>ty bit is ti | l as a 0.    | When b     | its 1 and | 7 are se   |            |           |          |
|               |           |           |         |         |         |         |         | Whe           | en this bi                            | t is clea    | red, stick | parity is | disable    | d.         |           |          |
|               | 6:5       |           | WLE     | N       | R/      | W       | 0       | UAF           | RT Word                               | Length       |            |           |            |            |           |          |
|               |           |           |         |         |         |         |         |               | bits indi<br>ne as foll               |              | number     | of data I | oits trans | mitted o   | r receive | ed in a  |
|               |           |           |         |         |         |         |         | Val           | ue Desc                               | ription      |            |           |            |            |           |          |
|               |           |           |         |         |         |         |         |               | 3 8 bits                              | •            |            |           |            |            |           |          |
|               |           |           |         |         |         |         |         | 0x            | 2 7 bits                              | 5            |            |           |            |            |           |          |
|               |           |           |         |         |         |         |         | 0x            | 1 6 bits                              | 5            |            |           |            |            |           |          |
|               |           |           |         |         |         |         |         | 0x            | :0 5 bits                             | (defaul      | t)         |           |            |            |           |          |
|               | 4         |           | FEN     | I       | R/      | W       | 0       | UAF           | RT Enabl                              | e FIFOs      | ;          |           |            |            |           |          |
|               |           |           |         |         |         |         |         | lf thi<br>mod | is bit is se<br>le).                  | et to 1, tra | ansmit a   | nd receiv | e FIFO b   | ouffers ar | e enable  | d (FIFO  |
|               |           |           |         |         |         |         |         |               | en cleare<br>ome 1-b                  |              |            |           | •          | acter mo   | de). The  | FIFOs    |
|               |           |           |         |         |         |         |         |               |                                       |              |            |           |            |            |           |          |

| Bit/Field | Name | Туре | Reset | Description   |
|-----------|------|------|-------|---|
| 3         | STP2 | R/W  | 0     | UART Two Stop Bits Select<br>If this bit is set to 1, two stop bits are transmitted at the end of a frame.<br>The receive logic does not check for two stop bits being received.  |
| 2         | EPS  | R/W  | 0     | UART Even Parity Select<br>If this bit is set to 1, even parity generation and checking is performed<br>during transmission and reception, which checks for an even number<br>of 1s in data and parity bits.<br>When cleared to 0, then odd parity is performed, which checks for an<br>odd number of 1s.<br>This bit has no effect when parity is disabled by the PEN bit. |
| 1         | PEN  | R/W  | 0     | UART Parity Enable<br>If this bit is set to 1, parity checking and generation is enabled; otherwise,<br>parity is disabled and no parity bit is added to the data frame.  |
| 0         | BRK  | R/W  | 0     | UART Send Break<br>If this bit is set to 1, a Low level is continually output on the UnTX output,<br>after completing transmission of the current character. For the proper<br>execution of the break command, the software must set this bit for at<br>least two frames (character periods). For normal use, this bit must be<br>cleared to 0.                             |

# Register 8: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

- **Note:** The **UARTCTL** register should not be changed while the UART is enabled or else the results are unpredictable. The following sequence is recommended for making changes to the **UARTCTL** register.
  - 1. Disable the UART.
  - 2. Wait for the end of transmission or reception of the current character.
  - 3. Flush the transmit FIFO by disabling bit 4 (FEN) in the line control register (UARTLCRH).
  - 4. Reprogram the control register.
  - 5. Enable the UART.

UART Control (UARTCTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x030 Type R/W, reset 0x0000.0300

| .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | ,         |         |         |         |         |         |         |         |              |            |           |            |            |            |            |          |
|---|-----------|---------|---------|---------|---------|---------|---------|---------|--------------|------------|-----------|------------|------------|------------|------------|----------|
|   | 31        | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23           | 22         | 21        | 20         | 19         | 18         | 17         | 16       |
| ]                                       |           | ı       | 1       |         | 1       | 1       | 1       | rese    | rved         | I          | 1         | ı –        | 1          | 1          | 1          |          |
|   |           |         |         |         |         |         |         |         |              |            |           |            |            |            |            |          |
| Type<br>Reset                           | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0      | RO<br>0    | RO<br>0   | RO<br>0    | RO<br>0    | RO<br>0    | RO<br>0    | RO<br>0  |
| Reset                                   | 0         | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0            | 0          | 0         | 0          | 0          | 0          | 0          | 0        |
|   | 15        | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7            | 6          | 5         | 4          | 3          | 2          | 1          | 0        |
|   |           | •       | rese    | rved    |         |         | RXE     | TXE     | LBE          |            | rese      | erved      |            | SIRLP      | SIREN      | UARTEN   |
| Туре                                    | RO        | RO      | RO      | RO      | RO      | RO      | R/W     | R/W     | R/W          | RO         | RO        | RO         | RO         | R/W        | R/W        | R/W      |
| Reset                                   | 0         | 0       | 0       | 0       | 0       | 0       | 1       | 1       | 0            | 0          | 0         | 0          | 0          | 0          | 0          | 0        |
|   |           |         |         |         |         |         |         |         |              |            |           |            |            |            |            |          |
| E                                       | Bit/Field |         | Nam     | ne      | Τv      | ре      | Reset   | Des     | cription     |            |           |            |            |            |            |          |
| _                                       |           |         |         |         | .,      | P 0     |         | 200     | onpuon       |            |           |            |            |            |            |          |
|   | 31:10     |         | reserv  | /ed     | R       | 0       | 0       | Soft    | ware sh      | ould not   | rely on t | he value   | of a res   | erved bi   | t. To prov | /ide     |
|   |           |         |         |         |         |         |         | com     | patibility   | with fut   | ure prod  | ucts, the  | value of   | f a reserv | ved bit sł | nould be |
|   |           |         |         |         |         |         |         | pres    | served a     | cross a r  | ead-mo    | dify-write | operatio   | on.        |            |          |
|   |           |         |         |         |         |         |         |         |              |            |           |            |            |            |            |          |
|   | 9         |         | RXI     | E       | R/      | W       | 1       | UAF     | RT Rece      | ive Enab   | le        |            |            |            |            |          |
|   |           |         |         |         |         |         |         | lf thi  | is bit is s  | et to 1. t | he recei  | ve sectio  | on of the  | UART is    | s enabled  | d. When  |
|   |           |         |         |         |         |         |         |         |              | ,          |           |            |            |            |            | current  |
|   |           |         |         |         |         |         |         | chai    | racter be    | fore stop  | oping.    |            |            |            |            |          |
|   |           |         |         |         |         |         |         | Not     | o. To        | enable     | recentio  | n, the UA  | סידידאז hi | it must a  | len he se  | st.      |
|   |           |         |         |         |         |         |         | Not     | <b>c.</b> ic | Chabic     | receptio  | n, the or  |            | it must a  | 130 DC 30  |          |
|   | 8         |         | TXI     | Ξ       | R/      | W       | 1       | UAF     | RT Trans     | mit Enal   | ole       |            |            |            |            |          |
|   |           |         |         |         |         |         |         | lf thi  | ia hit ia a  | ot to 1 t  | ha trana  | mit sectio | on of the  |            | onabla     | d Whon   |
|   |           |         |         |         |         |         |         |         |              | ,          |           | niddle of  |            |            |            |          |
|   |           |         |         |         |         |         |         |         |              | acter bet  |           |            | a (10/15)  | 11001011,  | it comple  |          |
|   |           |         |         |         |         |         |         |         |              |            | •         |            |            |            |            |          |
|   |           |         |         |         |         |         |         | Not     | e: To        | enable     | transmis  | ssion, the | UARTE      | N bit mus  | st also be | e set.   |
|   |           |         |         |         |         |         |         |         |              |            |           |            |            |            |            |          |

| Bit/Field | Name     | Туре | Reset | Description  |
|-----------|----------|------|-------|--|
| 7         | LBE      | R/W  | 0     | UART Loop Back Enable<br>If this bit is set to 1, the UnTX path is fed through the UnRX path.  |
| 6:3       | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.  |
| 2         | SIRLP    | R/W  | 0     | UART SIR Low Power Mode  |
|           |          |      |       | This bit selects the IrDA encoding mode. If this bit is cleared to 0,<br>low-level bits are transmitted as an active High pulse with a width of<br>3/16th of the bit period. If this bit is set to 1, low-level bits are transmitted<br>with a pulse width which is 3 times the period of the IrLPBaud16 input<br>signal, regardless of the selected bit rate. Setting this bit uses less power,<br>but might reduce transmission distances. See page 268 for more<br>information. |
| 1         | SIREN    | R/W  | 0     | UART SIR Enable  |
|           |          |      |       | If this bit is set to 1, the IrDA SIR block is enabled, and the UART will transmit and receive data using SIR protocol.  |
| 0         | UARTEN   | R/W  | 0     | UART Enable  |
|           |          |      |       | If this bit is set to 1, the UART is enabled. When the UART is disabled<br>in the middle of transmission or reception, it completes the current<br>character before stopping   |

character before stopping.

# Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

| t 0x034<br>R/W, rese | et 0x0000   | 0.0012  |   |   |   |   |   |  |  |  |  |   |  |  |   |
|----------------------|---|---|---|---|---|---|---|--|--|--|--|---|--|--|---|
| 31                   | 30  | 29  | 28  | 27  | 26  | 25  | 24  | 23   | 22   | 21   | 20   | 19  | 18   | 17   | 16  |
| Ĩ                    |   | 1 1   |   | i i   |   | 1 1   | resei   | rved   | I  |  |  |   |  | Î  |   |
| RO<br>0              | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0   |
| 15                   | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7  | 6  | 5  | 4  | 3   | 2  | 1  | 0   |
| 1                    |   | 1 1   |   | rese  | rved  |   |   |  | 1  |  | RXIFLSEL   |   |  | TXIFLSEL   |   |
| RO<br>0              | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0  | RO<br>0  | R/W<br>0   | R/W<br>1   | R/W<br>0  | R/W<br>0   | R/W<br>1   | R/W<br>0  |
| it/Field             |   | Nam   | e   | Ту  | ре  | Reset   | Desc  | cription   |  |  |  |   |  |  |   |
| Bit/Field<br>31:6    |   | reserv  | ved   | R   | С   | 0x00  | com   | patibility   | / with futu  | ure produ  | ucts, the  | value of  | a reserv   | •  |   |
| 5:3                  |   | RXIFL   | SEL   | R/  | W   | 0x2   | UAR   | T Rece   | ive Interr   | upt FIFC   | ) Level S  | elect   |  |  |   |
|                      |   |   |   |   |   |   | The   | trigger p  | points for   | the rece   | eive inter   | rupt are  | as follov  | WS:  |   |
|                      |   |   |   |   |   |   | Va  | lue De   | escription   | l  |  |   |  |  |   |
|                      |   |   |   |   |   |   | 0   | к0 R>  | K FIFO ≥   | 1/8 full   |  |   |  |  |   |
|                      |   |   |   |   |   |   | 0   | х1 R>  | K FIFO ≥   | ¼ full   |  |   |  |  |   |
|                      |   |   |   |   |   |   | 0   | x2 R>  | <pre>K FIFO ≥</pre>  | ½ full (d  | efault)  |   |  |  |   |
|                      |   |   |   |   |   |   | 0   | x3 R>  | K FIFO ≥   | ¾ full   |  |   |  |  |   |
|                      |   |   |   |   |   |   | 0   | x4 R>  | K FIFO ≥   | 7/8 full   |  |   |  |  |   |
|                      |   |   |   |   |   |   | 0x5   | -0x7 Re  | eserved  |  |  |   |  |  |   |
|                      | R/W, rese<br>31<br>RO<br>0<br>15<br>RO<br>0<br>it/Field<br>31:6 | R/W, reset 0x0000<br>31 30<br>RO RO<br>0 0<br>15 14<br>RO RO<br>0 0<br>it/Field<br>31:6 | R/W, reset 0x0000.0012         31       30       29         RO       RO       RO         15       14       13         RO       RO       RO         0       0       0         it/Field       Nam         31:6       reserv | R/W, reset 0x0000.0012         31       30       29       28         RO       RO       RO       RO       RO         15       14       13       12         RO       RO       RO       RO       O         0       0       0       0       0         It/Field       Name       31:6       reserved | R/W, reset 0x0000.0012         31       30       29       28       27         RO       RO       RO       RO       RO       RO         15       14       13       12       11         15       14       13       12       11         reset         RO       RO       RO       RO         0       0       0       0       0         it/Field       Name       Type         31:6       reserved       Rt | R/W, reset 0x0000.0012         31       30       29       28       27       26         31       30       29       28       27       26         RO       RO       RO       RO       RO       RO       RO       RO         RO       RO       RO       RO       RO       RO       RO       RO       RO         15       14       13       12       11       10       reserved         RO       RO       RO       RO       RO       RO       RO       RO         0       0       0       0       0       0       0       0       0         it//Field       Name       Type       31:6       reserved       RO | R/W, reset 0x0000.0012         31       30       29       28       27       26       25         RO       R | RW, reset 0x0000.0012       31       30       29       28       27       26       25       24         RO       < | R/W, reset 0x0000.0012         31         30         29         28         27         26         25         24         23           RO         RO </td <td>RW, reset 0x0000.0012       31       30       29       28       27       26       25       24       23       22         RO       RO</td> <td>RW, reset 0x0000.0012       31       30       29       28       27       26       25       24       23       22       21         RO       RO</td> <td>RW, reset 0x0000.0012         31       30       29       28       27       26       25       24       23       22       21       20         RO       RO</td> <td>RW, reset 0x0000.0012       31       30       29       28       27       26       25       24       23       22       21       20       19         RO       RO</td> <td>RW, reset 0x0000.0012       31       30       29       28       27       26       25       24       23       22       21       20       19       18         RO       RW       RW       RW         11       13       12       11       10       9       8       7       6       5       4       3       2         RO       0</td> <td>RW, reset 0x0000.0012         31       30       29       28       27       26       25       24       23       22       21       20       19       18       17         reserved       reserved         R0       R0</td> | RW, reset 0x0000.0012       31       30       29       28       27       26       25       24       23       22         RO       RO | RW, reset 0x0000.0012       31       30       29       28       27       26       25       24       23       22       21         RO       RO | RW, reset 0x0000.0012         31       30       29       28       27       26       25       24       23       22       21       20         RO       RO | RW, reset 0x0000.0012       31       30       29       28       27       26       25       24       23       22       21       20       19         RO       RO | RW, reset 0x0000.0012       31       30       29       28       27       26       25       24       23       22       21       20       19       18         RO       RW       RW       RW         11       13       12       11       10       9       8       7       6       5       4       3       2         RO       0 | RW, reset 0x0000.0012         31       30       29       28       27       26       25       24       23       22       21       20       19       18       17         reserved       reserved         R0       R0 |

UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x034

July 25, 2008

| Bit/Field | Name     | Туре | Reset | Description  |
|-----------|----------|------|-------|--|
| 2:0       | TXIFLSEL | R/W  | 0x2   | UART Transmit Interrupt FIFO Level Select<br>The trigger points for the transmit interrupt are as follows: |
|           |          |      |       | Value Description  |
|           |          |      |       | $0x0$ TX FIFO $\leq 1/8$ full  |
|           |          |      |       | 0x1 TX FIFO ≤ ¼ full   |
|           |          |      |       | 0x2 TX FIFO ≤ ½ full (default)   |
|           |          |      |       | 0x3 TX FIFO ≤ ¾ full   |
|           |          |      |       | 0x4 TX FIFO ≤ 7/8 full   |
|           |          |      |       | 0x5-0x7 Reserved   |

# Register 10: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

| UAR1<br>UAR1<br>Offsei | [0 base: 0<br>[1 base: 0<br>t 0x038<br>R/W, rese | )x4000.C<br>)x4000.D | 000      | () () () () () () () () () () () () () ( |         |          |          |          |            |              |           |                                     |           |           |            |            |
|------------------------|--|----------------------|----------|--|---------|----------|----------|----------|------------|--------------|-----------|-------------------------------------|-----------|-----------|------------|------------|
|                        | 31   | 30                   | 29       | 28                                       | 27      | 26       | 25       | 24       | 23         | 22           | 21        | 20                                  | 19        | 18        | 17         | 16         |
|                        |  |                      |          |  |         |          |          | rese     | rved       |              |           |                                     |           |           | •          | •          |
| Type<br>Reset          | RO<br>0  | RO<br>0              | RO<br>0  | RO<br>0                                  | RO<br>0 | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0    | RO<br>0      | RO<br>0   | RO<br>0                             | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0    |
|                        | 15   | 14                   | 13       | 12                                       | 11      | 10       | 9        | 8        | 7          | 6            | 5         | 4                                   | 3         | 2         | 1          | 0          |
|                        |  |                      | reserved |  |         | OEIM     | BEIM     | PEIM     | FEIM       | RTIM         | TXIM      | RXIM                                |           | rese      | erved      |            |
| Type<br>Reset          | RO<br>0  | RO<br>0              | RO<br>0  | RO<br>0                                  | RO<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0 | R/W<br>0   | R/W<br>0     | R/W<br>0  | R/W<br>0                            | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0    |
| В                      | it/Field   |                      | Nam      | е  | Ту      | ре       | Reset    | Des      | cription   |              |           |                                     |           |           |            |            |
|                        | 31:11  |                      | reserv   | ved                                      | R       | 0        | 0x00     | com      | patibility | with futu    | ure produ | he value<br>ucts, the<br>dify-write | value of  | a reserv  |            |            |
|                        | 10   |                      | OEI      | M  | R/      | W        | 0        | UAF      | RT Overr   | un Error     | Interrup  | t Mask                              |           |           |            |            |
|                        |  |                      |          |  |         |          |          | On       | a read, t  | ne currei    | nt mask i | for the O                           | EIM inter | rupt is r | eturned.   |            |
|                        |  |                      |          |  |         |          |          | Sett     | ing this b | it to 1 pro  | omotes tl | heOEIM                              | interrupt | to the in | terrupt co | ontroller. |
|                        | 9  |                      | BEI      | N  | R/      | W        | 0        | UAF      | RT Break   | Error In     | terrupt N | /lask                               |           |           |            |            |
|                        |  |                      |          |  |         |          |          | On       | a read, t  | ne currei    | nt mask i | for the BI                          | EIM inter | rupt is r | eturned.   |            |
|                        |  |                      |          |  |         |          |          | Sett     | ing this b | it to 1 pro  | omotes tl | he beim                             | interrupt | to the in | terrupt co | ontroller. |
|                        | 8  |                      | PEI      | N  | R/      | W        | 0        | UAF      | RT Parity  | Error In     | terrupt N | lask                                |           |           |            |            |
|                        |  |                      |          |  |         |          |          | On       | a read, t  | ne currei    | nt mask i | for the PI                          | EIM inter | rupt is r | eturned.   |            |
|                        |  |                      |          |  |         |          |          | Sett     | ing this b | it to 1 pro  | omotes tl | he PEIM                             | interrupt | to the in | terrupt co | ontroller. |
|                        | 7  |                      | FEIN     | N  | R/      | W        | 0        | UAF      | RT Fram    | ing Error    | Interrup  | t Mask                              |           |           |            |            |
|                        |  |                      |          |  |         |          |          | On       | a read, t  | ne currei    | nt mask i | for the F                           | EIM inte  | rupt is r | eturned.   |            |
|                        |  |                      |          |  |         |          |          | Sett     | ing this b | it to 1 pro  | omotes tl | he FEIM                             | interrupt | to the in | terrupt co | ontroller. |
|                        | 6  |                      | RTIN     | N  | R/      | W        | 0        | UAF      | RT Rece    | ive Time     | -Out Inte | errupt Ma                           | isk       |           |            |            |
|                        |  |                      |          |  |         |          |          | On       | a read, t  | ne currei    | nt mask i | for the R                           | TIM inter | rupt is r | eturned.   |            |
|                        |  |                      |          |  |         |          |          | Sett     | ing this b | it to 1 pro  | omotes tl | hertim                              | interrupt | to the in | terrupt co | ontroller. |
|                        | 5  |                      | TXI      | N  | R/      | W        | 0        | UAF      | RT Trans   | mit Inter    | rupt Mas  | sk                                  |           |           |            |            |
|                        |  |                      |          |  |         |          |          | On       | a read, t  | ne currei    | nt mask i | for the T                           | хім intei | rupt is r | eturned.   |            |
|                        |  |                      |          |  |         |          |          | Sett     | ing this b | oit to 1 pro | omotes tl | he TXIM                             | interrupt | to the in | terrupt co | ontroller. |

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 4         | RXIM     | R/W  | 0     | UART Receive Interrupt Mask   |
|           |          |      |       | On a read, the current mask for the $\ensuremath{\mathtt{RXIM}}$ interrupt is returned.   |
|           |          |      |       | Setting this bit to 1 promotes the $\ensuremath{\mathtt{RXIM}}$ interrupt to the interrupt controller.  |
| 3:0       | reserved | RO   | 0x00  | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

# Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

#### UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x03C Type RO, reset 0x0000.000F

| , i -  | 31       | 30      | 29       | 28      | 27      | 26       | 25      | 24      | 23         | 22        | 21         | 20                                  | 19          | 18          | 17         | 16      |
|--|----------|---------|----------|---------|---------|----------|---------|---------|------------|-----------|------------|-------------------------------------|-------------|-------------|------------|---------|
|  |          |         | 1 1      |         |         |          | 1       | rese    | rved       |           |            |                                     | 1           |             | 1          |         |
| Type<br>Reset  | RO<br>0  | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0    | RO<br>0                             | RO<br>0     | RO<br>0     | RO<br>0    | RO<br>0 |
|  | 15       | 14      | 13       | 12      | 11      | 10       | 9       | 8       | 7          | 6         | 5          | 4                                   | 3           | 2           | 1          | 0       |
| ſ  |          |         | reserved | ľ       |         | OERIS    | BERIS   | PERIS   | FERIS      | RTRIS     | TXRIS      | RXRIS                               |             | rese        | rved       |         |
| Type<br>Reset  | RO<br>0  | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0    | RO<br>0                             | RO<br>1     | RO<br>1     | RO<br>1    | RO<br>1 |
| Reser  | 0        | Ū       | 0        | Ū       | 0       | 0        | Ū       | Ŭ       | Ū          | 0         | 0          | Ū                                   | ·           |             |            | ·       |
| В  | it/Field |         | Nam      | e       | Ту      | ре       | Reset   | Des     | cription   |           |            |                                     |             |             |            |         |
| :  | 31:11    |         | reserv   | ved     | R       | 0        | 0x00    | Soft    | ware sho   | ould not  | rely on tl | ne value                            | of a rese   | erved bit   | . To prov  | ride    |
|  |          |         |          |         |         |          |         |         | •          |           | •          | ucts, the<br>lify-write             |             |             | ved bit sh | ould be |
|  |          |         | 0.55     |         | -       | ~        |         | •       |            |           |            |                                     | •           | /11.        |            |         |
|  | 10       |         | OER      | IS      | R       | 0        | 0       |         |            |           |            | errupt St                           |             |             |            |         |
| Gives the raw interrupt state (prior to maskin<br>9 BERIS BO 0 UART Break Error Raw Interrupt Status |          |         |          |         |         |          |         |         |            |           |            |                                     | 0           | ) of this   | Interrupt  |         |
| 9 BERIS RO 0 UART Break Error Raw Interrupt Status   |          |         |          |         |         |          |         |         |            |           |            | JS                                  |             |             |            |         |
|  |          |         |          |         |         |          |         | Give    | es the ra  | w interru | pt state   | (prior to I                         | masking     | ) of this i | interrupt  |         |
|  | 8        |         | PER      | IS      | R       | 0        | 0       | UAF     | RT Parity  | Error Ra  | aw Interr  | upt Statu                           | IS          |             |            |         |
|  |          |         |          |         |         |          |         | Give    | es the ra  | w interru | pt state   | (prior to ı                         | masking     | ) of this i | interrupt. |         |
|  | 7        |         | FERI     | IS      | R       | 0        | 0       | UAF     | RT Frami   | ng Error  | Raw Int    | errupt St                           | atus        |             |            |         |
|  |          |         |          |         |         |          |         | Give    | es the ra  | w interru | pt state   | (prior to ı                         | masking     | ) of this i | interrupt  |         |
|  | 6        |         | RTRI     | IS      | R       | 0        | 0       | UAF     | RT Recei   | ve Time-  | -Out Rav   | v Interrup                          | ot Status   | ;           |            |         |
|  |          |         |          |         |         |          |         | Give    | es the ra  | w interru | pt state   | (prior to i                         | masking     | ) of this i | interrupt  |         |
|  | 5        |         | TXRI     | IS      | R       | 0        | 0       | UAF     | RT Trans   | mit Raw   | Interrup   | t Status                            |             |             |            |         |
| Gives the raw interrupt state (p   |          |         |          |         |         |          |         |         |            |           |            | nasking                             | ) of this i | interrupt   |            |         |
|  | 4        |         | RXR      | IS      | R       | 0        | 0       | IJД     | RT Recei   | ve Raw    | Interrunt  | Status                              | -           |             |            |         |
|  | т        |         |          |         | IX.     | •        | Ū       |         |            |           | •          | (prior to I                         | maskino     | ) of this i | interrupt  |         |
|  | 0.0      |         |          |         | -       | <u>_</u> | 0. F    |         |            |           |            |                                     | 0           | ,           |            |         |
|  | 3:0      |         | reserv   | red     | R       | U        | 0xF     | com     | patibility | with futu | ure produ  | ne value<br>ucts, the<br>lify-write | value of    | a reserv    |            |         |

# Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

#### UART Masked Interrupt Status (UARTMIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x040 Type RO, reset 0x0000.0000

|   | 31       | 30      | 29       | 28        | 27         | 26         | 25      | 24      | 23         | 22       | 21         | 20         | 19                                | 18       | 17      | 16      |
|---|----------|---------|----------|-----------|------------|------------|---------|---------|------------|----------|------------|------------|-----------------------------------|----------|---------|---------|
| ſ   | r        |         | 1 1      |           |            |            |         | rese    | rved       |          | 1          |            |                                   |          |         |         |
| Type<br>Reset   | RO<br>0  | RO<br>0 | RO<br>0  | RO<br>0   | RO<br>0    | RO<br>0    | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0  | RO<br>0    | RO<br>0    | RO<br>0                           | RO<br>0  | RO<br>0 | RO<br>0 |
| _   | 15       | 14      | 13       | 12        | 11         | 10         | 9       | 8       | 7          | 6        | 5          | 4          | 3                                 | 2        | 1       | 0       |
|   |          |         | reserved |           |            | OEMIS      | BEMIS   | PEMIS   | FEMIS      | RTMIS    | TXMIS      | RXMIS      |                                   | rese     | rved    |         |
| Type<br>Reset   | RO<br>0  | RO<br>0 | RO<br>0  | RO<br>0   | RO<br>0    | RO<br>0    | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0  | RO<br>0    | RO<br>0    | RO<br>0                           | RO<br>0  | RO<br>0 | RO<br>0 |
| В   | it/Field |         | Nam      | e         | Ty         | ре         | Reset   | Des     | cription   |          |            |            |                                   |          |         |         |
| :   | 31:11    |         | reserv   | ved       | R          | 0          | 0x00    | com     | patibility | with fut | ure produ  | ucts, the  | of a rese<br>value of<br>operatio | a reserv | •       |         |
|   | 10       |         | OEM      | IS        | R          | 0          | 0       | UAF     | RT Overr   | un Error | Masked     | Interrup   | t Status                          |          |         |         |
|   |          |         |          | terrupt s | tate of th | is interru | pt.     |         |            |          |            |            |                                   |          |         |         |
|   | 9        |         | BEM      | IS        | R          | 0          | 0       | UAF     | RT Break   | Error M  | lasked In  | iterrupt S | Status                            |          |         |         |
|   |          |         |          |           |            |            |         | Give    | es the m   | asked in | terrupt s  | tate of th | is interru                        | pt.      |         |         |
|   | 8        |         | PEM      | IS        | R          | 0          | 0       | UAF     | RT Parity  | Error M  | asked In   | terrupt S  | Status                            |          |         |         |
|   |          |         |          |           |            |            |         | Give    | es the m   | asked in | terrupt s  | tate of th | is interru                        | pt.      |         |         |
|   | 7        |         | FEM      | IS        | R          | 0          | 0       | UAF     | RT Frami   | ng Error | Masked     | Interrup   | t Status                          |          |         |         |
|   |          |         |          |           |            |            |         |         |            | •        |            |            | is interru                        | pt.      |         |         |
|   | 6        |         | RTM      | 19        | R          | 0          | 0       |         | DT Dacai   | ve Time  | ₋Out Ma    | kod Inte   | errupt Sta                        | Itue     |         |         |
|   | 0        |         |          | 10        |            | 0          | 0       |         |            |          |            |            | is interru                        |          |         |         |
|   | _        |         | -        |           | -          | ~          |         |         |            |          |            |            |                                   | pt.      |         |         |
| 5 TXMIS RO 0  |          |         |          |           |            |            |         |         |            |          | ked Inter  | •          |                                   |          |         |         |
| Gives the masked interrupt state of this interrupt.                           |          |         |          |           |            |            |         |         |            |          |            |            |                                   |          |         |         |
|   | 4        |         | RXM      | IS        | R          | 0          | 0       | UAF     | RT Recei   | ve Mask  | ed Interi  | upt State  | us                                |          |         |         |
|   |          |         |          |           |            |            |         | Give    | es the m   | asked in | terrupt st | tate of th | is interru                        | pt.      |         |         |
| 3:0 reserved RO 0 Software should r<br>compatibility with<br>preserved across |          |         |          |           |            |            |         |         |            |          | ure produ  | ucts, the  | value of                          | a reserv | •       |         |

# Register 13: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

| UAR<br>UAR<br>Offse  | RT Intern<br>T0 base: 0<br>T1 base: 0<br>t1 0x044<br>W1C, res | )x4000.C<br>)x4000.C | 0000     | RTICR)  |         |          |          |          |           |                          |           |           |          |          |         |         |
|--|---|----------------------|----------|---------|---------|----------|----------|----------|-----------|--------------------------|-----------|-----------|----------|----------|---------|---------|
|  | 31  | 30                   | 29       | 28      | 27      | 26       | 25       | 24       | 23        | 22                       | 21        | 20        | 19       | 18       | 17      | 16      |
|  |   |                      |          |         |         | •        |          | rese     | rved      |                          |           | •         |          |          |         | •       |
| Type<br>Reset  | RO<br>0   | RO<br>0              | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0   | RO<br>0                  | RO<br>0   | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0 |
|  | 15  | 14                   | 13       | 12      | 11      | 10       | 9        | 8        | 7         | 6                        | 5         | 4         | 3        | 2        | 1       | 0       |
|  |   |                      | reserved |         |         | OEIC     | BEIC     | PEIC     | FEIC      | RTIC                     | TXIC      | RXIC      |          | rese     | rved    |         |
| Type<br>Reset  | RO<br>0   | RO<br>0              | RO<br>0  | RO<br>0 | RO<br>0 | W1C<br>0 | W1C<br>0 | W1C<br>0 | W1C<br>0  | W1C<br>0                 | W1C<br>0  | W1C<br>0  | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0 |
| E  | Bit/Field   |                      | Nam      | ne      | Ту      | ре       | Reset    | Des      | cription  |                          |           |           |          |          |         |         |
| 31:11     reserved     RO     0x00     Software should not recompatibility with future preserved across a recompatibility       10     OEIC     W1C     0     Overrun Error Interrup |   |                      |          |         |         |          |          |          |           |                          |           | ucts, the | value of | a reserv |         |         |
|  | 10  |                      | OEI      | С       | W       | 1C       | 0        | Ove      | rrun Erro | or Interru               | ipt Clear |           |          |          |         |         |
|  |   |                      |          |         |         |          |          | The      | OEIC Va   | alues are                | defined   | as follow | WS:      |          |         |         |
|  |   |                      |          |         |         |          |          |          | ue Desc   | •                        |           |           |          |          |         |         |
|  |   |                      |          |         |         |          |          | 0<br>1   |           | ffect on t<br>rs interru |           | upt.      |          |          |         |         |
|  |   |                      |          |         |         |          |          |          | olea      |                          | ipt.      |           |          |          |         |         |
|  | 9   |                      | BEI      | с       | W       | 1C       | 0        | Brea     | ak Error  | Interrupt                | Clear     |           |          |          |         |         |
|  |   |                      |          |         |         |          |          | The      | BEIC Va   | alues are                | defined   | as follow | WS:      |          |         |         |
|  |   |                      |          |         |         |          |          | Val      | ue Desc   | ription                  |           |           |          |          |         |         |
|  |   |                      |          |         |         |          |          | 0        |           | ffect on t               | he interi | upt.      |          |          |         |         |
|  |   |                      |          |         |         |          |          | 1        | Clea      | rs interru               | ıpt.      |           |          |          |         |         |
|  | 8   |                      | PEI      | С       | W       | 1C       | 0        | Pari     | ty Error  | Interrupt                | Clear     |           |          |          |         |         |
|  |   |                      |          |         |         |          |          | The      | PEIC Va   | alues are                | defined   | as follow | WS:      |          |         |         |
|  |   |                      |          |         |         |          |          | Val      | ue Desc   | ription                  |           |           |          |          |         |         |
|  |   |                      |          |         |         |          |          | 0        |           | ffect on t               |           | rupt.     |          |          |         |         |
|  |   |                      |          |         |         |          |          | 1        | Clea      | rs interru               | ıpt.      |           |          |          |         |         |

| Bit/Field | Name     | Туре | Reset | Description   |
|-----------|----------|------|-------|---|
| 7         | FEIC     | W1C  | 0     | Framing Error Interrupt Clear   |
|           |          |      |       | The FEIC values are defined as follows:   |
|           |          |      |       | Value Description   |
|           |          |      |       | 0 No effect on the interrupt.   |
|           |          |      |       | 1 Clears interrupt.   |
| 6         | RTIC     | W1C  | 0     | Receive Time-Out Interrupt Clear  |
|           |          |      |       | The RTIC values are defined as follows:   |
|           |          |      |       | Value Description   |
|           |          |      |       | 0 No effect on the interrupt.   |
|           |          |      |       | 1 Clears interrupt.   |
| 5         | TXIC     | W1C  | 0     | Transmit Interrupt Clear  |
|           |          |      |       | The TXIC values are defined as follows:   |
|           |          |      |       | Value Description   |
|           |          |      |       | 0 No effect on the interrupt.   |
|           |          |      |       | 1 Clears interrupt.   |
| 4         | RXIC     | W1C  | 0     | Receive Interrupt Clear   |
|           |          |      |       | The RXIC values are defined as follows:   |
|           |          |      |       | Value Description   |
|           |          |      |       | 0 No effect on the interrupt.   |
|           |          |      |       | 1 Clears interrupt.   |
| 3:0       | reserved | RO   | 0x00  | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

# Register 14: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD0 Type RO, reset 0x0000.0000

|               | 31        | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23         | 22        | 21        | 20                                  | 19       | 18        | 17        | 16      |
|---------------|-----------|---------|---------|---------|---------|---------|---------|---------|------------|-----------|-----------|-------------------------------------|----------|-----------|-----------|---------|
|               |           |         | 1       |         | 1       | 1       | т т     | rese    | erved      |           | 1         | 1                                   |          | 1         | 1         |         |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0                             | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0 |
| Reset         |           |         |         | -       |         | -       |         |         | -          |           |           | 0                                   | -        |           | 0         |         |
|               | 15        | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7          | 6         | 5         | 4                                   | 3        | 2         | 1         | 0       |
|               |           |         | •       | rese    | erved   | •       |         |         |            |           | 1         | PI                                  | D4       | 1         | 1         | 1       |
| Туре          | RO        | RO      | RO      | RO      | RO      | RO      | RO      | RO      | RO         | RO        | RO        | RO                                  | RO       | RO        | RO        | RO      |
| Reset         | 0         | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0          | 0         | 0         | 0                                   | 0        | 0         | 0         | 0       |
| B             | Bit/Field |         | Nam     | ie      | Ту      | ре      | Reset   | Des     | cription   |           |           |                                     |          |           |           |         |
|               | 31:8      |         | reser   | /ed     | R       | 0       | 0x00    | com     | patibility | with fut  | ure prod  | he value<br>ucts, the<br>dify-write | value of | a reserv  | •         |         |
|               | 7:0       |         | PID     | 4       | R       | 0       | 0x0000  | UAF     | RT Peripl  | neral ID  | Register  | [7:0]                               |          |           |           |         |
|               |           |         |         |         |         |         |         | Can     | be used    | l by soft | ware to i | dentify th                          | ie prese | nce of th | is periph | neral.  |

# Register 15: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD4 Type RO, reset 0x0000.0000

|               | 31        | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23         | 22       | 21                    | 20        | 19       | 18        | 17        | 16               |
|---------------|-----------|---------|---------|---------|---------|---------|---------|---------|------------|----------|-----------------------|-----------|----------|-----------|-----------|------------------|
| [             | 1         | -       | 1       |         | 1       | r       | 1 1     | rese    | rved       |          | r                     | •         |          | 1         |           | 1                |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0  | RO<br>0               | RO<br>0   | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0          |
|               | 15        | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7          | 6        | 5                     | 4         | 3        | 2         | 1         | 0                |
|               |           |         | 1       | rese    | erved   | i       | i i     |         |            |          | I                     | PI        | D5       |           |           |                  |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0  | RO<br>0               | RO<br>0   | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0          |
| B             | lit/Field |         | Nam     | ie      | Ту      | ре      | Reset   | Des     | cription   |          |                       |           |          |           |           |                  |
|               | 31:8      |         | reserv  | /ed     | R       | 0       | 0x00    | com     | patibility | with fut |                       | ucts, the | value of |           | •         | vide<br>nould be |
|               | 7:0       |         | PID     | 5       | R       | 0       | 0x0000  |         | •          |          | Register<br>ware to i |           | ie prese | nce of th | is periph | neral.           |

# Register 16: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD8 Type RO, reset 0x0000.0000

| _             | 31        | 30       | 29       | 28      | 27      | 26           | 25      | 24      | 23  | 22      | 21      | 20      | 19      | 18      | 17      | 16       |  |  |
|---------------|-----------|----------|----------|---------|---------|--------------|---------|---------|---|---------|---------|---------|---------|---------|---------|----------|--|--|
|               | reserved  |          |          |         |         |              |         |         |   |         |         |         | 1       |         |         | •        |  |  |
| Type<br>Reset | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0      | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  |  |  |
| Resei         |           |          |          |         |         |              |         |         |   |         |         | 0       |         |         | 0       |          |  |  |
| _             | 15        | 14       | 13       | 12      | 11      | 10           | 9       | 8       | 7   | 6       | 5       | 4       | 3       | 2       | 1       | 0        |  |  |
|               |           | reserved |          |         |         |              |         |         |   |         | 1       | PI      | D6      | 1       |         | <u> </u> |  |  |
| Туре          | RO        | RO       | RO       | RO      | RO      | RO           | RO      | RO      | RO  | RO      | RO      | RO      | RO      | RO      | RO      | RO       |  |  |
| Reset         | 0         | 0        | 0        | 0       | 0       | 0            | 0       | 0       | 0   | 0       | 0       | 0       | 0       | 0       | 0       | 0        |  |  |
| В             | lit/Field |          | Name     |         |         | Type Reset [ |         |         | cription  |         |         |         |         |         |         |          |  |  |
|               | 31:8      |          | reserved |         | R       | 0            | com     |         | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |         |         |         |         |         |         |          |  |  |
|               | 7:0       |          | PID6     |         | R       | RO 0x0       |         | UAF     | UART Peripheral ID Register[23:16]  |         |         |         |         |         |         |          |  |  |
|               |           |          |          |         |         |              |         | Can     | Can be used by software to identify the presence of this peripheral.  |         |         |         |         |         |         |          |  |  |

# Register 17: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFDC Type RO, reset 0x0000.0000

| _             | 31       | 30       | 29       | 28      | 27      | 26      | 25      | 24                                 | 23  | 22      | 21      | 20      | 19      | 18      | 17      | 16      |  |
|---------------|----------|----------|----------|---------|---------|---------|---------|------------------------------------|---|---------|---------|---------|---------|---------|---------|---------|--|
|               | reserved |          |          |         |         |         |         |                                    |   |         |         |         |         | 1       |         |         |  |
| Type<br>Reset | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                            | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 |  |
| Reber         |          |          |          | -       |         |         |         |                                    | -   |         |         |         |         |         | 0       |         |  |
| r             | 15       | 14       | 13       | 12      | 11      | 10      | 9       | 8                                  | 7   | 6       | 5       | 4       | 3       | 2       | 1       | 0       |  |
|               |          | reserved |          |         |         |         |         |                                    |   |         |         | Pli     | D7      | •       | -       | ·       |  |
| Туре          | RO       | RO       | RO       | RO      | RO      | RO      | RO      | RO                                 | RO  | RO      | RO      | RO      | RO      | RO      | RO      | RO      |  |
| Reset         | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0                                  | 0   | 0       | 0       | 0       | 0       | 0       | 0       | 0       |  |
| В             | it/Field |          | Name     |         |         | Type F  |         | Des                                | cription  |         |         |         |         |         |         |         |  |
|               | 31:8     |          | reserved |         | R       | 0       | com     |                                    | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |         |         |         |         |         |         |         |  |
|               | 7:0      | PID7     |          | R       | RO 0x   |         | UAF     | UART Peripheral ID Register[31:24] |   |         |         |         |         |         |         |         |  |
|               |          |          |          |         |         |         |         | Can                                | Can be used by software to identify the presence of this peripheral.  |         |         |         |         |         |         |         |  |

# Register 18: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE0 Type RO, reset 0x0000.0011

| _             | 31        | 30                        | 29       | 28      | 27      | 26      | 25      | 24      | 23  | 22      | 21      | 20      | 19      | 18      | 17      | 16      |  |
|---------------|-----------|---------------------------|----------|---------|---------|---------|---------|---------|---|---------|---------|---------|---------|---------|---------|---------|--|
|               | 1         |                           | 1        |         |         |         | т т     | rese    | reserved  |         |         |         |         |         |         |         |  |
| Type<br>Reset | RO<br>0   | RO<br>0                   | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 |  |
|               | 15        | 14                        | 13       | 12      | 11      | 10      | 9       | 8       | 7   | 6       | 5       | 4       | 3       | 2       | 1       | 0       |  |
| [             |           | I I I I I I I<br>reserved |          |         |         |         |         |         |   |         |         |         |         |         |         |         |  |
| Type<br>Reset | RO<br>0   | RO<br>0                   | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>1 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>1 |  |
| B             | lit/Field |                           | Name     |         |         | Туре    |         | Des     | Description   |         |         |         |         |         |         |         |  |
|               | 31:8      |                           | reserved |         | R       | 0       | con     |         | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |         |         |         |         |         |         |         |  |
|               | 7:0       |                           | PID0     |         | R       | 0       | 0x11    |         | UART Peripheral ID Register[7:0]  |         |         |         |         |         |         |         |  |
|               |           |                           |          |         |         |         |         | Can     | Can be used by software to identify the presence of this peripheral.  |         |         |         |         |         |         |         |  |

# Register 19: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE4 Type RO, reset 0x0000.0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 6 4 2 0 7 5 3 1 PID1 reserved RO RO RO RO RO Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Name Туре Reset Description RO 0x00 31:8 reserved Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 PID1 RO 0x00 UART Peripheral ID Register[15:8] Can be used by software to identify the presence of this peripheral.

### Register 20: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE8 Type RO, reset 0x0000.0018

| -             | 31        | 30      | 29      | 28      | 27      | 26      | 25         | 24      | 23         | 22        | 21        | 20                                  | 19       | 18        | 17        | 16      |
|---------------|-----------|---------|---------|---------|---------|---------|------------|---------|------------|-----------|-----------|-------------------------------------|----------|-----------|-----------|---------|
|               |           |         |         |         |         |         | т т        | rese    | rved       |           |           |                                     |          |           |           |         |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0   | RO<br>0                             | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0 |
|               | 15        | 14      | 13      | 12      | 11      | 10      | 9          | 8       | 7          | 6         | 5         | 4                                   | 3        | 2         | 1         | 0       |
| [             | 1         | · · ·   | · · · · |         | rved    |         | <u>г т</u> |         |            |           | I         | Pli                                 |          | -         |           |         |
| l             |           |         |         |         |         |         |            |         |            |           |           |                                     |          |           |           |         |
| Туре          | RO        | RO      | RO      | RO      | RO      | RO      | RO         | RO      | RO         | RO        | RO        | RO                                  | RO       | RO        | RO        | RO      |
| Reset         | 0         | 0       | 0       | 0       | 0       | 0       | 0          | 0       | 0          | 0         | 0         | 1                                   | 1        | 0         | 0         | 0       |
| B             | Bit/Field |         | Nam     | e       | Ту      | ре      | Reset      | Des     | cription   |           |           |                                     |          |           |           |         |
|               | 31:8      |         | reserv  | red     | R       | 0       | 0x00       | com     | patibility | with futu | ure produ | he value<br>ucts, the<br>dify-write | value of | a reserv  | •         |         |
|               | 7:0       |         | PID     | 2       | R       | 0       | 0x18       | UAF     | RT Peripł  | neral ID  | Register  | [23:16]                             |          |           |           |         |
|               |           |         |         |         |         |         |            | Can     | be used    | l by soft | ware to i | dentify th                          | e prese  | nce of th | is periph | eral.   |

### Register 21: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFEC Type RO, reset 0x0000.0001

|               | 31       | 30      | 29      | 28      | 27        | 26      | 25      | 24      | 23         | 22        | 21       | 20        | 19       | 18                           | 17         | 16      |
|---------------|----------|---------|---------|---------|-----------|---------|---------|---------|------------|-----------|----------|-----------|----------|------------------------------|------------|---------|
|               | 1        |         | 1 1     |         | 1         | i       | 1 1     | rese    | rved       |           |          |           |          | 1                            |            | 1       |
| Type<br>Reset | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0  | RO<br>0   | RO<br>0  | RO<br>0                      | RO<br>0    | RO<br>0 |
|               | 15       | 14      | 13      | 12      | 11        | 10      | 9       | 8       | 7          | 6         | 5        | 4         | 3        | 2                            | 1          | 0       |
|               |          |         | 1 1     | rese    | rved<br>I |         |         |         |            |           |          | PI        | 53       | 1                            | 1          | '       |
| Type<br>Reset | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0  | RO<br>0   | RO<br>0  | RO<br>0                      | RO<br>0    | RO<br>1 |
| E             | it/Field |         | Nam     | e       | Ту        | ре      | Reset   | Des     | cription   |           |          |           |          |                              |            |         |
|               | 31:8     |         | reserv  | ved     | R         | 0       | 0x00    | com     | patibility | with futu | 5        | ucts, the | value of | erved bit<br>a reserv<br>on. | •          |         |
|               | 7:0      |         | PID     | 3       | R         | 0       | 0x01    |         | RT Peripl  |           | Register |           |          | in a c f th                  | ia wawinda |         |

### Register 22: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 0 (UARTPCelIID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF0 Type RO, reset 0x0000.000D

|               | 31        | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23                                  | 22       | 21        | 20        | 19       | 18          | 17        | 16               |
|---------------|-----------|---------|---------|---------|---------|---------|---------|---------|-------------------------------------|----------|-----------|-----------|----------|-------------|-----------|------------------|
| [             |           | r       | 1       |         | 1       | r       | 1 1     | rese    | rved                                | ſ        | r         |           |          | 1           | r         | 1                |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                             | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0  | RO<br>0     | RO<br>0   | RO<br>0          |
| _             | 15        | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7                                   | 6        | 5         | 4         | 3        | 2           | 1         | 0                |
|               |           |         | 1       | rese    | erved   |         |         |         |                                     | [        | I         | CI        | D0       | 1           | I         | 1                |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                             | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>1  | RO<br>1     | RO<br>0   | RO<br>1          |
| В             | Bit/Field |         | Nam     | ie      | Ту      | ре      | Reset   | Des     | cription                            |          |           |           |          |             |           |                  |
|               | 31:8      |         | reserv  | ved     | R       | 0       | 0x00    | com     | ware sho<br>patibility<br>served ac | with fut | ure produ | ucts, the | value of | a reserv    | •         | vide<br>nould be |
|               | 7:0       |         | CID     | 0       | R       | 0       | 0x0D    |         | RT Prime<br>vides sof               |          |           |           | eriphera | l identific | cation sy | stem.            |

### Register 23: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 1 (UARTPCellID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF4 Type RO, reset 0x0000.00F0

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 6 4 2 0 7 5 3 1 CID1 reserved RO RO RO RO RO Туре RO Reset 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 Bit/Field Name Туре Reset Description RO 0x00 31:8 reserved Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 CID1 RO 0xF0 UART PrimeCell ID Register[15:8] Provides software a standard cross-peripheral identification system.

### Register 24: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 2 (UARTPCelIID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF8 Type RO, reset 0x0000.0005

| -             | 31        | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23                                  | 22        | 21        | 20        | 19       | 18          | 17       | 16      |
|---------------|-----------|---------|---------|---------|---------|---------|---------|---------|-------------------------------------|-----------|-----------|-----------|----------|-------------|----------|---------|
|               |           |         |         |         |         |         | т т     | rese    | rved                                |           |           |           |          |             |          |         |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                             | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0  | RO<br>0     | RO<br>0  | RO<br>0 |
|               | 15        | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7                                   | 6         | 5         | 4         | 3        | 2           | 1        | 0       |
|               |           |         | 1       | rese    |         |         |         |         |                                     | -         |           | CI        |          | -<br>-      | · · ·    |         |
| Туре          | RO        | RO      | RO      | RO      | RO      | RO      | RO      | RO      | RO                                  | RO        | RO        | RO        | RO       | RO          | RO       | RO      |
| Reset         | 0         | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0                                   | 0         | 0         | 0         | 0        | 1           | 0        | 1       |
| E             | Bit/Field |         | Nam     | ie      | Ту      | ре      | Reset   | Des     | cription                            |           |           |           |          |             |          |         |
|               | 31:8      |         | reserv  | ved     | R       | 0       | 0x00    | com     | ware sho<br>patibility<br>served ac | with futu | ure produ | ucts, the | value of | a reserv    | •        |         |
|               | 7:0       |         | CID     | 2       | R       | 0       | 0x05    |         | RT Prime<br>vides sof               |           |           | -         | erinhera | l identific | ation sv | stem    |

### Register 25: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 3 (UARTPCelIID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFFC Type RO, reset 0x0000.00B1

|               | 31        | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23                                  | 22        | 21        | 20        | 19       | 18          | 17        | 16               |
|---------------|-----------|---------|---------|---------|---------|---------|---------|---------|-------------------------------------|-----------|-----------|-----------|----------|-------------|-----------|------------------|
| [             |           |         | 1       |         |         | r       | т т     | rese    | rved                                |           |           |           |          | 1           | 1         | 1                |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0                             | RO<br>0   | RO<br>0   | RO<br>0   | RO<br>0  | RO<br>0     | RO<br>0   | RO<br>0          |
| _             | 15        | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7                                   | 6         | 5         | 4         | 3        | 2           | 1         | 0                |
|               |           |         |         | rese    | rved    | 1       |         |         |                                     |           |           | CI        | D3       | 1           | 1         | ·                |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>1                             | RO<br>0   | RO<br>1   | RO<br>1   | RO<br>0  | RO<br>0     | RO<br>0   | RO<br>1          |
| В             | Bit/Field |         | Nam     | ie      | Ту      | ре      | Reset   | Des     | cription                            |           |           |           |          |             |           |                  |
|               | 31:8      |         | reserv  | ved     | R       | 0       | 0x00    | com     | ware sho<br>patibility<br>served ac | with futu | ure produ | ucts, the | value of | a reserv    | •         | vide<br>nould be |
|               | 7:0       |         | CID     | 3       | R       | 0       | 0xB1    |         | RT Prime<br>vides sof               |           |           |           | eriphera | l identific | cation sy | stem.            |

# **13** Synchronous Serial Interface (SSI)


The Stellaris<sup>®</sup> Synchronous Serial Interface (SSI) is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris<sup>®</sup> SSI module has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

### 13.1 Block Diagram

#### Figure 13-1. SSI Module Block Diagram



## 13.2 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with

internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

#### 13.2.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the input clock (FSysClk). The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 314). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control0** (SSICR0) register (see page 307).

The frequency of the output clock SSIClk is defined by:

```
SSIClk = FSysClk / (CPSDVSR * (1 + SCR))
```

Note: Although the SSIClk transmit clock can theoretically be 12.5 MHz, the module may not be able to operate at that speed. For master mode, the system clock must be at least two times faster than the SSIClk. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 377 to view SSI timing parameters.

#### 13.2.2 FIFO Operation

### 13.2.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 311), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

#### 13.2.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

#### 13.2.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask** (**SSIIM**) register (see page 315). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 317 and page 318, respectively).

#### 13.2.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.

For Texas Instruments synchronous serial frame format, the SSIFSS pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIC1k, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

### 13.2.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 13-2 on page 298 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.





Figure 13-2. TI Synchronous Serial Frame Format (Single Transfer)

In this mode, SSIClk and SSIFSS are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIC1k. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIC1k after the LSB has been latched.

Figure 13-3 on page 298 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.

#### Figure 13-3. TI Synchronous Serial Frame Format (Continuous Transfer)



### 13.2.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFSS signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

#### SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSIClk pin. If the SPO bit is High, a steady state High value is placed on the SSIClk pin when data is not being transferred.

#### SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

### 13.2.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 13-4 on page 299 and Figure 13-5 on page 299.




Figure 13-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0

Note: Q is undefined.




Figure 13-5. Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0

In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIClk master clock pin goes High after one further half SSIClk period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFSS signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its

serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFSS pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFSS pin is returned to its idle state one SSICIk period after the last bit has been captured.

### 13.2.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 13-6 on page 300, which covers both single and continuous transfers.




Figure 13-6. Freescale SPI Frame Format with SPO=0 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSICIk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.


Data is then captured on the falling edges and propagated on the rising edges of the SSIClk signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.


For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

### 13.2.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0


Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 13-7 on page 301 and Figure 13-8 on page 301.



#### Figure 13-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0



#### Figure 13-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one further half SSIC1k period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIC1k period after the last bit has been captured.

### 13.2.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 13-9 on page 302, which covers both single and continuous transfers.

| SSICIk |           |   |   |          |          |   |       |
|--------|-----------|---|---|----------|----------|---|-------|
| SSIFss |           |   |   |          | <i>1</i> |   |       |
| SSIRx— | Q X MSB X | X | X | 16 bits- |          | X | LSB Q |
| SSITx  | MSB (     | χ | χ | X        |          | Х | LSB   |

Figure 13-9. Freescale SPI Frame Format with SPO=1 and SPH=1

#### Note: Q is undefined.

In this configuration, during idle periods:

- SSICIK is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSICIk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFss line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFSS pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

#### 13.2.4.7 MICROWIRE Frame Format

Figure 13-10 on page 303 shows the MICROWIRE frame format, again for a single frame. Figure 13-11 on page 304 shows the same format when back-to-back frames are transmitted.




Figure 13-10. MICROWIRE Frame Format (Single Frame)

MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line **SSITx** is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFSS causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFSS remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIClk after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFSS line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIC1k, after the LSB of the frame has been latched into the SSI.






Figure 13-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 13-12 on page 304 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.





## **13.3** Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the RCGC1 register.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
  - a. For master operations, set the **SSICR1** register to 0x0000.0000.
  - b. For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
  - c. For slave mode (output disabled), set the SSICR1 register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the SSICPSR register.

- 4. Write the **SSICR0** register with the following configuration:
  - Serial clock rate (SCR)
  - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
  - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
  - The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
1x106 = 20x106 / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the SSICR1 register is disabled.
- 2. Write the SSICR1 register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- 4. Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

### 13.4 Register Map

Table 13-1 on page 305 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

- SSI0: 0x4000.8000
- Note: The SSI must be disabled (see the SSE bit in the SSICR1 register) before any of the control registers are reprogrammed.

Table 13-1. SSI Register Map

| Offset | Name   | Туре | Reset       | Description   | See<br>page |
|--------|--------|------|-------------|---------------|-------------|
| 0x000  | SSICR0 | R/W  | 0x0000.0000 | SSI Control 0 | 307         |

| Offset | Name         | Туре | Reset       | Description                     | See<br>page |
|--------|--------------|------|-------------|---------------------------------|-------------|
| 0x004  | SSICR1       | R/W  | 0x0000.0000 | SSI Control 1                   | 309         |
| 0x008  | SSIDR        | R/W  | 0x0000.0000 | SSI Data                        | 311         |
| 0x00C  | SSISR        | RO   | 0x0000.0003 | SSI Status                      | 312         |
| 0x010  | SSICPSR      | R/W  | 0x0000.0000 | SSI Clock Prescale              | 314         |
| 0x014  | SSIIM        | R/W  | 0x0000.0000 | SSI Interrupt Mask              | 315         |
| 0x018  | SSIRIS       | RO   | 0x0000.0008 | SSI Raw Interrupt Status        | 317         |
| 0x01C  | SSIMIS       | RO   | 0x0000.0000 | SSI Masked Interrupt Status     | 318         |
| 0x020  | SSIICR       | W1C  | 0x0000.0000 | SSI Interrupt Clear             | 319         |
| 0xFD0  | SSIPeriphID4 | RO   | 0x0000.0000 | SSI Peripheral Identification 4 | 320         |
| 0xFD4  | SSIPeriphID5 | RO   | 0x0000.0000 | SSI Peripheral Identification 5 | 321         |
| 0xFD8  | SSIPeriphID6 | RO   | 0x0000.0000 | SSI Peripheral Identification 6 | 322         |
| 0xFDC  | SSIPeriphID7 | RO   | 0x0000.0000 | SSI Peripheral Identification 7 | 323         |
| 0xFE0  | SSIPeriphID0 | RO   | 0x0000.0022 | SSI Peripheral Identification 0 | 324         |
| 0xFE4  | SSIPeriphID1 | RO   | 0x0000.0000 | SSI Peripheral Identification 1 | 325         |
| 0xFE8  | SSIPeriphID2 | RO   | 0x0000.0018 | SSI Peripheral Identification 2 | 326         |
| 0xFEC  | SSIPeriphID3 | RO   | 0x0000.0001 | SSI Peripheral Identification 3 | 327         |
| 0xFF0  | SSIPCellID0  | RO   | 0x0000.000D | SSI PrimeCell Identification 0  | 328         |
| 0xFF4  | SSIPCellID1  | RO   | 0x0000.00F0 | SSI PrimeCell Identification 1  | 329         |
| 0xFF8  | SSIPCellID2  | RO   | 0x0000.0005 | SSI PrimeCell Identification 2  | 330         |
| 0xFFC  | SSIPCellID3  | RO   | 0x0000.00B1 | SSI PrimeCell Identification 3  | 331         |

# 13.5 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

### Register 1: SSI Control 0 (SSICR0), offset 0x000

**SSICR0** is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

|       | Control               | -   | -      |         |         |     |        |               |  |           |            |           |            |            |           |           |
|-------|-----------------------|-----|--------|---------|---------|-----|--------|---------------|--|-----------|------------|-----------|------------|------------|-----------|-----------|
| Offse | et 0x000<br>R/W, rese |     |        |         |         |     |        |               |  |           |            |           |            |            |           |           |
|       | 31                    | 30  | 29     | 28      | 27      | 26  | 25     | 24            | 23   | 22        | 21         | 20        | 19         | 18         | 17        | 16        |
|       |                       |     | 1      | •       | •       |     | · ·    | rese          | erved  | •         | •          | •         | •          | '          | •         |           |
| Туре  | RO                    | RO  | RO     | RO      | RO      | RO  | RO     | RO            | RO   | RO        | RO         | RO        | RO         | RO         | RO        | RO        |
| Reset | 0                     | 0   | 0      | 0       | 0       | 0   | 0      | 0             | 0  | 0         | 0          | 0         | 0          | 0          | 0         | 0         |
|       | 15                    | 14  | 13     | 12      | 11      | 10  | 9      | 8             | 7  | 6         | 5          | 4         | 3          | 2          | 1         | 0         |
|       |                       |     | 1      | I<br>S( | I<br>CR | 1   | 1 1    |               | SPH  | SPO       | F          | I<br>RF   |            | D          | I<br>SS   |           |
| Туре  | R/W                   | R/W | R/W    | R/W     | R/W     | R/W | R/W    | R/W           | R/W  | R/W       | R/W        | R/W       | R/W        | R/W        | R/W       | R/W       |
| Reset | 0                     | 0   | 0      | 0       | 0       | 0   | 0      | 0             | 0  | 0         | 0          | 0         | 0          | 0          | 0         | 0         |
|       |                       |     |        |         |         |     |        |               |  |           |            |           |            |            |           |           |
| E     | Bit/Field             |     | Nam    | ne      | Ту      | pe  | Reset  | Des           | cription   |           |            |           |            |            |           |           |
|       | 31:16                 |     |        | und     |         | 0   | 0x00   | Cof           | huara ah   | ould not  | roly on t  | havalua   | of a rea   | on ad bit  |           | ida       |
|       | 31.10                 |     | reserv | veu     | г       | 0   | 000    |               | tware sho<br>npatibility   |           |            |           |            |            |           |           |
|       |                       |     |        |         |         |     |        |               | served a   |           |            |           |            |            |           |           |
|       | 45.0                  |     | 0.01   | -       |         |     | 00000  | 0.01          |  |           | _          |           |            |            |           |           |
|       | 15:8                  |     | SCI    | ĸ       | R       | Ŵ   | 0x0000 | SSI           | Serial C   | lock Rat  | е          |           |            |            |           |           |
|       |                       |     |        |         |         |     |        |               | solue solute solute solute solute solute solution solution solution in the solution of the solute solution is a solution of the solution of the solution solution of the solut |           | •          | erate th  | e transm   | nit and re | ceive bi  | t rate of |
|       |                       |     |        |         |         |     |        | BR=           | FSSICI   | k/(CPS    | DVSR *     | (1 + 3    | SCR))      |            |           |           |
|       |                       |     |        |         |         |     |        |               | ere CPSD<br>CPSR re  |           |            |           |            |            | med in t  | he        |
|       | 7                     |     | SPI    | Н       | R       | W   | 0      | SSI           | Serial C   | lock Pha  | ise        |           |            |            |           |           |
|       |                       |     |        |         |         |     |        | This          | s bit is on  | ly applic | able to t  | he Frees  | scale SP   | I Forma    | t.        |           |
|       |                       |     |        |         |         |     |        | it to<br>eith | SPH con<br>change<br>er allowin<br>ture edge   | state. It | has the    | most imp  | pact on th | he first b | it transm | itted by  |
|       |                       |     |        |         |         |     |        |               | en the SF<br>РН is 1, d  |           | -          | •         |            |            | 0         |           |
|       | 6                     |     | SPO    | 0       | R       | W   | 0      | SSI           | Serial C   | lock Pola | arity      |           |            |            |           |           |
|       |                       |     |        |         |         |     |        | This          | s bit is on  | ly applic | able to t  | he Frees  | scale SP   | l Forma    | t.        |           |
|       |                       |     |        |         |         |     |        | SSI           | en the SE<br>Clk pin.  | If SPO is | s 1, a ste | eady stat | e High v   | alue is p  |           |           |

| Bit/Field | Name | Туре | Reset | Description  |
|-----------|------|------|-------|--|
| 5:4       | FRF  | R/W  | 0x0   | SSI Frame Format Select                              |
|           |      |      |       | The FRF values are defined as follows:               |
|           |      |      |       | Value Frame Format                                   |
|           |      |      |       | 0x0 Freescale SPI Frame Format                       |
|           |      |      |       | 0x1 Texas Intruments Synchronous Serial Frame Format |
|           |      |      |       | 0x2 MICROWIRE Frame Format                           |
|           |      |      |       | 0x3 Reserved   |
| 3:0       | DSS  | R/W  | 0x00  | SSI Data Size Select                                 |
|           |      |      |       | The DSS values are defined as follows:               |
|           |      |      |       | Value Data Size                                      |
|           |      |      |       | 0x0-0x2 Reserved                                     |
|           |      |      |       | 0x3 4-bit data                                       |
|           |      |      |       | 0x4 5-bit data                                       |
|           |      |      |       | 0x5 6-bit data                                       |
|           |      |      |       | 0x6 7-bit data                                       |
|           |      |      |       | 0x7 8-bit data                                       |
|           |      |      |       | 0x8 9-bit data                                       |
|           |      |      |       | 0x9 10-bit data                                      |
|           |      |      |       | 0xA 11-bit data                                      |
|           |      |      |       | 0xB 12-bit data                                      |
|           |      |      |       | 0xC 13-bit data                                      |
|           |      |      |       | 0xD 14-bit data                                      |
|           |      |      |       | 0xE 15-bit data                                      |
|           |      |      |       | 0xF 16-bit data                                      |

### Register 2: SSI Control 1 (SSICR1), offset 0x004

**SSICR1** is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

| SSI0<br>Offse  | Control<br>base: 0x4<br>et 0x004<br>R/W, rese | 4000.800 | 0       |         |         |         |   |  |  |  |   |  |  |   |           |          |
|--|---|----------|---------|---------|---------|---------|---|--|--|--|---|--|--|---|-----------|----------|
|  | 31  | 30       | 29      | 28      | 27      | 26      | 25  | 24   | 23   | 22   | 21  | 20   | 19   | 18  | 17        | 16       |
|  |   |          |         |         |         |         |   | rese   | rved   |  |   |  |  |   |           |          |
| Type<br>Reset  | RO<br>0                                       | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0   | RO<br>0  | RO<br>0                                      | RO<br>0                                       | RO<br>0   | RO<br>0  |
|  | 15  | 14       | 13      | 12      | 11      | 10      | 9   | 8  | 7  | 6  | 5   | 4  | 3  | 2   | 1         | 0        |
|  |   |          | •       | •       |         | res     | erved   |  |  |  | •   | •  | SOD  | MS  | SSE       | LBM      |
| Type<br>Reset  | RO<br>0                                       | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0  | RO<br>0   | RO<br>0  | R/W<br>0                                     | R/W<br>0                                      | R/W<br>0  | R/W<br>0 |
| E  | Bit/Field                                     |          | Nam     | ne      | Ту      | ре      | Reset   | Des  | cription   |  |   |  |  |   |           |          |
| 31:4 reserved RO 0x00 Software should not rely on the value of a reserve compatibility with future products, the value of a re preserved across a read-modify-write operation. |   |          |         |         |         |         |   |  | a reserv   | •  |   |  |  |   |           |          |
|  | 3   |          | SO      | D       | R/      | W       | 0   | SSI  | Slave M  | ode Out  | put Disa  | ble  |  |   |           |          |
| This b<br>system<br>slaves<br>the se<br>could<br>config  |   |          |         |         |         |         | ems, it is<br>es in the<br>serial out<br>d be tiec<br>figured s | s possibl<br>system<br>put line.<br>I togethe<br>o that th | e for the<br>while en<br>In such s<br>er. To ope | SSI mas<br>suring th<br>systems,<br>erate in s<br>ave does | node (MS<br>ster to br<br>at only o<br>the TXD<br>such a sy<br>not driv<br>s: | oadcast<br>ne slave<br>lines froi<br>vstem, th | a messa<br>drives d<br>m multipl<br>e SOD bi | ge to all<br>ata onto<br>e slaves<br>t can be |           |          |
|  |   |          |         |         |         |         |   | Val  |  | rintian  |   |  |  |   |           |          |
|  |   |          |         |         |         |         |   | var<br>0   |  |  |   | output ir                                      | n Slave C                                    | Jutout m                                      | ode       |          |
|  |   |          |         |         |         |         |   | 1  |  |  |   |  | output i                                     | -   |           |          |
|  | 2   |          | MS      | 6       | R/      | W       | 0   | SSI  | Master/S   | Slave Se   | elect   |  |  |   |           |          |
|  |   |          |         |         |         |         |   |  | bit sele<br>is disabl                            |  |   | ive mode                                       | e and car                                    | n be moo                                      | dified on | y when   |
|  |   |          |         |         |         |         |   | The  | MS valu  | es are d   | efined as   | s follows                                      | :  |   |           |          |
|  |   |          |         |         |         |         |   | Val  | ue Desc  | ription  |   |  |  |   |           |          |
|  |   |          |         |         |         |         |   | 0  | Devi   | ce config  | gured as  | a maste  | er.  |   |           |          |
|  |   |          |         |         |         |         |   | 1  | Devi   | ce config  | gured as  | a slave.                                       |  |   |           |          |
|  |   |          |         |         |         |         |   |  |  |  |   |  |  |   |           |          |

| Bit/Field | Name | Туре | Reset | Description  |
|-----------|------|------|-------|--|
| 1         | SSE  | R/W  | 0     | SSI Synchronous Serial Port Enable<br>Setting this bit enables SSI operation.<br>The SSE values are defined as follows:  |
|           |      |      |       | <ul> <li>Value Description</li> <li>SSI operation disabled.</li> <li>SSI operation enabled.</li> <li>Note: This bit must be set to 0 before any control registers are reprogrammed.</li> </ul> |
| 0         | LBM  | R/W  | 0     | SSI Loopback Mode<br>Setting this bit enables Loopback Test mode.<br>The LBM values are defined as follows:<br>Value Description<br>0 Normal serial port operation enabled.                    |

1 Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

### Register 3: SSI Data (SSIDR), offset 0x008

**SSIDR** is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITx pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

23

RO

0

7

22

RO

0

6

21

RO

0

5

20

RO

0

19

RO

0

3

18

RO

0

2

17

RO

0

1

16

RO

0

0

#### SSI Data (SSIDR) SSI0 base: 0x4000.8000 Offset 0x008 Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 reserved RO RC RO RO RO RO RO RO Туре Reset 0 0 0 0 0 0 0 0 15 13 12 10 8 14 11 9 DATA R/W R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 0

R/W R/W R/W R/W R/W R/W R/W R/W Туре 0 0 0 0 0 0 0 0 Reset **Bit/Field** Reset Description Name Туре 31:16 reserved RO 0x0000 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 15:0 DATA R/W 0x0000 SSI Receive/Transmit Data

A read operation reads the receive FIFO. A write operation writes the transmit FIFO.

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

### Register 4: SSI Status (SSISR), offset 0x00C

**SSISR** is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

|             |          | t 0x0000 |         |         |         |          |         |         |                |                       |            |             |           |                              |          |         |
|-------------|----------|----------|---------|---------|---------|----------|---------|---------|----------------|-----------------------|------------|-------------|-----------|------------------------------|----------|---------|
| ſ           | 31       | 30       | 29      | 28      | 27      | 26       | 25      | 24      | 23             | 22                    | 21         | 20          | 19        | 18                           | 17       | 16      |
|             |          |          |         |         |         |          |         |         | rved           |                       |            |             |           |                              |          |         |
| ype<br>eset | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0        | RO<br>0               | RO<br>0    | RO<br>0     | RO<br>0   | RO<br>0                      | RO<br>0  | RO<br>0 |
|             | 15       | 14       | 13      | 12      | 11      | 10       | 9       | 8       | 7              | 6                     | 5          | 4           | 3         | 2                            | 1        | 0       |
|             | ľ        |          | 1       |         |         | reserved | r r     |         |                |                       | 1          | BSY         | RFF       | RNE                          | TNF      | TFE     |
| ype<br>eset | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0        | RO<br>0               | RO<br>0    | RO<br>0     | RO<br>0   | RO<br>0                      | RO<br>1  | R0<br>1 |
| E           | it/Field |          | Nam     | ie      | Τv      | ре       | Reset   | Des     | cription       |                       |            |             |           |                              |          |         |
|             |          |          |         |         | -       |          |         |         |                |                       |            |             | _         |                              | _        |         |
|             | 31:5     |          | reserv  | /ed     | R       | 0        | 0x00    | com     | patibility     | with futu             | ure prod   |             | value of  | erved bit<br>a reserv<br>on. |          |         |
|             | 4        |          | BS      | Y       | R       | 0        | 0       | SSI     | Busy Bit       | :                     |            |             |           |                              |          |         |
|             |          |          |         |         |         |          |         | The     | BSY <b>val</b> | ues are o             | defined    | as follow   | s:        |                              |          |         |
|             |          |          |         |         |         |          |         | Val     | ue Desc        | ription               |            |             |           |                              |          |         |
|             |          |          |         |         |         |          |         | 0       |                | s idle.               |            |             |           |                              |          |         |
|             |          |          |         |         |         |          |         | 1       |                | s current<br>mit FIFC |            |             | nd/or rec | eiving a                     | frame, c | or the  |
|             | 3        |          | RFI     | =       | R       | 0        | 0       | SSI     | Receive        | FIFO Fu               | ull        |             |           |                              |          |         |
|             |          |          |         |         |         |          |         | The     | rff <b>val</b> | ues are o             | defined    | as follow   | s:        |                              |          |         |
|             |          |          |         |         |         |          |         | Val     | ue Desc        | ription               |            |             |           |                              |          |         |
|             |          |          |         |         |         |          |         | 0       | Rece           | ve FIFC               | ) is not f | ull.        |           |                              |          |         |
|             |          |          |         |         |         |          |         | 1       | Rece           | ive FIFC              | ) is full. |             |           |                              |          |         |
|             | 2        |          | RN      | Ξ       | R       | 0        | 0       | SSI     | Receive        | FIFO N                | ot Empt    | /           |           |                              |          |         |
|             |          |          |         |         |         |          |         | The     | rne val        | ues are o             | defined    | as follow   | s:        |                              |          |         |
|             |          |          |         |         |         |          |         | Val     | ue Desc        | ription               |            |             |           |                              |          |         |
|             |          |          |         |         |         |          |         | 0       | Rece           | eive FIFC             | ) is emp   | ty.         |           |                              |          |         |
|             |          |          |         |         |         |          |         | 1       | Rece           | ive FIFC              | ) is not e | empty.      |           |                              |          |         |
|             | 1        |          | TN      | =       | R       | 0        | 1       | SSI     | Transmi        | t FIFO N              | lot Full   |             |           |                              |          |         |
|             |          |          |         |         |         |          |         | The     | TNF val        | ues are o             | defined    | as follow   | s:        |                              |          |         |
|             |          |          |         |         |         |          |         | Val     | ue Desc        | ription               |            |             |           |                              |          |         |
|             |          |          |         |         |         |          |         | 0       | Tran           | smit FIF              | O is full. |             |           |                              |          |         |
|             |          |          |         |         |         |          |         | 1       | Trop           | smit FIF              |            | <b>c</b> 11 |           |                              |          |         |

| Bit/Field | Name | Туре | Reset | Description                                       |
|-----------|------|------|-------|---|
| 0         | TFE  | R0   | 1     | SSI Transmit FIFO Empty                           |
|           |      |      |       | The $\mathtt{TFE}$ values are defined as follows: |
|           |      |      |       | Value Description                                 |
|           |      |      |       | 0 Transmit FIFO is not empty.                     |

1 Transmit FIFO is empty.

SSI Clock Prescale (SSICPSR)

### Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

**SSICPSR** is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

| SSI0<br>Offse                               | base: 0x4<br>t 0x010<br>R/W, rese | 4000.80 |        | ,   |          |    |       |      |            |           |          |                                      |          |         |     |        |
|---|-----------------------------------|---------|--------|-----|----------|----|-------|------|------------|-----------|----------|--------------------------------------|----------|---------|-----|--------|
|   | 31                                | 30      | 29     | 28  | 27       | 26 | 25    | 24   | 23         | 22        | 21       | 20                                   | 19       | 18      | 17  | 16     |
|   |                                   |         | 1      |     | , ,<br>, |    | т т   | rese | rved       | 1         | r        | T                                    | 1        | I       | 1   | 1      |
| Туре  | RO                                | RO      | RO     | RO  | RO       | RO | RO    | RO   | RO         | RO        | RO       | RO                                   | RO       | RO      | RO  | RO     |
| Reset                                       | 0                                 | 0       | 0      | 0   | 0        | 0  | 0     | 0    | 0          | 0         | 0        | 0                                    | 0        | 0       | 0   | 0      |
|   | 15                                | 14      | 13     | 12  | 11       | 10 | 9     | 8    | 7          | 6         | 5        | 4                                    | 3        | 2       | 1   | 0      |
| Type RO |                                   |         |        |     |          |    |       |      |            |           |          |                                      | 1        | Î       | 1   |        |
| Туре  | RO                                | RO      | RO     | RO  | RO       | RO | RO    | RO   | R/W        | R/W       | R/W      | R/W                                  | R/W      | R/W     | R/W | R/W    |
| Reset                                       | 0                                 | 0       | 0      | 0   | 0        | 0  | 0     | 0    | 0          | 0         | 0        | 0                                    | 0        | 0       | 0   | 0      |
| B   | lit/Field                         |         | Nam    | ne  | Ту       | be | Reset | Des  | cription   |           |          |                                      |          |         |     |        |
|   | 31:8                              |         | reserv | ved | R        | C  | 0x00  | com  | patibility | with fut  | ure prod | the value<br>ucts, the<br>dify-write | value of | a reser | •   |        |
|   | 7:0                               |         | CPSD   | VSR | R/       | N  | 0x00  | SSI  | Clock P    | rescale [ | Divisor  |                                      |          |         |     |        |
|   |                                   |         |        |     |          |    |       |      |            |           |          | number f<br>SB alway                 |          | -       |     | on the |

### Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

| SSI0<br>Offse | base: 0x4<br>t 0x014<br>R/W, rese | 000.800 |         | 1)      |         |         |         |         |            |           |             |                                     |            |            |          |          |
|---------------|-----------------------------------|---------|---------|---------|---------|---------|---------|---------|------------|-----------|-------------|-------------------------------------|------------|------------|----------|----------|
|               | 31                                | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23         | 22        | 21          | 20                                  | 19         | 18         | 17       | 16       |
|               | r                                 |         | 1       |         |         |         | 1 1     | rese    | rved       |           | 1           | 1                                   | i          | 1          | 1        | 1        |
| Гуре          | RO                                | RO      | RO      | RO      | RO      | RO      | RO      | RO      | RO         | RO        | RO          | RO                                  | RO         | RO         | RO       | RO       |
| eset          | 0                                 | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0          | 0         | 0           | 0                                   | 0          | 0          | 0        | 0        |
| ſ             | 15                                | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7          | 6         | 5           | 4                                   | 3          | 2          | 1        | 0        |
|               |                                   |         |         |         |         |         | erved   |         | ļ          |           |             |                                     | TXIM       | RXIM       | RTIM     | RORII    |
| Type<br>eset  | RO<br>0                           | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0     | RO<br>0                             | R/W<br>0   | R/W<br>0   | R/W<br>0 | R/W<br>0 |
| B             | it/Field                          |         | Nan     | ne      | Ту      | ре      | Reset   | Des     | cription   |           |             |                                     |            |            |          |          |
|               | 31:4                              |         | reser   | ved     | R       | 0       | 0x00    | com     | patibility | with fut  | ure prod    | he value<br>ucts, the<br>dify-write | value of   | a reserv   |          |          |
|               | 3                                 |         | TXI     | М       | R       | W       | 0       | SSI     | Transmi    | t FIFO li | nterrupt    | Mask                                |            |            |          |          |
|               |                                   |         |         |         |         |         |         | The     | TXIM Va    | alues are | e defined   | l as follo                          | WS:        |            |          |          |
|               |                                   |         |         |         |         |         |         | Val     | ue Desc    | ription   |             |                                     |            |            |          |          |
|               |                                   |         |         |         |         |         |         | 0       | TX F       | IFO half  | -full or le | ess condi                           | tion inte  | rrupt is n | nasked.  |          |
|               |                                   |         |         |         |         |         |         | 1       | TX F       | IFO half  | -full or le | ess condi                           | tion inte  | rrupt is n | iot mask | ed.      |
|               | 2                                 |         | RXI     | М       | R/      | W       | 0       | SSI     | Receive    | FIFO Ir   | nterrupt N  | Mask                                |            |            |          |          |
|               |                                   |         |         |         |         |         |         | The     | RXIM Va    | alues are | e defined   | l as follo                          | WS:        |            |          |          |
|               |                                   |         |         |         |         |         |         | Valu    | ue Desc    | ription   |             |                                     |            |            |          |          |
|               |                                   |         |         |         |         |         |         | 0       | RX F       | IFO half  | f-full or n | nore con                            | dition int | errupt is  | masked   |          |
|               |                                   |         |         |         |         |         |         | 1       | RX F       | IFO half  | f-full or n | nore con                            | dition int | errupt is  | not mas  | ked.     |
|               | 1                                 |         | RTI     | М       | R/      | W       | 0       | SSI     | Receive    | Time-O    | ut Interro  | upt Mask                            | ĩ          |            |          |          |
|               |                                   |         |         |         |         |         |         | The     | RTIM Va    | alues are | e defined   | l as follo                          | WS:        |            |          |          |
|               |                                   |         |         |         |         |         |         | Vali    | ue Desc    | ription   |             |                                     |            |            |          |          |
|               |                                   |         |         |         |         |         |         | 0       | RX F       | IFO time  | e-out inte  | errupt is                           | masked.    |            |          |          |
|               |                                   |         |         |         |         |         |         | 1       | RX F       | IFO time  | e-out inte  | errupt is                           | not masl   | ked.       |          |          |

SSI Interrupt Mask (SSIIM)

| Bit/Field | Name  | Туре | Reset | Description   |
|-----------|-------|------|-------|---|
| 0         | RORIM | R/W  | 0     | SSI Receive Overrun Interrupt Mask The RORIM values are defined as follows: |
|           |       |      |       | Value Description<br>0 RX FIFO overrun interrupt is masked.                 |

1 RX FIFO overrun interrupt is not masked.

### Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

| SSI0<br>Offset                              | base: 0x4<br>t 0x018 | terrupt<br>4000.800<br>t 0x0000. |         | SSIRIS  | 5)      |         |         |         |            |          |                                    |           |          |          |         |                  |
|---|----------------------|----------------------------------|---------|---------|---------|---------|---------|---------|------------|----------|------------------------------------|-----------|----------|----------|---------|------------------|
|   | 31                   | 30                               | 29      | 28      | 27      | 26      | 25      | 24      | 23         | 22       | 21                                 | 20        | 19       | 18       | 17      | 16               |
| [   |                      |                                  | 1       |         |         |         | 1 I     | rese    | erved      | r        | I                                  | 1         | î        | 1        |         | 1                |
| Type<br>Reset                               | RO<br>0              | RO<br>0                          | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0  | RO<br>0                            | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0          |
|   | 15                   | 14                               | 13      | 12      | 11      | 10      | 9       | 8       | 7          | 6        | 5                                  | 4         | 3        | 2        | 1       | 0                |
| [   |                      |                                  | 1       |         |         | res     | erved   |         | 1          | ſ        | r                                  | 1         | TXRIS    | RXRIS    | RTRIS   | RORRIS           |
| Type RO |                      |                                  |         |         |         |         |         |         |            | RO<br>0  | RO<br>0                            |           |          |          |         |                  |
| Bit/Field Name Type Reset Description       |                      |                                  |         |         |         |         |         |         |            |          |                                    |           |          |          |         |                  |
|   | 31:4                 |                                  | reserv  | ved     | R       | 0       | 0x00    | com     | patibility | with fut | rely on t<br>ure prode<br>read-mod | ucts, the | value of | a reserv | •       | vide<br>hould be |
|   | 3                    |                                  | TXR     | IS      | R       | 0       | 1       |         |            |          | Raw Inter                          |           |          | ess, whe | en set. |                  |
|   | 2                    |                                  | RXR     | IS      | R       | 0       | 0       |         |            |          | aw Intericeive FIF                 | •         |          | nore. wh | en set. |                  |
|   | 1                    |                                  | RTR     | IS      | R       | 0       | 0       | SSI     | Receive    | Time-O   | ut Raw I                           | nterrupt  | Status   | -        |         |                  |
|   | 0                    |                                  | RORF    | રાડ     | R       | 0       | 0       |         |            |          | ceive tim<br>n Raw In              |           |          | ea, wner | i set.  |                  |

### Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The SSIMIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

| SSI           | Masked                            | d Interru | upt Stat | us (SSI     | MIS)    |         |         |         |                      |         |          |           |           |          |         |         |
|---------------|-----------------------------------|-----------|----------|-------------|---------|---------|---------|---------|----------------------|---------|----------|-----------|-----------|----------|---------|---------|
| Offse         | base: 0x4<br>t 0x01C<br>RO, rese  |           |          |             |         |         |         |         |                      |         |          |           |           |          |         |         |
|               | 31                                | 30        | 29       | 28          | 27      | 26      | 25      | 24      | 23                   | 22      | 21       | 20        | 19        | 18       | 17      | 16      |
|               |                                   |           |          |             |         |         |         | rese    | erved                |         |          |           |           |          |         |         |
| Type<br>Reset | RO<br>0                           | RO<br>0   | RO<br>0  | RO<br>0     | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0              | RO<br>0 | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0  | RO<br>0 | RO<br>0 |
| _             | 15                                | 14        | 13       | 12          | 11      | 10      | 9       | 8       | 7                    | 6       | 5        | 4         | 3         | 2        | 1       | 0       |
|               | ľ                                 |           | I        |             |         | res     | erved   |         |                      |         | 1        |           | TXMIS     | RXMIS    | RTMIS   | RORMIS  |
| Type<br>Reset | RO<br>0                           | RO<br>0   | RO<br>0  | RO<br>0     | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0              | RO<br>0 | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0  | RO<br>0 | RO<br>0 |
| E             | Bit/Field                         |           | Nam      | ie          | Ту      | ре      | Reset   | Des     | cription             |         |          |           |           |          |         |         |
|               | t 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |           |          |             |         |         |         |         |                      |         |          |           |           |          |         |         |
|               | 3                                 |           | ТХМ      | IS          | R       | 0       | 0       |         | Transmi<br>cates tha |         |          | •         |           | ess, whe | en set. |         |
|               | 2                                 |           | RXM      | IS          | R       | 0       | 0       |         | Receive cates that   |         |          | •         |           | ore, whe | en set. |         |
|               | 1                                 |           | RTM      | IS          | R       | 0       | 0       |         | Receive cates that   |         |          |           | •         |          | ı set.  |         |
|               | 0                                 |           | RORM     | <i>I</i> IS | R       | 0       | 0       | SSI     | Receive cates that   | Overrur | n Maskee | d Interru | pt Status | ;        |         |         |

### Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

| SSI0<br>Offse  | Interrup<br>base: 0x4<br>t 0x020<br>W1C, res | 000.800 | 0       | R)      |         |         |         |         |          |            |            |                       |         |         |          |          |
|--|--|---------|---------|---------|---------|---------|---------|---------|----------|------------|------------|-----------------------|---------|---------|----------|----------|
| _  | 31   | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23       | 22         | 21         | 20                    | 19      | 18      | 17       | 16       |
|  | r  |         | 1       | 1       | 1       |         | 1 1     | resei   |          | I          |            | 1                     |         |         | ſ        |          |
| Type<br>Reset  | RO<br>0                                      | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0    | RO<br>0    | RO<br>0               | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0  |
|  | 15   | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7        | 6          | 5          | 4                     | 3       | 2       | 1        | 0        |
|  | I  |         | 1       | 1       | 1       |         | reser   | ved     |          |            |            |                       | l<br>1  |         | RTIC     | RORIC    |
| Type<br>Reset  | RO<br>0                                      | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0    | RO<br>0    | RO<br>0               | RO<br>0 | RO<br>0 | W1C<br>0 | W1C<br>0 |
| E  | Bit/Field                                    |         | Nan     | ne      | Ту      | ре      | Reset   | Desc    | cription |            |            |                       |         |         |          |          |
| Bit/Field       Name       Type       Reset       Description         31:2       reserved       RO       0x00       Software should not rely on the value of a reserve compatibility with future products, the value of a reserved across a read-modify-write operation.         1       RTIC       W1C       0       SSI Receive Time-Out Interrupt Clear |  |         |         |         |         |         |         |         |          |            |            | a reserv              |         |         |          |          |
|  | 1  |         | RTI     | С       | W       | 1C      | 0       |         |          |            |            | upt Clear<br>as follo |         |         |          |          |
|  |  |         |         |         |         |         |         | Valu    | le Desc  | ription    |            |                       |         |         |          |          |
|  |  |         |         |         |         |         |         | 0       | No e     | ffect on i | nterrupt   |                       |         |         |          |          |
|  |  |         |         |         |         |         |         | 1       | Clea     | rs interru | pt.        |                       |         |         |          |          |
|  | 0  |         | ROR     | RIC     | W       | 1C      | 0       | SSI     | Receive  | Overrur    | n Interrup | ot Clear              |         |         |          |          |
|  |  |         |         |         |         |         |         | The     | RORIC    | values a   | e define   | ed as follo           | ows:    |         |          |          |
|  |  |         |         |         |         |         |         | Valu    | le Desc  | ription    |            |                       |         |         |          |          |
|  |  |         |         |         |         |         |         | 0       | No e     | ffect on i | nterrupt   |                       |         |         |          |          |
|  |  |         |         |         |         |         |         | 1       | Clea     | rs interru | pt.        |                       |         |         |          |          |

### Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 Offset 0xFD0 Type RO, reset 0x0000.0000

|       | 31        | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23                                  | 22        | 21        | 20         | 19       | 18        | 17        | 16    |
|-------|-----------|----|--------|------|------|----|-------|------|-------------------------------------|-----------|-----------|------------|----------|-----------|-----------|-------|
|       |           | I  | 1      |      |      |    | 1 1   | rese | rved                                |           | 1         | ſ          |          | 1         | 1         |       |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO                                  | RO        | RO        | RO         | RO       | RO        | RO        | RO    |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0                                   | 0         | 0         | 0          | 0        | 0         | 0         | 0     |
|       | 15        | 14 | 13     | 12   | 11   | 10 | 9     | 8    | 7                                   | 6         | 5         | 4          | 3        | 2         | 1         | 0     |
|       |           | •  | •      | rese | rved |    |       |      |                                     |           | 1         | PI         | D4       | 1         | 1         |       |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO                                  | RO        | RO        | RO         | RO       | RO        | RO        | RO    |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0                                   | 0         | 0         | 0          | 0        | 0         | 0         | 0     |
| E     | Bit/Field |    | Nam    | ne   | Ту   | ре | Reset | Des  | cription                            |           |           |            |          |           |           |       |
|       |           |    |        |      | ,    |    |       |      |                                     |           |           |            |          |           |           |       |
|       | 31:8      |    | reserv | ved  | R    | 0  | 0x00  | com  | ware sho<br>patibility<br>served ac | with fut  | ure produ | ucts, the  | value of | a reserv  | •         |       |
|       | 7:0       |    | PID    | 4    | R    | 0  | 0x00  | SSI  | Periphe                             | ral ID Re | gister[7: | 0]         |          |           |           |       |
|       |           |    |        |      |      |    |       | Can  | be used                             | by soft   | ware to i | dentify th | ne prese | nce of th | is periph | eral. |

### Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 Offset 0xFD4 Type RO, reset 0x0000.0000

|       | 31        | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23                                  | 22        | 21        | 20         | 19       | 18        | 17        | 16    |
|-------|-----------|----|--------|------|------|----|-------|------|-------------------------------------|-----------|-----------|------------|----------|-----------|-----------|-------|
| r     | 31        | 30 | 29     | 20   | 21   | 20 | 25    | 24   | 23                                  | 22        | 21        | 20         | 19       | 10        | 17        | 10    |
|       |           | -  |        |      |      |    |       | rese | erved                               |           |           |            |          | -         | -         |       |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO                                  | RO        | RO        | RO         | RO       | RO        | RO        | RO    |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0                                   | 0         | 0         | 0          | 0        | 0         | 0         | 0     |
|       | 15        | 14 | 13     | 12   | 11   | 10 | 9     | 8    | 7                                   | 6         | 5         | 4          | 3        | 2         | 1         | 0     |
|       |           | 1  | г т    | rese | rved |    | 1 1   |      |                                     | [         | 1         | PI         | D5       | r         | I         |       |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO                                  | RO        | RO        | RO         | RO       | RO        | RO        | RO    |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0                                   | 0         | 0         | 0          | 0        | 0         | 0         | 0     |
| B     | 8it/Field |    | Nam    | e    | Ту   | ре | Reset | Des  | cription                            |           |           |            |          |           |           |       |
|       | 31:8      |    | reserv | ved  | R    | 0  | 0x00  | com  | ware sho<br>patibility<br>served ac | with fut  | ure produ | ucts, the  | value of | a reserv  | •         |       |
|       | 7:0       |    | PID    | 5    | R    | 0  | 0x00  | SSI  | Peripher                            | ral ID Re | gister[18 | 5:8]       |          |           |           |       |
|       |           |    |        |      |      |    |       | Can  | be used                             | by soft   | ware to i | dentify th | ie prese | nce of th | is periph | eral. |

### Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 Offset 0xFD8 Type RO, reset 0x0000.0000

| -             | 31        | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23         | 22        | 21                                 | 20         | 19       | 18        | 17        | 16      |
|---------------|-----------|---------|---------|---------|---------|---------|---------|---------|------------|-----------|------------------------------------|------------|----------|-----------|-----------|---------|
|               |           | •       | 1       |         |         |         |         | rese    | rved       |           | •                                  |            |          | •         |           |         |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0                            | RO<br>0    | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0 |
|               | 15        | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7          | 6         | 5                                  | 4          | 3        | 2         | 1         | 0       |
| [             | 10        | 1       | 1       |         | rved    | 10      | 1 1     |         |            |           | 1                                  | 1          | D6       | 1         | · ·       |         |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0                            | RO<br>0    | RO<br>0  | RO<br>0   | RO<br>0   | RO<br>0 |
|               |           |         |         |         |         |         |         |         |            |           |                                    |            |          |           |           |         |
| E             | Bit/Field |         | Nam     | ne      | Ту      | ре      | Reset   | Des     | cription   |           |                                    |            |          |           |           |         |
|               | 31:8      |         | reserv  | /ed     | R       | 0       | 0x00    | com     | patibility | with fut  | rely on ti<br>ure produ<br>ead-mod | ucts, the  | value of | a reserv  | •         |         |
|               | 7:0       |         | PID     | 6       | R       | 0       | 0x00    | SSI     | Periphe    | ral ID Re | egister[23                         | 3:16]      |          |           |           |         |
|               |           |         |         |         |         |         |         | Can     | be used    | by soft   | ware to i                          | dentify th | ne prese | nce of th | is periph | eral.   |

### Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 Offset 0xFDC Type RO, reset 0x0000.0000

| _     | 31        | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23         | 22        | 21                                 | 20         | 19       | 18        | 17        | 16     |
|-------|-----------|----|--------|------|------|----|-------|------|------------|-----------|------------------------------------|------------|----------|-----------|-----------|--------|
|       |           |    | 1 1    |      |      |    | 1     | rese | erved      | I         | 1                                  |            |          | 1         |           |        |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO                                 | RO         | RO       | RO        | RO        | RO     |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0                                  | 0          | 0        | 0         | 0         | 0      |
|       | 15        | 14 | 13     | 12   | 11   | 10 | 9     | 8    | 7          | 6         | 5                                  | 4          | 3        | 2         | 1         | 0      |
|       |           |    |        | rese | rved |    |       |      |            | 1         | •                                  | PI         | D7       |           |           | •      |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO         | RO        | RO                                 | RO         | RO       | RO        | RO        | RO     |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0         | 0                                  | 0          | 0        | 0         | 0         | 0      |
| B     | Bit/Field |    | Nam    | ie   | Ту   | ре | Reset | Des  | cription   |           |                                    |            |          |           |           |        |
|       | 31:8      |    | reserv | /ed  | R    | 0  | 0x00  | com  | patibility | with fut  | rely on tl<br>ure produ<br>ead-moo | ucts, the  | value of | a reserv  | •         |        |
|       | 7:0       |    | PID    | 7    | R    | 0  | 0x00  | SSI  | Periphe    | ral ID Re | egister[31                         | 1:24]      |          |           |           |        |
|       |           |    |        |      |      |    |       | Can  | be used    | by soft   | ware to i                          | dentify th | ne prese | nce of th | is periph | neral. |

### Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 Offset 0xFE0 Type RO, reset 0x0000.0022

|   | 31        | 30       | 29       | 28 | 27   | 26   | 25    | 24   | 23  | 22       | 21 | 20        | 19 | 18 | 17 | 16 |  |  |
|---|-----------|----------|----------|----|------|------|-------|------|---|----------|----|-----------|----|----|----|----|--|--|
|   |           |          |          |    |      |      |       | rved |   |          |    |           |    |    |    |    |  |  |
| Туре                                      | RO        | RO       | RO       | RO | RO   | RO   | RO    | RO   | RO  | RO       | RO | RO        | RO | RO | RO | RO |  |  |
| Reset                                     | 0         | 0        | 0        | 0  | 0    | 0    | 0     | 0    | 0   | 0        | 0  | 0         | 0  | 0  | 0  | 0  |  |  |
|   | 15        | 14       | 13       | 12 | 11   | 10   | 9     | 8    | 7   | 6        | 5  | 4         | 3  | 2  | 1  | 0  |  |  |
|   |           | reserved |          |    |      |      |       |      |   | PID0     |    |           |    |    |    |    |  |  |
| Туре                                      | RO        | RO       | RO       | RO | RO   | RO   | RO    | RO   | RO  | RO       | RO | RO        | RO | RO | RO | RO |  |  |
| Reset                                     | 0         | 0        | 0        | 0  | 0    | 0    | 0     | 0    | 0   | 0        | 1  | 0         | 0  | 0  | 1  | 0  |  |  |
| E   | Bit/Field |          | Name     |    | Туре |      | Reset | Des  | cription  | ription  |    |           |    |    |    |    |  |  |
|   | 31:8      |          | reserved |    | R    | RO 0 |       | com  | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |          |    |           |    |    |    |    |  |  |
| 7:0                                       |           |          | PID0     |    | RO   |      | 0x22  |      | SSI Peripheral ID Register[7:0]<br>Can be used by software to identify the presence of this peripheral.   |          |    |           |    |    |    |    |  |  |
| Can be used by software to identify the p |           |          |          |    |      |      |       |      |   | ic piese |    | is peripr |    |    |    |    |  |  |

## Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 Offset 0xFE4 Type RO, reset 0x0000.0000

|               | 31        | 30      | 29      | 28      | 27      | 26      | 25                | 24   | 23                     | 22        | 21        | 20         | 19       | 18      | 17      | 16      |
|---------------|-----------|---------|---------|---------|---------|---------|-------------------|--|------------------------|-----------|-----------|------------|----------|---------|---------|---------|
|               |           |         |         |         |         |         |                   | rese   | erved                  |           |           |            |          |         |         |         |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0           | RO<br>0  | RO<br>0                | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 |
|               | 15        | 14      | 13      | 12      | 11      | 10      | 9                 | 8  | 7                      | 6         | 5         | 4          | 3        | 2       | 1       | 0       |
|               | 10        |         | 1       | rese    |         |         | <del>ر آن</del> ا |  |                        |           |           | Pli        |          | -       |         |         |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0           | RO<br>0  | RO<br>0                | RO<br>0   | RO<br>0   | RO<br>0    | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0 |
| E             | Bit/Field |         | Nam     | ie      | Ту      | ре      | Reset             | Des  | cription               |           |           |            |          |         |         |         |
|               | 31:8      |         | reserv  | ved     | R       | 0       | 0x00              |  | ware sho<br>patibility |           |           |            |          |         | •       |         |
|               |           |         |         |         |         |         |                   | pres   | served ad              | cross a r | ead-mod   | dify-write | operatio | on.     |         |         |
|               | 7:0       |         | PID     | 1       | R       | 0       | 0x00              | SSI  | Peripher               | al ID Re  | gister [1 | 5:8]       |          |         |         |         |
|               |           |         |         |         |         |         |                   | Can be used by software to identify the presence of this peripheral. |                        |           |           |            |          |         |         |         |

## Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 Offset 0xFE8 Type RO, reset 0x0000.0018

| _             | 31        | 30      | 29      | 28      | 27      | 26   | 25      | 24      | 23         | 22        | 21         | 20                                  | 19        | 18       | 17      | 16      |
|---------------|-----------|---------|---------|---------|---------|--|---------|---------|------------|-----------|------------|-------------------------------------|-----------|----------|---------|---------|
|               |           | 1       | T       |         | 1       | 1  | г т<br> | rese    | rved       | I         | 1          |                                     |           | 1        | 1       |         |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0  | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0   | RO<br>0    | RO<br>0                             | RO<br>0   | RO<br>0  | RO<br>0 | RO<br>0 |
| Reset         |           |         |         |         |         |  |         |         | -          |           |            | -                                   |           |          |         |         |
| _             | 15        | 14      | 13      | 12      | 11      | 10   | 9       | 8       | 7          | 6         | 5          | 4                                   | 3         | 2        | 1       | 0       |
|               |           | 1       | T       | rese    | rved    | 1  | 1 1     |         |            | I         | 1          | PI                                  | D2        | 1        | I       | ſ       |
| Туре          | RO        | RO      | RO      | RO      | RO      | RO   | RO      | RO      | RO         | RO        | RO         | RO                                  | RO        | RO       | RO      | RO      |
| Reset         | 0         | 0       | 0       | 0       | 0       | 0  | 0       | 0       | 0          | 0         | 0          | 1                                   | 1         | 0        | 0       | 0       |
| B             | Bit/Field |         | Nam     | ie      | Ту      | ре   | Reset   | Des     | cription   |           |            |                                     |           |          |         |         |
|               | 31:8      |         | reserv  | ved     | R       | 0  | 0x00    | com     | patibility | with fut  | ure prod   | he value<br>ucts, the<br>dify-write | value of  | a reserv |         |         |
|               | 7:0       |         | PID     | 2       | R       | 0  | 0x18    | SSI     | Periphe    | ral ID Re | egister [2 | 3:16]                               |           |          |         |         |
|               |           |         |         |         |         | Can be used by software to identify the presence of this p |         |         |            |           |            |                                     | is periph | eral.    |         |         |

## Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

### SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 Offset 0xFEC Type RO, reset 0x0000.0001

|       | 31        | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23                                  | 22         | 21        | 20         | 19       | 18        | 17        | 16    |
|-------|-----------|----|--------|------|------|----|-------|------|-------------------------------------|------------|-----------|------------|----------|-----------|-----------|-------|
|       |           |    |        |      |      |    |       | rese | erved                               |            |           |            |          |           |           |       |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO                                  | RO         | RO        | RO         | RO       | RO        | RO        | RO    |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0                                   | 0          | 0         | 0          | 0        | 0         | 0         | 0     |
|       | 15        | 14 | 13     | 12   | 11   | 10 | 9     | 8    | 7                                   | 6          | 5         | 4          | 3        | 2         | 1         | 0     |
|       |           |    |        | rese | rved |    |       |      |                                     |            |           | PI         | D3       |           |           |       |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO                                  | RO         | RO        | RO         | RO       | RO        | RO        | RO    |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0                                   | 0          | 0         | 0          | 0        | 0         | 0         | 1     |
| E     | Bit/Field |    | Nam    | ie   | Ту   | ре | Reset | Des  | cription                            |            |           |            |          |           |           |       |
|       | 31:8      |    | reserv | ved  | R    | 0  | 0x00  | com  | ware sho<br>patibility<br>served ac | with futu  | ure produ | ucts, the  | value of | a reserv  |           |       |
|       | 7:0       |    | PID    | 3    | R    | 0  | 0x01  | SSI  | Periphe                             | ral ID Re  | gister [3 | 1:24]      |          |           |           |       |
|       |           |    |        |      |      |    |       | Can  | be used                             | l by softw | ware to i | dentify th | ie prese | nce of th | is periph | eral. |

# Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 0 (SSIPCelIID0)

SSI0 base: 0x4000.8000 Offset 0xFF0 Type RO, reset 0x0000.000D

|       | 31        | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23         | 22         | 21         | 20                                  | 19       | 18           | 17        | 16    |
|-------|-----------|----|--------|------|------|----|-------|------|------------|------------|------------|-------------------------------------|----------|--------------|-----------|-------|
|       |           |    | г т    |      |      |    |       | rese | erved      |            |            |                                     |          | 1            |           |       |
| Type  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO<br>0    | RO         | RO         | RO                                  | RO       | RO           | RO<br>0   | RO    |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0          | 0          | 0                                   | 0        | 0            | U         | 0     |
|       | 15        | 14 | 13     | 12   | 11   | 10 | 9     | 8    | 7          | 6          | 5          | 4                                   | 3        | 2            | 1         | 0     |
|       |           |    |        | rese | rved |    |       |      |            |            |            | CI                                  | 00       | 1            | I         |       |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO         | RO         | RO         | RO                                  | RO       | RO           | RO        | RO    |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0          | 0          | 0          | 0                                   | 1        | 1            | 0         | 1     |
| E     | Bit/Field |    | Nam    | e    | Ту   | ре | Reset | Des  | cription   |            |            |                                     |          |              |           |       |
|       | 31:8      |    | reserv | red  | R    | 0  | 0x00  | com  | patibility | with futu  | ire prodi  | he value<br>ucts, the<br>dify-write | value of | f a reserv   | •         |       |
|       | 7:0       |    | CID    | 0    | R    | 0  | 0x0D  | SSI  | PrimeCe    | ell ID Reg | gister [7: | 0]                                  |          |              |           |       |
|       |           |    |        |      |      |    |       | Pro  | vides sof  | tware a    | standard   | l cross-pe                          | eriphera | al identifio | cation sy | stem. |

## Register 19: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

### SSI PrimeCell Identification 1 (SSIPCelIID1)

SSI0 base: 0x4000.8000 Offset 0xFF4 Type RO, reset 0x0000.00F0

|       | 31        | 30 | 29     | 28   | 27   | 26 | 25    | 24   | 23                                    | 22        | 21         | 20        | 19       | 18          | 17       | 16    |
|-------|-----------|----|--------|------|------|----|-------|------|---------------------------------------|-----------|------------|-----------|----------|-------------|----------|-------|
|       |           |    |        |      |      |    |       | rese | erved                                 | 1         |            |           |          |             |          |       |
| Type  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO                                    | RO        | RO         | RO        | RO       | RO          | RO       | RO    |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 0                                     | 0         | 0          | 0         | 0        | 0           | 0        | 0     |
|       | 15        | 14 | 13     | 12   | 11   | 10 | 9     | 8    | 7                                     | 6         | 5          | 4         | 3        | 2           | 1        | 0     |
|       | •         |    |        | rese | rved |    |       |      |                                       | I         |            | CII       | D1       |             |          |       |
| Туре  | RO        | RO | RO     | RO   | RO   | RO | RO    | RO   | RO                                    | RO        | RO         | RO        | RO       | RO          | RO       | RO    |
| Reset | 0         | 0  | 0      | 0    | 0    | 0  | 0     | 0    | 1                                     | 1         | 1          | 1         | 0        | 0           | 0        | 0     |
| E     | Bit/Field |    | Nam    | e    | Ту   | ре | Reset | Des  | cription                              |           |            |           |          |             |          |       |
|       | 31:8      |    | reserv | ved  | R    | 0  | 0x00  | com  | tware sho<br>npatibility<br>served ac | with futu | ire produ  | ucts, the | value of | a reserv    | •        |       |
|       | 7:0       |    | CID    | 1    | R    | 0  | 0xF0  | SSI  | PrimeCe                               | ell ID Re | gister [18 | 5:8]      |          |             |          |       |
|       |           |    |        |      |      |    |       | Pro  | vides sof                             | tware a   | standard   | cross-p   | eriphera | l identific | ation sy | stem. |

## Register 20: SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 Offset 0xFF8 Type RO, reset 0x0000.0005

|               | 31        | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23         | 22         | 21         | 20                                  | 19       | 18           | 17        | 16      |
|---------------|-----------|---------|---------|---------|---------|---------|---------|---------|------------|------------|------------|-------------------------------------|----------|--------------|-----------|---------|
|               |           |         |         |         |         |         |         | rese    | erved      |            |            |                                     |          | 1            | 1         |         |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0    | RO<br>0    | RO<br>0    | RO<br>0                             | RO<br>0  | RO<br>0      | RO<br>0   | RO<br>0 |
| Reser         |           |         |         |         |         |         |         |         | -          |            |            | -                                   |          |              |           |         |
|               | 15        | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7          | 6          | 5          | 4                                   | 3        | 2            | 1         | 0       |
|               |           |         |         | rese    | rved    |         |         |         |            |            |            | CI                                  | 02       | •            |           |         |
| Туре          | RO        | RO      | RO      | RO      | RO      | RO      | RO      | RO      | RO         | RO         | RO         | RO                                  | RO       | RO           | RO        | RO      |
| Reset         | 0         | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0          | 0          | 0          | 0                                   | 0        | 1            | 0         | 1       |
| E             | Bit/Field |         | Nam     | ie      | Ту      | ре      | Reset   | Des     | cription   |            |            |                                     |          |              |           |         |
|               | 31:8      |         | reserv  | ved     | R       | 0       | 0x00    | com     | patibility | with futu  | ure produ  | he value<br>ucts, the<br>dify-write | value of | f a reserv   | •         |         |
|               | 7:0       |         | CID     | 2       | R       | 0       | 0x05    | SSI     | PrimeCe    | ell ID Reg | gister [23 | 3:16]                               |          |              |           |         |
|               |           |         |         |         |         |         |         | Prov    | vides sof  | tware a    | standard   | l cross-pe                          | eriphera | al identifio | cation sy | stem.   |

## Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

### SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 Offset 0xFFC Type RO, reset 0x0000.00B1

|               | 31        | 30      | 29      | 28      | 27      | 26      | 25      | 24  | 23                                    | 22        | 21                     | 20        | 19       | 18       | 17      | 16      |
|---------------|-----------|---------|---------|---------|---------|---------|---------|---|---------------------------------------|-----------|------------------------|-----------|----------|----------|---------|---------|
|               |           |         |         |         |         |         |         | rese  | erved                                 |           |                        | 1         |          |          |         |         |
| Type<br>Reset | RO<br>0   | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0 | RO<br>0   | RO<br>0                               | RO<br>0   | RO<br>0                | RO<br>0   | RO<br>0  | RO<br>0  | RO<br>0 | RO<br>0 |
| Reset         |           |         |         |         |         |         |         |   |                                       |           |                        |           |          |          | U       |         |
|               | 15        | 14      | 13      | 12      | 11      | 10      | 9       | 8   | 7                                     | 6         | 5                      | 4         | 3        | 2        | 1       | 0       |
|               |           |         |         | rese    | rved    |         |         |   |                                       |           |                        | CI        | D3       |          |         | ļ       |
| Туре          | RO        | RO      | RO      | RO      | RO      | RO      | RO      | RO  | RO                                    | RO        | RO                     | RO        | RO       | RO       | RO      | RO      |
| Reset         | 0         | 0       | 0       | 0       | 0       | 0       | 0       | 0   | 1                                     | 0         | 1                      | 1         | 0        | 0        | 0       | 1       |
| E             | Bit/Field |         | Nam     | e       | Ту      | ре      | Reset   | Des   | cription                              |           |                        |           |          |          |         |         |
|               | 31:8      |         | reserv  | ved     | R       | 0       | 0x00    | com   | tware sho<br>npatibility<br>served ac | with futu | ure produ              | ucts, the | value of | a reserv | •       |         |
|               | 7:0       |         | CID     | 3       | R       | 0       | 0xB1    | SSI   | PrimeCe                               | ell ID Re | gister [3 <sup>-</sup> | 1:24]     |          |          |         |         |
|               |           |         |         |         |         |         |         | Provides software a standard cross-peripheral identification sy |                                       |           |                        |           |          | ation sy | stem.   |         |

# **14** Analog Comparators

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S1110 controller provides two independent integrated analog comparators that can be configured to drive an output or generate an interrupt

**Note:** Not all comparators have the option to drive an output pin. See the Comparator Operating Mode tables in "Functional Description" on page 333 for more information.

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence.

## 14.1 Block Diagram




Figure 14-1. Analog Comparator Module Block Diagram

# 14.2 Functional Description

Important: It is recommended that the Digital-Input enable (the GPIODEN bit in the GPIO module) for the analog input pin be disabled to prevent excessive current draw from the I/O pads.

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

VIN- < VIN+, VOUT = 1 VIN- > VIN+, VOUT = 0

As shown in Figure 14-2 on page 333, the input source for VIN- is an external input. In addition to an external input, input sources for VIN+ can be the +ve input of comparator 0 or an internal reference.




Figure 14-2. Structure of Comparator Unit

A comparator is configured through two status/control registers (ACCTL and ACSTAT). The internal reference is configured through one control register (ACREFCTL). Interrupt status and control is configured through three registers (ACMIS, ACRIS, and ACINTEN). The operating modes of the comparators are shown in the Comparator Operating Mode tables.

Typically, the comparator output is used internally to generate controller interrupts. It may also be used to drive an external pin.

Important: Certain register bit values must be set before using the analog comparators. The proper pad configuration for the comparator input and output pins are described in the Comparator Operating Mode tables.

### Table 14-1. Comparator 0 Operating Modes

| ACCNTL0 | Com  | parator 0 |        |           |
|---------|------|-----------|--------|-----------|
| ASRCP   | VIN- | VIN+      | Output | Interrupt |
| 00      | C0-  | C0+       | C0o    | yes       |
| 01      | C0-  | C0+       | C0o    | yes       |

| ACCNTL0 | Com  | parator 0 |        |           |
|---------|------|-----------|--------|-----------|
| ASRCP   | VIN- | VIN+      | Output | Interrupt |
| 10      | C0-  | Vref      | C0o    | yes       |
| 11      | C0-  | reserved  | C0o    | yes       |

### Table 14-2. Comparator 1 Operating Modes


| ACCNTL1 | Com  | parator 1            |         |           |
|---------|------|----------------------|---------|-----------|
| ASRCP   | VIN- | VIN+                 | Output  | Interrupt |
| 00      | C1-  | C1o/C1+ <sup>a</sup> | C1o/C1+ | yes       |
| 01      | C1-  | C0+                  | C1o/C1+ | yes       |
| 10      | C1-  | Vref                 | C1o/C1+ | yes       |
| 11      | C1-  | reserved             | C1o/C1+ | yes       |

a. C1o and C1+ signals share a single pin and may only be used as one or the other.

### 14.2.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 14-3 on page 334. This is controlled by a single configuration register (**ACREFCTL**). Table 14-3 on page 334 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally.

### Figure 14-3. Comparator Internal Reference Structure



### Table 14-3. Internal Reference Voltage and ACREFCTL Field Values

|              | Register      | Output Reference Voltage Based on VREF Field Value  |
|--------------|---------------|---|
| EN Bit Value | RNG Bit Value |   |
| EN=0         |               | 0 V (GND) for any value of VREF; however, it is recommended that RNG=1 and VREF=0 for the least noisy ground reference. |

| ACREFCTL R   | egister       | Output Reference Voltage Based on VREF Field Value            |
|--------------|---------------|---|
| EN Bit Value | RNG Bit Value |   |
| EN=1         | RNG=0         | Total resistance in ladder is 31 R.                           |
|              |               | $V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_{T}}$             |
|              |               | $V_{REF} = AV_{DD} \times \frac{(VREF + 8)}{31}$              |
|              |               | $V_{RBF} = 0.85 + 0.106 \times VREF$                          |
|              |               | The range of internal reference in this mode is 0.85-2.448 V. |
|              | RNG=1         | Total resistance in ladder is 23 R.                           |
|              |               | $V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_{T}}$             |
|              |               | $V_{RBF} = AV_{DD} \times \frac{VREF}{23}$                    |
|              |               | $V_{RBF} = 0.143 \times VREF$                                 |
|              |               | The range of internal reference for this mode is 0-2.152 V.   |

## 14.3 Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

- 1. Enable the analog comparator 0 clock by writing a value of 0x0010.0000 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the GPIO port/pin associated with CO- as a GPIO input.
- **3.** Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000.030C.
- 4. Configure comparator 0 to use the internal voltage reference and to *not* invert the output on the C0o pin by writing the **ACCTL0** register with the value of 0x0000.040C.
- 5. Delay for some time.
- 6. Read the comparator output value by reading the **ACSTAT0** register's OVAL value.

Change the level of the signal input on CO- to see the OVAL value change.

## 14.4 Register Map

Table 14-4 on page 336 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000.

| Offset | Name     | Туре  | Reset       | Description                                 | See<br>page |
|--------|----------|-------|-------------|---|-------------|
| 0x00   | ACMIS    | R/W1C | 0x0000.0000 | Analog Comparator Masked Interrupt Status   | 337         |
| 0x04   | ACRIS    | RO    | 0x0000.0000 | Analog Comparator Raw Interrupt Status      | 338         |
| 0x08   | ACINTEN  | R/W   | 0x0000.0000 | Analog Comparator Interrupt Enable          | 339         |
| 0x10   | ACREFCTL | R/W   | 0x0000.0000 | Analog Comparator Reference Voltage Control | 340         |
| 0x20   | ACSTAT0  | RO    | 0x0000.0000 | Analog Comparator Status 0                  | 341         |
| 0x24   | ACCTL0   | R/W   | 0x0000.0000 | Analog Comparator Control 0                 | 342         |
| 0x40   | ACSTAT1  | RO    | 0x0000.0000 | Analog Comparator Status 1                  | 341         |
| 0x44   | ACCTL1   | R/W   | 0x0000.0000 | Analog Comparator Control 1                 | 342         |

### Table 14-4. Analog Comparators Register Map

# 14.5 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.

## Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00

This register provides a summary of the interrupt status (masked) of the comparators.

| Analog Comparator | Masked | Interrupt Status | (ACMIS) |
|-------------------|--------|------------------|---------|
|-------------------|--------|------------------|---------|

Base 0x4003.C000

Offset 0x00 Type R/W1C, reset 0x0000.0000

|       | 31                | 30 | 29           | 28  | 27      | 26  | 25            | 24                 | 23                      | 22                 | 21                   | 20                                     | 19                    | 18        | 17         | 16       |
|-------|-------------------|----|--------------|-----|---------|-----|---------------|--------------------|-------------------------|--------------------|----------------------|--|-----------------------|-----------|------------|----------|
|       | ľ                 |    | 1            | I   |         |     |               | rese               | l<br>erved              |                    | 1                    | 1                                      | 1                     | Ì         | 1          | ·        |
| l     |                   |    |              |     | ļ       |     |               |                    |                         |                    |                      |  |                       |           |            |          |
| Туре  | RO                | RO | RO           | RO  | RO      | RO  | RO            | RO                 | RO                      | RO                 | RO                   | RO                                     | RO                    | RO        | RO         | RO       |
| Reset | 0                 | 0  | 0            | 0   | 0       | 0   | 0             | 0                  | 0                       | 0                  | 0                    | 0                                      | 0                     | 0         | 0          | 0        |
|       | 15                | 14 | 13           | 12  | 11      | 10  | 9             | 8                  | 7                       | 6                  | 5                    | 4                                      | 3                     | 2         | 1          | 0        |
|       | - î               |    | 1            | 1   | 1       |     | rese          | rved               | 1<br>1                  | 1                  | 1                    | Î                                      | 1                     | Î         | IN1        | IN0      |
| Туре  | RO                | RO | RO           | RO  | RO      | RO  | RO            | RO                 | RO                      | RO                 | RO                   | RO                                     | RO                    | RO        | R/W1C      | R/W1C    |
| Reset | 0                 | 0  | 0            | 0   | 0       | 0   | 0             | 0                  | 0                       | 0                  | 0                    | 0                                      | 0                     | 0         | 0          | 0        |
| B     | Bit/Field<br>31:2 |    | Nan<br>reser | ved | Ty<br>R | 0   | Reset<br>0x00 | Sof<br>con<br>pres | npatibility<br>served a | with fu<br>cross a | ture proo<br>read-mo | the value<br>ducts, the<br>odify-write | value of<br>operation | f a reser | •          |          |
|       | 1                 |    | IN           | 1   | R/M     | /1C | 0             | Giv                | •                       | asked ir           | nterrupt             | rupt Statu<br>state of th              |                       | upt. Writ | e 1 to thi | s bit to |
|       | 0                 |    | IN           | )   | R/V     | /1C | 0             | Giv                | •                       | asked ir           | nterrupt             | rupt Statu<br>state of th              |                       | upt. Wri  | e 1 to thi | s bit to |

## Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04

This register provides a summary of the interrupt status (raw) of the comparators.

Analog Comparator Raw Interrupt Status (ACRIS)

Base 0x4003.C000 Offset 0x04 Type RO, reset 0x0000.0000

|       | 31                | 30 | 29              | 28  | 27 | 26      | 25            | 24           | 23          | 22       | 21         | 20                                     | 19      | 18        | 17        | 16       |
|-------|-------------------|----|-----------------|-----|----|---------|---------------|--------------|-------------|----------|------------|--|---------|-----------|-----------|----------|
|       | ľ                 |    | 1               | i I |    | i       | , ,           | rese         | erved       | 1        | 1          | 1                                      | 1       | 1         | 1         |          |
| Туре  | RO                | RO | RO              | RO  | RO | RO      | RO            | RO           | RO          | RO       | RO         | RO                                     | RO      | RO        | RO        | RO       |
| Reset | 0                 | 0  | 0               | 0   | 0  | 0       | 0             | 0            | 0           | 0        | 0          | 0                                      | 0       | 0         | 0         | 0        |
|       | 15                | 14 | 13              | 12  | 11 | 10      | 9             | 8            | 7           | 6        | 5          | 4                                      | 3       | 2         | 1         | 0        |
|       | 1                 |    | 1               | 1   |    | I       | reser         | rved         | 1           | 1        | 1          | 1                                      | ı       | 1         | IN1       | IN0      |
| Туре  | RO                | RO | RO              | RO  | RO | RO      | RO            | RO           | RO          | RO       | RO         | RO                                     | RO      | RO        | RO        | RO       |
| Reset | 0                 | 0  | 0               | 0   | 0  | 0       | 0             | 0            | 0           | 0        | 0          | 0                                      | 0       | 0         | 0         | 0        |
| E     | Bit/Field<br>31:2 |    | Nan<br>reser    |     |    | pe<br>O | Reset<br>0x00 | Soff<br>corr | npatibility | with fu  | ture proc  | the value<br>lucts, the<br>odify-write | value o | f a reser | •         |          |
|       | 1                 |    | IN <sup>2</sup> | 1   | R  | 0       | 0             | Cor          | nparator    | 1 Interr | upt State  | JS                                     |         |           |           |          |
|       |                   |    |                 |     |    |         |               | Whe<br>1.    | en set, in  | dicates  | that an ii | nterrupt h                             | as been | generat   | ed by cor | nparator |
|       | 0                 |    | IN              | )   | R  | 0       | 0             | Cor          | nparator    | 0 Interr | upt Stati  | JS                                     |         |           |           |          |
|       |                   |    |                 |     |    |         |               | Whe<br>0.    | en set, in  | dicates  | that an ii | nterrupt h                             | as been | generat   | ed by cor | nparator |

## Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x08

This register provides the interrupt enable for the comparators.

| Offse | 0x4003.0<br>t 0x08<br>R/W, res | C000 |        |         | ( - |    | ,     |     |                                       |           |          |             |          |          |           |           |
|-------|--------------------------------|------|--------|---------|-----|----|-------|-----|---------------------------------------|-----------|----------|-------------|----------|----------|-----------|-----------|
|       | 31                             | 30   | 29     | 28      | 27  | 26 | 25    | 24  | 23                                    | 22        | 21       | 20          | 19       | 18       | 17        | 16        |
| [     |                                | 1    | 1      |         |     | r  | , ,   |     | erved                                 |           |          | 1           |          | 1        | 1         | ,         |
| Туре  | RO                             | RO   | RO     | RO<br>0 | RO  | RO | RO    | RO  | RO                                    | RO<br>0   | RO       | RO          | RO       | RO       | RO        | RO        |
| Reset | 0                              | 0    | 0      | 0       | 0   | 0  | 0     | 0   | 0                                     | U         | 0        | 0           | 0        | 0        | 0         | 0         |
| -     | 15                             | 14   | 13     | 12      | 11  | 10 | 9     | 8   | 7                                     | 6         | 5        | 4           | 3        | 2        | 1         | 0         |
|       |                                | 1    | T      |         |     | 1  | reser | ved | 1                                     |           |          | I           |          |          | IN1       | INO       |
| Туре  | RO<br>0                        | RO   | RO     | RO<br>0 | RO  | RO | RO    | RO  | RO                                    | RO<br>0   | RO       | RO          | RO       | RO       | R/W       | R/W       |
| Reset | 0                              | 0    | 0      | U       | 0   | 0  | 0     | 0   | 0                                     | U         | 0        | 0           | 0        | 0        | 0         | 0         |
| E     | Bit/Field                      |      | Nam    | ne      | Ту  | ре | Reset | Des | scription                             |           |          |             |          |          |           |           |
|       | 31:2                           |      | reserv | ved     | R   | 0  | 0x00  | con | tware sho<br>npatibility<br>served ac | with futu | ure prod | ucts, the   | value of | a reserv | •         |           |
|       | 1                              |      | IN1    | 1       | R/  | W  | 0     | Cor | nparator                              | 1 Interru | ipt Enab | le          |          |          |           |           |
|       |                                |      |        |         |     |    |       | Whe | en set, er                            | ables th  | e contro | ller interr | upt from | the com  | parator 1 | l output. |
|       | 0                              |      | INC    | )       | R/  | W  | 0     | Cor | nparator                              | 0 Interru | ipt Enab | le          |          |          |           |           |
|       |                                |      |        |         |     |    |       | Whe | en set, er                            | ables th  | e contro | ller interr | upt from | the com  | parator ( | ) output. |

Analog Comparator Interrupt Enable (ACINTEN)

### Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10

This register specifies whether the resistor ladder is powered on as well as the range and tap.

#### Analog Comparator Reference Voltage Control (ACREFCTL)

Base 0x4003.C000 Offset 0x10 Type R/W, reset 0x0000.0000

| Type  | 10/00, 1030 |    | 0.0000 |       |    |    |       |      |                       |            |            |                          |             |             |           |            |
|-------|-------------|----|--------|-------|----|----|-------|------|-----------------------|------------|------------|--------------------------|-------------|-------------|-----------|------------|
|       | 31          | 30 | 29     | 28    | 27 | 26 | 25    | 24   | 23                    | 22         | 21         | 20                       | 19          | 18          | 17        | 16         |
|       | 1           |    | 1      | 1     |    | r  | 1     | rese | rved                  | r          | ı          | I I                      | 1           | 1           | r         | ı –        |
| Туре  | RO          | RO | RO     | RO    | RO | RO | RO    | RO   | RO                    | RO         | RO         | RO                       | RO          | RO          | RO        | RO         |
| Reset | 0           | 0  | 0      | 0     | 0  | 0  | 0     | 0    | 0                     | 0          | 0          | 0                        | 0           | 0           | 0         | 0          |
| _     | 15          | 14 | 13     | 12    | 11 | 10 | 9     | 8    | 7                     | 6          | 5          | 4                        | 3           | 2           | 1         | 0          |
|       |             |    | rese   | erved |    |    | EN    | RNG  |                       | rese       | rved       | 1                        |             | VF          | l<br>EF   |            |
| Туре  | RO          | RO | RO     | RO    | RO | RO | R/W   | R/W  | RO                    | RO         | RO         | RO                       | R/W         | R/W         | R/W       | R/W        |
| Reset | 0           | 0  | 0      | 0     | 0  | 0  | 0     | 0    | 0                     | 0          | 0          | 0                        | 0           | 0           | 0         | 0          |
| В     | Bit/Field   |    | Nam    | ne    | Tv | ре | Reset | Des  | cription              |            |            |                          |             |             |           |            |
|       |             |    |        |       | -  |    |       |      | •                     |            |            |                          |             |             | -         |            |
|       | 31:10       |    | reserv | ved   | R  | 0  | 0x00  |      |                       |            |            | he value<br>ucts, the    |             |             | •         |            |
|       |             |    |        |       |    |    |       |      | • •                   |            | -          | dify-write               |             |             |           |            |
|       | 9           |    | EN     | J     | R/ | w  | 0     | Res  | istor I ar            | lder Ena   | hle        |                          |             |             |           |            |
|       | 0           |    |        | •     | 10 |    | Ũ     |      |                       |            |            | the reais                | torladd     | nio nou     | arad an   | If 0 the   |
|       |             |    |        |       |    |    |       | resi |                       | er is unp  |            | the resis<br>. If 1, the |             |             |           |            |
|       |             |    |        |       |    |    |       | This | hit is re             | set to 0 4 | so that t  | ne intern                | al refere   | nce cons    | sumes th  | ne least   |
|       |             |    |        |       |    |    |       |      |                       |            |            | and prog                 |             |             |           | io iouot   |
|       | 8           |    | RN     | G     | R/ | W  | 0     | Res  | istor Lad             | lder Ran   | ge         |                          |             |             |           |            |
|       |             |    |        |       |    |    |       | The  | RNG bit               | specifies  | the ran    | ge of the                | resistor    | ladder.     | If 0, the | resistor   |
|       |             |    |        |       |    |    |       |      | ler has a<br>stance o |            | istance    | of 31 R.                 | lf 1, the i | resistor la | adder ha  | is a total |
|       | 7:4         |    | reserv | ved   | R  | 0  | 0x00  | Soft | ware sh               | ould not   | rely on t  | he value                 | of a res    | erved bit   | . To prov | vide       |
|       |             |    |        |       |    |    |       | com  | patibility            | with futu  | ure prod   | ucts, the<br>dify-write  | value of    | a reserv    | •         |            |
|       | 3:0         |    | VRE    | F     | R/ | W  | 0x00  | Res  | istor Lad             | lder Volta | age Ref    |                          |             |             |           |            |
|       |             |    |        |       |    |    |       | The  | VREF bi               | field spe  | ecifies th | e resisto                | r ladder t  | ap that is  | passed    | through    |
|       |             |    |        |       |    |    |       |      | 0                     | •          |            | oltage co                |             | 0           |           |            |
|       |             |    |        |       |    |    |       |      |                       |            | •          | e availab                |             | mparisor    |           |            |

14-3 on page 334 for some output reference voltage examples.

# Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x20 Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x40

These registers specify the current output value of the comparator.

### Analog Comparator Status 0 (ACSTAT0)

Base 0x4003.C000 Offset 0x20 Type RO, reset 0x0000.0000

|                  | 31                | 30 | 29   | 28           | 27      | 26 | 25            | 24                  | 23                     | 22                     | 21                 | 20                                    | 19        | 18        | 17      | 16               |
|------------------|-------------------|----|------|--------------|---------|----|---------------|---------------------|------------------------|------------------------|--------------------|---------------------------------------|-----------|-----------|---------|------------------|
|                  |                   | 1  | 1    | 1            |         |    | 1 1           | rese                | rved                   |                        |                    | 1                                     | 1         | r         | 1       | 1                |
| <b>І</b><br>Туре | RO                | RO | RO   | RO           | RO      | RO | RO            | RO                  | RO                     | RO                     | RO                 | RO                                    | RO        | RO        | RO      | RO               |
| Reset            | 0                 | 0  | 0    | 0            | 0       | 0  | 0             | 0                   | 0                      | 0                      | 0                  | 0                                     | 0         | 0         | 0       | 0                |
|                  | 15                | 14 | 13   | 12           | 11      | 10 | 9             | 8                   | 7                      | 6                      | 5                  | 4                                     | 3         | 2         | 1       | 0                |
| [                |                   | 1  | 1    | 1            |         |    | reser         | rved                | 1                      | •                      |                    | 1                                     | 1         | 1         | OVAL    | reserved         |
| Туре             | RO                | RO | RO   | RO           | RO      | RO | RO            | RO                  | RO                     | RO                     | RO                 | RO                                    | RO        | RO        | RO      | RO               |
| Reset            | 0                 | 0  | 0    | 0            | 0       | 0  | 0             | 0                   | 0                      | 0                      | 0                  | 0                                     | 0         | 0         | 0       | 0                |
| E                | Bit/Field<br>31:2 |    | rese | ime<br>erved | Ty<br>R | 0  | Reset<br>0x00 | Soft<br>com<br>pres | patibility<br>served a | with futu<br>cross a r | ure prod<br>ead-mo | the value<br>lucts, the<br>dify-write | value of  | f a reser | •       |                  |
|                  | 1                 |    | O١   | /AL          | R       | 0  | 0             | Con                 | nparator               | Output \               | /alue              |                                       |           |           |         |                  |
|                  |                   |    |      |              |         |    |               | The                 | OVAL <b>b</b> i        | t specifie             | es the ci          | urrent ou                             | tput valu | e of the  | compara | ator.            |
|                  | 0                 |    | rese | erved        | R       | 0  | 0             | com                 | patibility             | with futu              | ure prod           | the value<br>lucts, the<br>dify-write | value of  | f a reser | •       | vide<br>hould be |

# Register 7: Analog Comparator Control 0 (ACCTL0), offset 0x24 Register 8: Analog Comparator Control 1 (ACCTL1), offset 0x44

These registers configure the comparator's input and output.

### Analog Comparator Control 0 (ACCTL0)

Base 0x4003.C000 Offset 0x24 Type R/W, reset 0x0000.0000

|       | ,                      |    |          |     |    |     |       |       |                |            |           |                       |            |            |            |           |
|-------|------------------------|----|----------|-----|----|-----|-------|-------|----------------|------------|-----------|-----------------------|------------|------------|------------|-----------|
| -     | 31                     | 30 | 29       | 28  | 27 | 26  | 25    | 24    | 23             | 22         | 21        | 20                    | 19         | 18         | 17         | 16        |
|       | l                      |    | 1        |     |    | 1   |       | rese  | rved           | 1          | 1         | 1                     |            | 1          | 1          | I         |
| Туре  | RO                     | RO | RO       | RO  | RO | RO  | RO    | RO    | RO             | RO         | RO        | RO                    | RO         | RO         | RO         | RO        |
| Reset | 0                      | 0  | 0        | 0   | 0  | 0   | 0     | 0     | 0              | 0          | 0         | 0                     | 0          | 0          | 0          | 0         |
|       | 15                     | 14 | 13       | 12  | 11 | 10  | 9     | 8     | 7              | 6          | 5         | 4                     | 3          | 2          | 1          | 0         |
|       |                        |    | reserved |     |    | AS  | RCP   |       | rese           | erved      | '         | ISLVAL                | IS         | EN         | CINV       | reserved  |
| Туре  | RO                     | RO | RO       | RO  | RO | R/W | R/W   | RO    | RO             | RO         | RO        | R/W                   | R/W        | R/W        | R/W        | RO        |
| Reset | 0                      | 0  | 0        | 0   | 0  | 0   | 0     | 0     | 0              | 0          | 0         | 0                     | 0          | 0          | 0          | 0         |
| -     | ): <i>t /</i> =: -   - |    | N        | _   | т  |     | Deset | Dee   |                |            |           |                       |            |            |            |           |
| E     | Bit/Field              |    | Nam      | ie  | Ty | ре  | Reset | Des   | cription       |            |           |                       |            |            |            |           |
|       | 31:11                  |    | reserv   | /ed | R  | 0   | 0x00  | Soft  | ware sh        | ould not   | rely on t | he value              | of a res   | erved bit  | t. To pro  | vide      |
|       |                        |    |          |     |    |     |       |       |                |            |           | ucts, the             |            |            | /ed bit sl | hould be  |
|       |                        |    |          |     |    |     |       | pres  | erveu a        | cross a r  | eau-mo    | dify-write            | operatio   | 20.        |            |           |
|       | 10:9                   |    | ASR      | CP  | R/ | W   | 0x00  | Ana   | log Soui       | rce Posit  | ive       |                       |            |            |            |           |
|       |                        |    |          |     |    |     |       | The   | ASRCP <b>f</b> | ield spec  | ifies the | source of             | input vo   | ltage to t | he VIN+    | terminal  |
|       |                        |    |          |     |    |     |       | of th | e comp         | arator. Tl | he enco   | dings for             | this field | are as f   | follows:   |           |
|       |                        |    |          |     |    |     |       | Valı  | ue Fund        | ction      |           |                       |            |            |            |           |
|       |                        |    |          |     |    |     |       | 0x0   |                |            |           |                       |            |            |            |           |
|       |                        |    |          |     |    |     |       | 0x1   |                | alue of (  |           |                       |            |            |            |           |
|       |                        |    |          |     |    |     |       | 0x1   |                | nal volta  |           | ence                  |            |            |            |           |
|       |                        |    |          |     |    |     |       | 0x2   |                | erved      | ge reien  | ence                  |            |            |            |           |
|       |                        |    |          |     |    |     |       | 0x3   | Rese           | erveu      |           |                       |            |            |            |           |
|       |                        |    |          |     | _  | -   |       |       |                |            |           |                       |            |            | _          |           |
|       | 8:5                    |    | reserv   | /ed | R  | 0   | 0     |       |                |            | -         | he value<br>ucts, the |            |            | •          |           |
|       |                        |    |          |     |    |     |       |       |                |            | •         | dify-write            |            |            |            |           |
|       |                        |    | 101.1    |     | _  |     | •     |       |                |            |           | -                     |            |            |            |           |
|       | 4                      |    | ISLV     | ۹L  | R/ | VV  | 0     | Inter | rupt Se        | nse Leve   | ei Value  |                       |            |            |            |           |
|       |                        |    |          |     |    |     |       |       |                | •          |           | sense v               |            | •          | •          |           |
|       |                        |    |          |     |    |     |       | an ir | nterrunt       | IT IN LOVE | N Sanca   | mode If               | () an in   | terrunt is | apparat    | ad it tha |


an interrupt if in Level Sense mode. If 0, an interrupt is generated if the comparator output is Low. Otherwise, an interrupt is generated if the comparator output is High.


| Bit/Field | Name     | Туре | Reset | Description  |
|-----------|----------|------|-------|--|
| 3:2       | ISEN     | R/W  | 0x0   | Interrupt Sense  |
|           |          |      |       | The ISEN field specifies the sense of the comparator output that generates an interrupt. The sense conditioning is as follows:   |
|           |          |      |       | Value Function   |
|           |          |      |       | 0x0 Level sense, see ISLVAL  |
|           |          |      |       | 0x1 Falling edge   |
|           |          |      |       | 0x2 Rising edge  |
|           |          |      |       | 0x3 Either edge  |
| 1         | CINV     | R/W  | 0     | Comparator Output Invert   |
|           |          |      |       | The CINV bit conditionally inverts the output of the comparator. If 0, the output of the comparator is unchanged. If 1, the output of the comparator is inverted prior to being processed by hardware. |
| 0         | reserved | RO   | 0     | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.          |

# 15 Pin Diagram

The LM3S1110 microcontroller pin diagrams are shown below.

Figure 15-1. 100-Pin LQFP Package Pin Diagram







LM3S1110

# 16 Signal Tables

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register.

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

Table 16-1 on page 346 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Table 16-2 on page 350 lists the signals in alphabetical order by signal name.

Table 16-3 on page 354 groups the signals by functionality, except for GPIOs. Table 16-4 on page 356 lists the GPIO pins and their alternate functionality.

# 16.1 100-Pin LQFP Package Pin Tables

| Pin Number | Pin Name | Pin Type | Buffer Type | Description  |
|------------|----------|----------|-------------|--|
| 1          | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| 2          | PE6      | I/O      | TTL         | GPIO port E bit 6  |
| -          | Clo      | 0        | TTL         | Analog comparator 1 output   |
| 3          | VDDA     | -        | Power       | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.   |
| 4          | GNDA     | -        | Power       | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.  |
| 5          | PE5      | I/O      | TTL         | GPIO port E bit 5  |
| 6          | PE4      | I/O      | TTL         | GPIO port E bit 4  |
| 7          | LDO      | -        | Power       | Low drop-out regulator output voltage. This<br>pin requires an external capacitor between<br>the pin and GND of 1 $\mu$ F or greater. The LDO<br>pin must also be connected to the VDD25 pins<br>at the board level in addition to the decoupling<br>capacitor(s). |
| 8          | VDD      | -        | Power       | Positive supply for I/O and some logic.  |
| 9          | GND      | -        | Power       | Ground reference for logic and I/O pins.   |
| 10         | PD0      | I/O      | TTL         | GPIO port D bit 0  |
| 11         | PD1      | I/O      | TTL         | GPIO port D bit 1  |
| 12         | PD2      | I/O      | TTL         | GPIO port D bit 2  |
|            | UlRx     | I        | TTL         | UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.   |
| 13         | PD3      | I/O      | TTL         | GPIO port D bit 3  |
|            | UlTx     | 0        | TTL         | UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.  |

#### Table 16-1. Signals by Pin Number

| Pin Number | Pin Name | Pin Type | Buffer Type | Description  |
|------------|----------|----------|-------------|--|
| 14         | VDD25    | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals. |
| 15         | GND      | -        | Power       | Ground reference for logic and I/O pins.   |
| 16         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.                                       |
| 17         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.                                       |
| 18         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.                                       |
| 19         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.                                       |
| 20         | VDD      | -        | Power       | Positive supply for I/O and some logic.  |
| 21         | GND      | -        | Power       | Ground reference for logic and I/O pins.   |
| 22         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.                                       |
| 23         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.                                       |
| 24         | PC5      | I/O      | TTL         | GPIO port C bit 5  |
|            | C1+      | 1        | Analog      | Analog comparator positive input   |
| 25         | PC4      | I/O      | TTL         | GPIO port C bit 4  |
| 26         | PAO      | I/O      | TTL         | GPIO port A bit 0  |
|            | UORx     | I        | TTL         | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.                         |
| 27         | PA1      | I/O      | TTL         | GPIO port A bit 1  |
|            | UOTx     | 0        | TTL         | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.                        |
| 28         | PA2      | I/O      | TTL         | GPIO port A bit 2  |
|            | SSIOClk  | I/O      | TTL         | SSI module 0 clock   |
| 29         | PA3      | I/O      | TTL         | GPIO port A bit 3  |
| Γ          | SSIOFss  | I/O      | TTL         | SSI module 0 frame   |
| 30         | PA4      | I/O      | TTL         | GPIO port A bit 4  |
| Γ          | SSIORx   | I        | TTL         | SSI module 0 receive   |
| 31         | PA5      | I/O      | TTL         | GPIO port A bit 5  |
|            | SSIOTx   | 0        | TTL         | SSI module 0 transmit  |
| 32         | VDD      | -        | Power       | Positive supply for I/O and some logic.  |
| 33         | GND      | -        | Power       | Ground reference for logic and I/O pins.   |
| 34         | PA6      | I/O      | TTL         | GPIO port A bit 6  |
|            | CCP1     | I/O      | TTL         | Capture/Compare/PWM 1  |
| 35         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.                                       |
| 36         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.                                       |
| 37         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.                                       |

| Pin Number | Pin Name | Pin Type | Buffer Type | Description   |
|------------|----------|----------|-------------|---|
| 38         | VDD25    | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.  |
| 39         | GND      | -        | Power       | Ground reference for logic and I/O pins.  |
| 40         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| 41         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| 42         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| 43         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| 44         | VDD      | -        | Power       | Positive supply for I/O and some logic.   |
| 45         | GND      | -        | Power       | Ground reference for logic and I/O pins.  |
| 46         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| 47         | PF0      | I/O      | TTL         | GPIO port F bit 0   |
| 48         | OSC0     | I        | Analog      | Main oscillator crystal input or an external clock reference input.   |
| 49         | OSC1     | 0        | Analog      | Main oscillator crystal output.   |
| 50         | WAKE     | I        | -           | An external input that brings the processor out of hibernate mode when asserted.  |
| 51         | HIB      | 0        | TTL         | An output that indicates the processor is in hibernate mode.  |
| 52         | XOSC0    | I        | Analog      | Hibernation Module oscillator crystal input or<br>an external clock reference input. Note that<br>this is either a 4.19-MHz crystal or a<br>32.768-kHz oscillator for the Hibernation<br>Module RTC. See the CLKSEL bit in the<br><b>HIBCTL</b> register. |
| 53         | XOSC1    | 0        | Analog      | Hibernation Module oscillator crystal output.   |
| 54         | GND      | -        | Power       | Ground reference for logic and I/O pins.  |
| 55         | VBAT     | -        | Power       | Power source for the Hibernation Module. It<br>is normally connected to the positive terminal<br>of a battery and serves as the battery<br>backup/Hibernation Module power-source<br>supply.  |
| 56         | VDD      | -        | Power       | Positive supply for I/O and some logic.   |
| 57         | GND      | -        | Power       | Ground reference for logic and I/O pins.  |
| 58         | PF4      | I/O      | TTL         | GPIO port F bit 4   |
| 59         | PF3      | I/O      | TTL         | GPIO port F bit 3   |
| 60         | PF2      | I/O      | TTL         | GPIO port F bit 2   |
| 61         | PF1      | I/O      | TTL         | GPIO port F bit 1   |
| 62         | VDD25    | -        | Power       | Positive supply for most of the logic function,<br>including the processor core and most<br>peripherals.  |
| 63         | GND      | -        | Power       | Ground reference for logic and I/O pins.  |
| 64         | RST      |          | TTL         | System reset input.   |

| Pin Number | Pin Name | Pin Type | Buffer Type | Description  |  |
|------------|----------|----------|-------------|--|--|
| 65         | CMOD0    | I/O      | TTL         | CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.                       |  |
| 66         | PB0      | I/O      | TTL         | GPIO port B bit 0  |  |
|            | CCP0     | I/O      | TTL         | Capture/Compare/PWM 0  |  |
| 67         | PB1      | I/O      | TTL         | GPIO port B bit 1  |  |
| 68         | VDD      | -        | Power       | Positive supply for I/O and some logic.  |  |
| 69         | GND      | -        | Power       | Ground reference for logic and I/O pins.   |  |
| 70         | PB2      | I/O      | TTL         | GPIO port B bit 2  |  |
| 71         | PB3      | I/O      | TTL         | GPIO port B bit 3  |  |
| 72         | PE0      | I/O      | TTL         | GPIO port E bit 0  |  |
| 73         | PE1      | I/O      | TTL         | GPIO port E bit 1  |  |
| 74         | PE2      | I/O      | TTL         | GPIO port E bit 2  |  |
| 75         | PE3      | I/O      | TTL         | GPIO port E bit 3  |  |
| 76         | CMOD1    | I/O      | TTL         | CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.                       |  |
| 77         | PC3      | I/O      | TTL         | GPIO port C bit 3  |  |
|            | TDO      | 0        | TTL         | JTAG TDO and SWO   |  |
|            | SWO      | 0        | TTL         | JTAG TDO and SWO   |  |
| 78         | PC2      | I/O      | TTL         | GPIO port C bit 2  |  |
|            | TDI      | 1        | TTL         | JTAG TDI   |  |
| 79         | PC1      | I/O      | TTL         | GPIO port C bit 1  |  |
|            | TMS      | I/O      | TTL         | JTAG TMS and SWDIO   |  |
|            | SWDIO    | I/O      | TTL         | JTAG TMS and SWDIO   |  |
| 80         | PC0      | I/O      | TTL         | GPIO port C bit 0  |  |
|            | TCK      | 1        | TTL         | JTAG/SWD CLK   |  |
|            | SWCLK    | 1        | TTL         | JTAG/SWD CLK   |  |
| 81         | VDD      | -        | Power       | Positive supply for I/O and some logic.  |  |
| 82         | GND      | -        | Power       | Ground reference for logic and I/O pins.   |  |
| 83         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |  |
| 84         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |  |
| 85         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |  |
| 86         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |  |
| 87         | GND      | -        | Power       | Ground reference for logic and I/O pins.   |  |
| 88         | VDD25    | -        | Power       | Positive supply for most of the logic function,<br>including the processor core and most<br>peripherals. |  |
| 89         | PB7      | I/O      | TTL         | GPIO port B bit 7  |  |
|            | TRST     | I        | TTL         | JTAG TRSTn   |  |
| 90         | PB6      | I/O      | TTL         | GPIO port B bit 6  |  |
|            | C0+      | 1        | Analog      | Analog comparator 0 positive input   |  |

| Pin Number | Pin Name | Pin Type | Buffer Type | Description   |
|------------|----------|----------|-------------|---|
| 91         | PB5      | I/O      | TTL         | GPIO port B bit 5   |
|            | C1-      | I        | Analog      | Analog comparator 1 negative input  |
| 92         | PB4      | I/O      | TTL         | GPIO port B bit 4   |
|            | C0-      | I        | Analog      | Analog comparator 0 negative input  |
| 93         | VDD      | -        | Power       | Positive supply for I/O and some logic.   |
| 94         | GND      | -        | Power       | Ground reference for logic and I/O pins.  |
| 95         | PD4      | I/O      | TTL         | GPIO port D bit 4   |
| 96         | PD5      | I/O      | TTL         | GPIO port D bit 5   |
| 97         | GNDA     | -        | Power       | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.           |
| 98         | VDDA     | -        | Power       | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.).<br>These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. |
| 99         | PD6      | I/O      | TTL         | GPIO port D bit 6   |
| 100        | PD7      | I/O      | TTL         | GPIO port D bit 7   |
|            | COo      | 0        | TTL         | Analog comparator 0 output  |

# Table 16-2. Signals by Signal Name

| Pin Name | Pin Number | Pin Type | Buffer Type | Description  |
|----------|------------|----------|-------------|--|
| C0+      | 90         | I        | Analog      | Analog comparator 0 positive input   |
| C0-      | 92         | I        | Analog      | Analog comparator 0 negative input   |
| COo      | 100        | 0        | TTL         | Analog comparator 0 output   |
| C1+      | 24         | I        | Analog      | Analog comparator positive input   |
| C1-      | 91         | I        | Analog      | Analog comparator 1 negative input   |
| Clo      | 2          | 0        | TTL         | Analog comparator 1 output   |
| CCP0     | 66         | I/O      | TTL         | Capture/Compare/PWM 0  |
| CCP1     | 34         | I/O      | TTL         | Capture/Compare/PWM 1  |
| CMOD0    | 65         | I/O      | TTL         | CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved. |
| CMOD1    | 76         | I/O      | TTL         | CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved. |
| GND      | 9          | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | 15         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | 21         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | 33         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | 39         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | 45         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | 54         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | 57         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | 63         | -        | Power       | Ground reference for logic and I/O pins.   |

Preliminary

| Pin Name | Pin Number | Pin Type | Buffer Type | Description   |
|----------|------------|----------|-------------|---|
| GND      | 69         | -        | Power       | Ground reference for logic and I/O pins.  |
| GND      | 82         | -        | Power       | Ground reference for logic and I/O pins.  |
| GND      | 87         | -        | Power       | Ground reference for logic and I/O pins.  |
| GND      | 94         | -        | Power       | Ground reference for logic and I/O pins.  |
| GNDA     | 4          | -        | Power       | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.   |
| GNDA     | 97         | -        | Power       | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.   |
| HIB      | 51         | 0        | TTL         | An output that indicates the processor is in hibernate mode.  |
| LDO      | 7          | -        | Power       | Low drop-out regulator output voltage. This<br>pin requires an external capacitor between<br>the pin and GND of 1 µF or greater. The LDO<br>pin must also be connected to the VDD25 pins<br>at the board level in addition to the decoupling<br>capacitor(s). |
| NC       | 1          | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| NC       | 16         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| NC       | 17         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| NC       | 18         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| NC       | 19         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| NC       | 22         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| NC       | 23         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| NC       | 35         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| NC       | 36         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| NC       | 37         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| NC       | 40         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| NC       | 41         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| NC       | 42         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| NC       | 43         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| NC       | 46         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |

| Pin Name | Pin Number | Pin Type | Buffer Type | Description   |
|----------|------------|----------|-------------|---|
| NC       | 83         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| NC       | 84         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| NC       | 85         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| NC       | 86         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |
| OSC0     | 48         | Ι        | Analog      | Main oscillator crystal input or an external clock reference input. |
| OSC1     | 49         | 0        | Analog      | Main oscillator crystal output.                                     |
| PAO      | 26         | I/O      | TTL         | GPIO port A bit 0   |
| PA1      | 27         | I/O      | TTL         | GPIO port A bit 1   |
| PA2      | 28         | I/O      | TTL         | GPIO port A bit 2   |
| PA3      | 29         | I/O      | TTL         | GPIO port A bit 3   |
| PA4      | 30         | I/O      | TTL         | GPIO port A bit 4   |
| PA5      | 31         | I/O      | TTL         | GPIO port A bit 5   |
| PA6      | 34         | I/O      | TTL         | GPIO port A bit 6   |
| PBO      | 66         | I/O      | TTL         | GPIO port B bit 0   |
| PB1      | 67         | I/O      | TTL         | GPIO port B bit 1   |
| PB2      | 70         | I/O      | TTL         | GPIO port B bit 2   |
| PB3      | 71         | I/O      | TTL         | GPIO port B bit 3   |
| PB4      | 92         | I/O      | TTL         | GPIO port B bit 4   |
| PB5      | 91         | I/O      | TTL         | GPIO port B bit 5   |
| PB6      | 90         | I/O      | TTL         | GPIO port B bit 6   |
| PB7      | 89         | I/O      | TTL         | GPIO port B bit 7   |
| PCO      | 80         | I/O      | TTL         | GPIO port C bit 0   |
| PC1      | 79         | I/O      | TTL         | GPIO port C bit 1   |
| PC2      | 78         | I/O      | TTL         | GPIO port C bit 2   |
| PC3      | 77         | I/O      | TTL         | GPIO port C bit 3   |
| PC4      | 25         | I/O      | TTL         | GPIO port C bit 4   |
| PC5      | 24         | I/O      | TTL         | GPIO port C bit 5   |
| PDO      | 10         | I/O      | TTL         | GPIO port D bit 0   |
| PD1      | 11         | I/O      | TTL         | GPIO port D bit 1   |
| PD2      | 12         | I/O      | TTL         | GPIO port D bit 2   |
| PD3      | 13         | I/O      | TTL         | GPIO port D bit 3   |
| PD4      | 95         | I/O      | TTL         | GPIO port D bit 4   |
| PD5      | 96         | I/O      | TTL         | GPIO port D bit 5   |
| PD6      | 99         | I/O      | TTL         | GPIO port D bit 6   |
| PD7      | 100        | I/O      | TTL         | GPIO port D bit 7   |
| PEO      | 72         | I/O      | TTL         | GPIO port E bit 0   |
| PE1      | 73         | I/O      | TTL         | GPIO port E bit 1   |
| PE2      | 74         | I/O      | TTL         | GPIO port E bit 2   |
| PE3      | 75         | I/O      | TTL         | GPIO port E bit 3   |

| Pin Name | Pin Number | Pin Type | Buffer Type | Description  |  |
|----------|------------|----------|-------------|--|--|
| PE4      | 6          | I/O      | TTL         | GPIO port E bit 4  |  |
| PE5      | 5          | I/O      | TTL         | GPIO port E bit 5  |  |
| PE6      | 2          | I/O      | TTL         | GPIO port E bit 6  |  |
| PFO      | 47         | I/O      | TTL         | GPIO port F bit 0  |  |
| PF1      | 61         | I/O      | TTL         | GPIO port F bit 1  |  |
| PF2      | 60         | I/O      | TTL         | GPIO port F bit 2  |  |
| PF3      | 59         | I/O      | TTL         | GPIO port F bit 3  |  |
| PF4      | 58         | I/O      | TTL         | GPIO port F bit 4  |  |
| RST      | 64         | I        | TTL         | System reset input.  |  |
| SSIOClk  | 28         | I/O      | TTL         | SSI module 0 clock   |  |
| SSIOFss  | 29         | I/O      | TTL         | SSI module 0 frame   |  |
| SSIORx   | 30         | I        | TTL         | SSI module 0 receive   |  |
| SSI0Tx   | 31         | 0        | TTL         | SSI module 0 transmit  |  |
| SWCLK    | 80         | I        | TTL         | JTAG/SWD CLK   |  |
| SWDIO    | 79         | I/O      | TTL         | JTAG TMS and SWDIO   |  |
| SWO      | 77         | 0        | TTL         | JTAG TDO and SWO   |  |
| TCK      | 80         | I        | TTL         | JTAG/SWD CLK   |  |
| TDI      | 78         | I        | TTL         | JTAG TDI   |  |
| TDO      | 77         | 0        | TTL         | JTAG TDO and SWO   |  |
| TMS      | 79         | I/O      | TTL         | JTAG TMS and SWDIO   |  |
| TRST     | 89         | I        | TTL         | JTAG TRSTn   |  |
| UORx     | 26         | I        | TTL         | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.   |  |
| UOTx     | 27         | 0        | TTL         | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.  |  |
| UlRx     | 12         | I        | TTL         | UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.   |  |
| UlTx     | 13         | 0        | TTL         | UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.  |  |
| VBAT     | 55         | -        | Power       | Power source for the Hibernation Module. It<br>is normally connected to the positive terminal<br>of a battery and serves as the battery<br>backup/Hibernation Module power-source<br>supply. |  |
| VDD      | 8          | -        | Power       | Positive supply for I/O and some logic.  |  |
| VDD      | 20         | -        | Power       | Positive supply for I/O and some logic.  |  |
| VDD      | 32         | -        | Power       | Positive supply for I/O and some logic.  |  |
| VDD      | 44         | -        | Power       | Positive supply for I/O and some logic.  |  |
| VDD      | 56         | -        | Power       | Positive supply for I/O and some logic.  |  |
| VDD      | 68         | -        | Power       | Positive supply for I/O and some logic.  |  |
| VDD      | 81         | -        | Power       | Positive supply for I/O and some logic.  |  |
| VDD      | 93         | -        | Power       | Positive supply for I/O and some logic.  |  |
| VDD25    | 14         | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.   |  |

| Pin Name | Pin Number | Pin Type | Buffer Type | Description   |
|----------|------------|----------|-------------|---|
| VDD25    | 38         | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.  |
| VDD25    | 62         | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.  |
| VDD25    | 88         | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.  |
| VDDA     | 3          | -        | Power       | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.  |
| VDDA     | 98         | -        | Power       | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.  |
| WAKE     | 50         | I        | -           | An external input that brings the processor out of hibernate mode when asserted.  |
| XOSC0    | 52         | I        | Analog      | Hibernation Module oscillator crystal input or<br>an external clock reference input. Note that<br>this is either a 4.19-MHz crystal or a<br>32.768-kHz oscillator for the Hibernation<br>Module RTC. See the CLKSEL bit in the<br><b>HIBCTL</b> register. |
| XOSC1    | 53         | 0        | Analog      | Hibernation Module oscillator crystal output.   |

# Table 16-3. Signals by Function, Except for GPIO

| Function        | Pin Name | Pin<br>Number | Pin Type | Buffer<br>Type | Description                              |
|-----------------|----------|---------------|----------|----------------|--|
| Analog          | C0+      | 90            | I        | Analog         | Analog comparator 0 positive input       |
| Comparators     | C0-      | 92            | I        | Analog         | Analog comparator 0 negative input       |
|                 | C0o      | 100           | 0        | TTL            | Analog comparator 0 output               |
|                 | C1+      | 24            | I        | Analog         | Analog comparator positive input         |
|                 | C1-      | 91            | I        | Analog         | Analog comparator 1 negative input       |
|                 | C10      | 2             | 0        | TTL            | Analog comparator 1 output               |
| General-Purpose | CCP0     | 66            | I/O      | TTL            | Capture/Compare/PWM 0                    |
| Timers          | CCP1     | 34            | I/O      | TTL            | Capture/Compare/PWM 1                    |
| JTAG/SWD/SWO    | SWCLK    | 80            | I        | TTL            | JTAG/SWD CLK                             |
|                 | SWDIO    | 79            | I/O      | TTL            | JTAG TMS and SWDIO                       |
|                 | SWO      | 77            | 0        | TTL            | JTAG TDO and SWO                         |
|                 | TCK      | 80            | I        | TTL            | JTAG/SWD CLK                             |
|                 | TDI      | 78            | I        | TTL            | JTAG TDI                                 |
|                 | TDO      | 77            | 0        | TTL            | JTAG TDO and SWO                         |
|                 | TMS      | 79            | I/O      | TTL            | JTAG TMS and SWDIO                       |
| Power           | GND      | 9             | -        | Power          | Ground reference for logic and I/O pins. |
|                 | GND      | 15            | -        | Power          | Ground reference for logic and I/O pins. |

Preliminary

| Function | Pin Name | Pin<br>Number | Pin Type | Buffer<br>Type | Description   |
|----------|----------|---------------|----------|----------------|---|
|          | GND      | 21            | -        | Power          | Ground reference for logic and I/O pins.  |
|          | GND      | 33            | -        | Power          | Ground reference for logic and I/O pins.  |
|          | GND      | 39            | -        | Power          | Ground reference for logic and I/O pins.  |
|          | GND      | 45            | -        | Power          | Ground reference for logic and I/O pins.  |
|          | GND      | 54            | -        | Power          | Ground reference for logic and I/O pins.  |
|          | GND      | 57            | -        | Power          | Ground reference for logic and I/O pins.  |
|          | GND      | 63            | -        | Power          | Ground reference for logic and I/O pins.  |
|          | GND      | 69            | -        | Power          | Ground reference for logic and I/O pins.  |
|          | GND      | 82            | -        | Power          | Ground reference for logic and I/O pins.  |
|          | GND      | 87            | -        | Power          | Ground reference for logic and I/O pins.  |
|          | GND      | 94            | -        | Power          | Ground reference for logic and I/O pins.  |
|          | GNDA     | 4             | -        | Power          | The ground reference for the analog circuits (ADC,<br>Analog Comparators, etc.). These are separated<br>from GND to minimize the electrical noise contained<br>on VDD from affecting the analog functions.  |
|          | GNDA     | 97            | -        | Power          | The ground reference for the analog circuits (ADC,<br>Analog Comparators, etc.). These are separated<br>from GND to minimize the electrical noise contained<br>on VDD from affecting the analog functions.  |
|          | HIB      | 51            | 0        | TTL            | An output that indicates the processor is in hibernate mode.  |
|          | LDO      | 7             | -        | Power          | Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater. The LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s). |
|          | VBAT     | 55            | -        | Power          | Power source for the Hibernation Module. It is<br>normally connected to the positive terminal of a<br>battery and serves as the battery<br>backup/Hibernation Module power-source supply.   |
|          | VDD      | 8             | -        | Power          | Positive supply for I/O and some logic.   |
|          | VDD      | 20            | -        | Power          | Positive supply for I/O and some logic.   |
|          | VDD      | 32            | -        | Power          | Positive supply for I/O and some logic.   |
|          | VDD      | 44            | -        | Power          | Positive supply for I/O and some logic.   |
|          | VDD      | 56            | -        | Power          | Positive supply for I/O and some logic.   |
|          | VDD      | 68            | -        | Power          | Positive supply for I/O and some logic.   |
|          | VDD      | 81            | -        | Power          | Positive supply for I/O and some logic.   |
|          | VDD      | 93            | -        | Power          | Positive supply for I/O and some logic.   |
|          | VDD25    | 14            | -        | Power          | Positive supply for most of the logic function, including the processor core and most peripherals.  |
|          | VDD25    | 38            | -        | Power          | Positive supply for most of the logic function, including the processor core and most peripherals.  |
|          | VDD25    | 62            | -        | Power          | Positive supply for most of the logic function, including the processor core and most peripherals.  |
|          | VDD25    | 88            | -        | Power          | Positive supply for most of the logic function, including the processor core and most peripherals.  |
|          | VDDA     | 3             | -        | Power          | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are  |

| Function                   | Pin Name | Pin<br>Number | Pin Type | Buffer<br>Type | Description  |
|----------------------------|----------|---------------|----------|----------------|--|
|                            |          |               |          |                | separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.  |
|                            | VDDA     | 98            | -        | Power          | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.                                   |
|                            | WAKE     | 50            | I        | -              | An external input that brings the processor out of hibernate mode when asserted.   |
| SSI                        | SSIOClk  | 28            | I/O      | TTL            | SSI module 0 clock   |
|                            | SSIOFss  | 29            | I/O      | TTL            | SSI module 0 frame   |
|                            | SSIORx   | 30            | I        | TTL            | SSI module 0 receive   |
|                            | SSIOTx   | 31            | 0        | TTL            | SSI module 0 transmit  |
| System Control &<br>Clocks | CMOD0    | 65            | I/O      | TTL            | CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.   |
|                            | CMOD1    | 76            | I/O      | TTL            | CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.   |
|                            | OSC0     | 48            | I        | Analog         | Main oscillator crystal input or an external clock reference input.  |
|                            | OSC1     | 49            | 0        | Analog         | Main oscillator crystal output.  |
|                            | RST      | 64            | I        | TTL            | System reset input.  |
|                            | TRST     | 89            | I        | TTL            | JTAG TRSTn   |
|                            | XOSC0    | 52            | I        | Analog         | Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the <b>HIBCTL</b> register. |
|                            | XOSC1    | 53            | 0        | Analog         | Hibernation Module oscillator crystal output.  |
| UART                       | UORx     | 26            | I        | TTL            | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.   |
|                            | UOTx     | 27            | 0        | TTL            | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.  |
|                            | UlRx     | 12            | I        | TTL            | UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.   |
|                            | UlTx     | 13            | 0        | TTL            | UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.  |

### **Table 16-4. GPIO Pins and Alternate Functions**

| GPIO Pin | Pin Number | Multiplexed Function | Multiplexed Function |
|----------|------------|----------------------|----------------------|
| PAO      | 26         | UORx                 |                      |
| PA1      | 27         | UOTx                 |                      |
| PA2      | 28         | SSIOClk              |                      |
| PA3      | 29         | SSIOFss              |                      |
| PA4      | 30         | SSIORx               |                      |
| PA5      | 31         | SSI0Tx               |                      |
| PA6      | 34         | CCP1                 |                      |

| GPIO Pin | Pin Number | Multiplexed Function | Multiplexed Function |
|----------|------------|----------------------|----------------------|
| PBO      | 66         | CCP0                 |                      |
| PB1      | 67         |                      |                      |
| PB2      | 70         |                      |                      |
| PB3      | 71         |                      |                      |
| PB4      | 92         | C0-                  |                      |
| PB5      | 91         | C1-                  |                      |
| PB6      | 90         | C0+                  |                      |
| PB7      | 89         | TRST                 |                      |
| PCO      | 80         | TCK                  | SWCLK                |
| PC1      | 79         | TMS                  | SWDIO                |
| PC2      | 78         | TDI                  |                      |
| PC3      | 77         | TDO                  | SWO                  |
| PC4      | 25         |                      |                      |
| PC5      | 24         | C1+                  |                      |
| PDO      | 10         |                      |                      |
| PD1      | 11         |                      |                      |
| PD2      | 12         | UlRx                 |                      |
| PD3      | 13         | UlTx                 |                      |
| PD4      | 95         |                      |                      |
| PD5      | 96         |                      |                      |
| PD6      | 99         |                      |                      |
| PD7      | 100        | COo                  |                      |
| PEO      | 72         |                      |                      |
| PE1      | 73         |                      |                      |
| PE2      | 74         |                      |                      |
| PE3      | 75         |                      |                      |
| PE4      | 6          |                      |                      |
| PE5      | 5          |                      |                      |
| PE6      | 2          | Clo                  |                      |
| PFO      | 47         |                      |                      |
| PF1      | 61         |                      |                      |
| PF2      | 60         |                      |                      |
| PF3      | 59         |                      |                      |
| PF4      | 58         |                      |                      |

# 16.2 108-Pin BGA Package Pin Tables

### Table 16-5. Signals by Pin Number

| Pin Number | Pin Name | Pin Type | Buffer Type | Description  |
|------------|----------|----------|-------------|--|
| A1         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated. |
| A2         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated. |

| Pin Number | Pin Name | Pin Type | Buffer Type | Description   |
|------------|----------|----------|-------------|---|
| A3         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| A4         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| A5         | GNDA     | -        | Power       | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. |
| A6         | PB4      | I/O      | TTL         | GPIO port B bit 4   |
|            | C0-      | 1        | Analog      | Analog comparator 0 negative input  |
| A7         | PB6      | I/O      | TTL         | GPIO port B bit 6   |
|            | C0+      | I        | Analog      | Analog comparator 0 positive input  |
| A8         | PB7      | I/O      | TTL         | GPIO port B bit 7   |
|            | TRST     | I        | TTL         | JTAG TRSTn  |
| A9         | PC0      | I/O      | TTL         | GPIO port C bit 0   |
|            | TCK      | 1        | TTL         | JTAG/SWD CLK  |
|            | SWCLK    | 1        | TTL         | JTAG/SWD CLK  |
| A10        | PC3      | I/O      | TTL         | GPIO port C bit 3   |
|            | TDO      | 0        | TTL         | JTAG TDO and SWO  |
|            | SWO      | 0        | TTL         | JTAG TDO and SWO  |
| A11        | PEO      | I/O      | TTL         | GPIO port E bit 0   |
| A12        | PE3      | I/O      | TTL         | GPIO port E bit 3   |
| B1         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| B2         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| B3         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| B4         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| B5         | GNDA     | -        | Power       | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. |
| B6         | GND      | -        | Power       | Ground reference for logic and I/O pins.  |
| B7         | PB5      | I/O      | TTL         | GPIO port B bit 5   |
|            | C1-      | I        | Analog      | Analog comparator 1 negative input  |
| B8         | PC2      | I/O      | TTL         | GPIO port C bit 2   |
|            | TDI      | I        | TTL         | JTAG TDI  |
| B9         | PC1      | I/O      | TTL         | GPIO port C bit 1   |
|            | TMS      | I/O      | TTL         | JTAG TMS and SWDIO  |
|            | SWDIO    | I/O      | TTL         | JTAG TMS and SWDIO  |
| B10        | CMOD1    | I/O      | TTL         | CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.  |
| B11        | PE2      | I/O      | TTL         | GPIO port E bit 2   |

| Pin Number | Pin Name | Pin Type | Buffer Type | Description  |
|------------|----------|----------|-------------|--|
| B12        | PE1      | I/O      | TTL         | GPIO port E bit 1  |
| C1         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| C2         | PE6      | I/O      | TTL         | GPIO port E bit 6  |
|            | Clo      | 0        | TTL         | Analog comparator 1 output   |
| C3         | VDD25    | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.   |
| C4         | GND      | -        | Power       | Ground reference for logic and I/O pins.   |
| C5         | GND      | -        | Power       | Ground reference for logic and I/O pins.   |
| C6         | VDDA     | -        | Power       | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.).<br>These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.  |
| C7         | VDDA     | -        | Power       | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.).<br>These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.  |
| C8         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| C9         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| C10        | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| C11        | PB2      | I/O      | TTL         | GPIO port B bit 2  |
| C12        | PB3      | I/O      | TTL         | GPIO port B bit 3  |
| D1         | PE4      | I/O      | TTL         | GPIO port E bit 4  |
| D2         | PE5      | I/O      | TTL         | GPIO port E bit 5  |
| D3         | VDD25    | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.   |
| D10        | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| D11        | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| D12        | PB1      | I/O      | TTL         | GPIO port B bit 1  |
| E1         | PD4      | I/O      | TTL         | GPIO port D bit 4  |
| E2         | PD5      | I/O      | TTL         | GPIO port D bit 5  |
| E3         | LDO      | -        | Power       | Low drop-out regulator output voltage. This<br>pin requires an external capacitor between<br>the pin and GND of 1 $\mu$ F or greater. The LDO<br>pin must also be connected to the VDD25 pins<br>at the board level in addition to the decoupling<br>capacitor(s). |
| E10        | VDD33    | -        | Power       | Positive supply for I/O and some logic.  |
| E11        | CMOD0    | I/O      | TTL         | CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.   |

| Pin Number | Pin Name | Pin Type | Buffer Type | Description  |
|------------|----------|----------|-------------|--|
| E12        | PB0      | I/O      | TTL         | GPIO port B bit 0  |
|            | CCP0     | I/O      | TTL         | Capture/Compare/PWM 0  |
| F1         | PD7      | I/O      | TTL         | GPIO port D bit 7  |
|            | COo      | 0        | TTL         | Analog comparator 0 output   |
| F2         | PD6      | I/O      | TTL         | GPIO port D bit 6  |
| F3         | VDD25    | -        | Power       | Positive supply for most of the logic function,<br>including the processor core and most<br>peripherals. |
| F10        | GND      | -        | Power       | Ground reference for logic and I/O pins.   |
| F11        | GND      | -        | Power       | Ground reference for logic and I/O pins.   |
| F12        | GND      | -        | Power       | Ground reference for logic and I/O pins.   |
| G1         | PD0      | I/O      | TTL         | GPIO port D bit 0  |
| G2         | PD1      | I/O      | TTL         | GPIO port D bit 1  |
| G3         | VDD25    | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.       |
| G10        | VDD33    | -        | Power       | Positive supply for I/O and some logic.  |
| G11        | VDD33    | -        | Power       | Positive supply for I/O and some logic.  |
| G12        | VDD33    | -        | Power       | Positive supply for I/O and some logic.  |
| H1         | PD3      | I/O      | TTL         | GPIO port D bit 3  |
|            | UlTx     | 0        | TTL         | UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.                              |
| H2         | PD2      | I/O      | TTL         | GPIO port D bit 2  |
|            | UlRx     | I        | TTL         | UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.                               |
| H3         | GND      | -        | Power       | Ground reference for logic and I/O pins.   |
| H10        | VDD33    | -        | Power       | Positive supply for I/O and some logic.  |
| H11        | RST      | 1        | TTL         | System reset input.  |
| H12        | PF1      | I/O      | TTL         | GPIO port F bit 1  |
| J1         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| J2         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| J3         | GND      | -        | Power       | Ground reference for logic and I/O pins.   |
| J10        | GND      | -        | Power       | Ground reference for logic and I/O pins.   |
| J11        | PF2      | I/O      | TTL         | GPIO port F bit 2  |
| J12        | PF3      | I/O      | TTL         | GPIO port F bit 3  |
| K1         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| K2         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| К3         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| К4         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| K5         | GND      | -        | Power       | Ground reference for logic and I/O pins.   |

| Pin Number | Pin Name | Pin Type | Buffer Type | Description   |
|------------|----------|----------|-------------|---|
| K6         | GND      | -        | Power       | Ground reference for logic and I/O pins.  |
| K7         | VDD33    | -        | Power       | Positive supply for I/O and some logic.   |
| K8         | VDD33    | -        | Power       | Positive supply for I/O and some logic.   |
| K9         | VDD33    | -        | Power       | Positive supply for I/O and some logic.   |
| K10        | GND      | -        | Power       | Ground reference for logic and I/O pins.  |
| K11        | XOSC0    | I        | Analog      | Hibernation Module oscillator crystal input or<br>an external clock reference input. Note that<br>this is either a 4.19-MHz crystal or a<br>32.768-kHz oscillator for the Hibernation<br>Module RTC. See the CLKSEL bit in the<br><b>HIBCTL</b> register. |
| K12        | XOSC1    | 0        | Analog      | Hibernation Module oscillator crystal output.   |
| L1         | PC4      | I/O      | TTL         | GPIO port C bit 4   |
| L2         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| L3         | PAO      | I/O      | TTL         | GPIO port A bit 0   |
|            | UORx     | I        | TTL         | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.  |
| L4         | PA3      | I/O      | TTL         | GPIO port A bit 3   |
|            | SSIOFss  | I/O      | TTL         | SSI module 0 frame  |
| L5         | PA4      | I/O      | TTL         | GPIO port A bit 4   |
|            | SSIORx   | 1        | TTL         | SSI module 0 receive  |
| L6         | PA6      | I/O      | TTL         | GPIO port A bit 6   |
|            | CCP1     | I/O      | TTL         | Capture/Compare/PWM 1   |
| L7         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| L8         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| L9         | PF4      | I/O      | TTL         | GPIO port F bit 4   |
| L10        | GND      | -        | Power       | Ground reference for logic and I/O pins.  |
| L11        | OSC0     | I        | Analog      | Main oscillator crystal input or an external clock reference input.   |
| L12        | VBAT     | -        | Power       | Power source for the Hibernation Module. It<br>is normally connected to the positive terminal<br>of a battery and serves as the battery<br>backup/Hibernation Module power-source<br>supply.  |
| M1         | PC5      | I/O      | TTL         | GPIO port C bit 5   |
|            | C1+      | I        | Analog      | Analog comparator positive input  |
| M2         | NC       | -        | -           | No connect. Leave the pin electrically unconnected/isolated.  |
| M3         | PA1      | I/O      | TTL         | GPIO port A bit 1   |
|            | UOTx     | 0        | TTL         | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.   |
| M4         | PA2      | I/O      | TTL         | GPIO port A bit 2   |
|            | SSIOClk  | I/O      | TTL         | SSI module 0 clock  |

| Pin Number | Pin Name | Pin Type | Buffer Type                            | Description  |
|------------|----------|----------|--|--|
| M5         | PA5      | I/O      | TTL                                    | GPIO port A bit 5  |
|            | SSIOTx   | 0        | TTL                                    | SSI module 0 transmit  |
| M6         | NC       | -        | -                                      | No connect. Leave the pin electrically unconnected/isolated.                     |
| M7         | NC       | -        | -                                      | No connect. Leave the pin electrically unconnected/isolated.                     |
| M8         | NC       | -        | -                                      | No connect. Leave the pin electrically unconnected/isolated.                     |
| M9         | PF0      | I/O      | TTL                                    | GPIO port F bit 0  |
| M10        | WAKE     | I        | -                                      | An external input that brings the processor out of hibernate mode when asserted. |
| M11        | OSC1     | 0        | Analog Main oscillator crystal output. |  |
| M12        | HIB      | 0        | TTL                                    | An output that indicates the processor is in hibernate mode.                     |

## Table 16-6. Signals by Signal Name

| Pin Name | Pin Number | Pin Type | Buffer Type | Description  |
|----------|------------|----------|-------------|--|
| C0+      | A7         | I        | Analog      | Analog comparator 0 positive input   |
| C0-      | A6         | I        | Analog      | Analog comparator 0 negative input   |
| COo      | F1         | 0        | TTL         | Analog comparator 0 output   |
| C1+      | M1         | I        | Analog      | Analog comparator positive input   |
| C1-      | B7         | I        | Analog      | Analog comparator 1 negative input   |
| Clo      | C2         | 0        | TTL         | Analog comparator 1 output   |
| CCP0     | E12        | I/O      | TTL         | Capture/Compare/PWM 0  |
| CCP1     | L6         | I/O      | TTL         | Capture/Compare/PWM 1  |
| CMOD0    | E11        | I/O      | TTL         | CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved. |
| CMOD1    | B10        | I/O      | TTL         | CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved. |
| GND      | C4         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | C5         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | H3         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | J3         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | K5         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | K6         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | L10        | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | K10        | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | J10        | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | F10        | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | F11        | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | B6         | -        | Power       | Ground reference for logic and I/O pins.   |
| GND      | F12        | -        | Power       | Ground reference for logic and I/O pins.   |

| Pin Name | Pin Number | Pin Type | Buffer Type | Description  |
|----------|------------|----------|-------------|--|
| GNDA     | B5         | -        | Power       | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.  |
| GNDA     | A5         | -        | Power       | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.  |
| HIB      | M12        | 0        | TTL         | An output that indicates the processor is in hibernate mode.   |
| LDO      | E3         | -        | Power       | Low drop-out regulator output voltage. This<br>pin requires an external capacitor between<br>the pin and GND of 1 $\mu$ F or greater. The LDO<br>pin must also be connected to the VDD25 pins<br>at the board level in addition to the decoupling<br>capacitor(s). |
| NC       | B1         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | A1         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | B3         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | B2         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | A2         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | A3         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | B4         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | A4         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | M6         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | M2         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | L2         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | C1         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | L8         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | M8         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | К4         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | K1         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |
| NC       | К2         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.   |

| Pin Name | Pin Number | Pin Type | Buffer Type | Description   |  |
|----------|------------|----------|-------------|---|--|
| NC       | J1         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |  |
| NC       | J2         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |  |
| NC       | К3         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |  |
| NC       | M7         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |  |
| NC       | L7         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |  |
| NC       | C10        | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |  |
| NC       | C9         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |  |
| NC       | C8         | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |  |
| NC       | D11        | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |  |
| NC       | D10        | -        | -           | No connect. Leave the pin electrically unconnected/isolated.        |  |
| OSC0     | L11        | I        | Analog      | Main oscillator crystal input or an external clock reference input. |  |
| OSC1     | M11        | 0        | Analog      | Main oscillator crystal output.                                     |  |
| PAO      | L3         | I/O      | TTL         | GPIO port A bit 0   |  |
| PA1      | M3         | I/O      | TTL         | GPIO port A bit 1   |  |
| PA2      | M4         | I/O      | TTL         | GPIO port A bit 2   |  |
| PA3      | L4         | I/O      | TTL         | GPIO port A bit 3   |  |
| PA4      | L5         | I/O      | TTL         | GPIO port A bit 4   |  |
| PA5      | M5         | I/O      | TTL         | GPIO port A bit 5   |  |
| PA6      | L6         | I/O      | TTL         | GPIO port A bit 6   |  |
| PB0      | E12        | I/O      | TTL         | GPIO port B bit 0   |  |
| PB1      | D12        | I/O      | TTL         | GPIO port B bit 1   |  |
| PB2      | C11        | I/O      | TTL         | GPIO port B bit 2   |  |
| PB3      | C12        | I/O      | TTL         | GPIO port B bit 3   |  |
| PB4      | A6         | I/O      | TTL         | GPIO port B bit 4   |  |
| PB5      | B7         | I/O      | TTL         | GPIO port B bit 5   |  |
| PB6      | A7         | I/O      | TTL         | GPIO port B bit 6   |  |
| PB7      | A8         | I/O      | TTL         | GPIO port B bit 7   |  |
| PC0      | A9         | I/O      | TTL         | GPIO port C bit 0   |  |
| PC1      | B9         | I/O      | TTL         | GPIO port C bit 1   |  |
| PC2      | B8         | I/O      | TTL         | GPIO port C bit 2   |  |
| PC3      | A10        | I/O      | TTL         | GPIO port C bit 3   |  |
| PC4      | L1         | I/O      | TTL         | GPIO port C bit 4   |  |
| PC5      | M1         | I/O      | TTL         | GPIO port C bit 5   |  |
| PD0      | G1         | I/O      | TTL         | GPIO port D bit 0   |  |
| PD1      | G2         | I/O      | TTL         | GPIO port D bit 1   |  |

| Pin Name | Pin Number | Pin Type | Buffer Type | Description  |  |
|----------|------------|----------|-------------|--|--|
| PD2      | H2         | I/O      | TTL         | GPIO port D bit 2  |  |
| PD3      | H1         | I/O      | TTL         | GPIO port D bit 3  |  |
| PD4      | E1         | I/O      | TTL         | GPIO port D bit 4  |  |
| PD5      | E2         | I/O      | TTL         | GPIO port D bit 5  |  |
| PD6      | F2         | I/O      | TTL         | GPIO port D bit 6  |  |
| PD7      | F1         | I/O      | TTL         | GPIO port D bit 7  |  |
| PEO      | A11        | I/O      | TTL         | GPIO port E bit 0  |  |
| PE1      | B12        | I/O      | TTL         | GPIO port E bit 1  |  |
| PE2      | B11        | I/O      | TTL         | GPIO port E bit 2  |  |
| PE3      | A12        | I/O      | TTL         | GPIO port E bit 3  |  |
| PE4      | D1         | I/O      | TTL         | GPIO port E bit 4  |  |
| PE5      | D2         | I/O      | TTL         | GPIO port E bit 5  |  |
| PE6      | C2         | I/O      | TTL         | GPIO port E bit 6  |  |
| PFO      | M9         | I/O      | TTL         | GPIO port F bit 0  |  |
| PF1      | H12        | I/O      | TTL         | GPIO port F bit 1  |  |
| PF2      | J11        | I/O      | TTL         | GPIO port F bit 2  |  |
| PF3      | J12        | I/O      | TTL         | GPIO port F bit 3  |  |
| PF4      | L9         | I/O      | TTL         | GPIO port F bit 4  |  |
| RST      | H11        | I        | TTL         | System reset input.  |  |
| SSIOClk  | M4         | I/O      | TTL         | SSI module 0 clock   |  |
| SSIOFss  | L4         | I/O      | TTL         | SSI module 0 frame   |  |
| SSIORx   | L5         | I        | TTL         | SSI module 0 receive   |  |
| SSI0Tx   | M5         | 0        | TTL         | SSI module 0 transmit  |  |
| SWCLK    | A9         | I        | TTL         | JTAG/SWD CLK   |  |
| SWDIO    | B9         | I/O      | TTL         | JTAG TMS and SWDIO   |  |
| SWO      | A10        | 0        | TTL         | JTAG TDO and SWO   |  |
| TCK      | A9         | I        | TTL         | JTAG/SWD CLK   |  |
| TDI      | B8         | I        | TTL         | JTAG TDI   |  |
| TDO      | A10        | 0        | TTL         | JTAG TDO and SWO   |  |
| TMS      | B9         | I/O      | TTL         | JTAG TMS and SWDIO   |  |
| TRST     | A8         | I        | TTL         | JTAG TRSTn   |  |
| UORx     | L3         | I        | TTL         | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.   |  |
| U0Tx     | M3         | 0        | TTL         | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.  |  |
| UlRx     | H2         | I        | TTL         | UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.   |  |
| UlTx     | H1         | 0        | TTL         | UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.  |  |
| VBAT     | L12        | -        | Power       | Power source for the Hibernation Module. It<br>is normally connected to the positive terminal<br>of a battery and serves as the battery<br>backup/Hibernation Module power-source<br>supply. |  |

| Pin Name | Pin Number | Pin Type | Buffer Type | Description   |
|----------|------------|----------|-------------|---|
| VDD25    | C3         | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.  |
| VDD25    | D3         | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.  |
| VDD25    | F3         | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.  |
| VDD25    | G3         | -        | Power       | Positive supply for most of the logic function, including the processor core and most peripherals.  |
| VDD33    | K7         | -        | Power       | Positive supply for I/O and some logic.   |
| VDD33    | G12        | -        | Power       | Positive supply for I/O and some logic.   |
| VDD33    | K8         | -        | Power       | Positive supply for I/O and some logic.   |
| VDD33    | К9         | -        | Power       | Positive supply for I/O and some logic.   |
| VDD33    | H10        | -        | Power       | Positive supply for I/O and some logic.   |
| VDD33    | G10        | -        | Power       | Positive supply for I/O and some logic.   |
| VDD33    | E10        | -        | Power       | Positive supply for I/O and some logic.   |
| VDD33    | G11        | -        | Power       | Positive supply for I/O and some logic.   |
| VDDA     | C6         | -        | Power       | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.  |
| VDDA     | C7         | -        | Power       | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.).<br>These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.   |
| WAKE     | M10        | I        | -           | An external input that brings the processor out of hibernate mode when asserted.  |
| XOSC0    | K11        | I        | Analog      | Hibernation Module oscillator crystal input or<br>an external clock reference input. Note that<br>this is either a 4.19-MHz crystal or a<br>32.768-kHz oscillator for the Hibernation<br>Module RTC. See the CLKSEL bit in the<br><b>HIBCTL</b> register. |
| XOSC1    | K12        | 0        | Analog      | Hibernation Module oscillator crystal output.   |

### Table 16-7. Signals by Function, Except for GPIO

| Function    | Pin Name | Pin<br>Number | Pin Type | Buffer<br>Type | Description                        |
|-------------|----------|---------------|----------|----------------|------------------------------------|
| Analog      | C0+      | A7            | I        | Analog         | Analog comparator 0 positive input |
| Comparators | C0-      | A6            | I        | Analog         | Analog comparator 0 negative input |
|             | C00      | F1            | 0        | TTL            | Analog comparator 0 output         |
|             | C1+      | M1            | I        | Analog         | Analog comparator positive input   |
|             | C1-      | B7            | I        | Analog         | Analog comparator 1 negative input |
|             | Clo      | C2            | 0        | TTL            | Analog comparator 1 output         |

Preliminary

| Function        | Pin Name | Pin<br>Number | Pin Type | Buffer<br>Type | Description   |
|-----------------|----------|---------------|----------|----------------|---|
| General-Purpose | CCP0     | E12           | I/O      | TTL            | Capture/Compare/PWM 0   |
| Timers          | CCP1     | L6            | I/O      | TTL            | Capture/Compare/PWM 1   |
| JTAG/SWD/SWO    | SWCLK    | A9            | I        | TTL            | JTAG/SWD CLK  |
|                 | SWDIO    | B9            | I/O      | TTL            | JTAG TMS and SWDIO  |
|                 | SWO      | A10           | 0        | TTL            | JTAG TDO and SWO  |
|                 | TCK      | A9            | I        | TTL            | JTAG/SWD CLK  |
|                 | TDI      | B8            | I        | TTL            | JTAG TDI  |
|                 | TDO      | A10           | 0        | TTL            | JTAG TDO and SWO  |
|                 | TMS      | B9            | I/O      | TTL            | JTAG TMS and SWDIO  |
| Power           | GND      | C4            | -        | Power          | Ground reference for logic and I/O pins.  |
|                 | GND      | C5            | -        | Power          | Ground reference for logic and I/O pins.  |
|                 | GND      | H3            | -        | Power          | Ground reference for logic and I/O pins.  |
|                 | GND      | J3            | -        | Power          | Ground reference for logic and I/O pins.  |
|                 | GND      | K5            | -        | Power          | Ground reference for logic and I/O pins.  |
|                 | GND      | K6            | -        | Power          | Ground reference for logic and I/O pins.  |
|                 | GND      | L10           | -        | Power          | Ground reference for logic and I/O pins.  |
|                 | GND      | K10           | -        | Power          | Ground reference for logic and I/O pins.  |
|                 | GND      | J10           | -        | Power          | Ground reference for logic and I/O pins.  |
|                 | GND      | F10           | -        | Power          | Ground reference for logic and I/O pins.  |
|                 | GND      | F11           | -        | Power          | Ground reference for logic and I/O pins.  |
|                 | GND      | B6            | -        | Power          | Ground reference for logic and I/O pins.  |
|                 | GND      | F12           | -        | Power          | Ground reference for logic and I/O pins.  |
|                 | GNDA     | B5            | -        | Power          | The ground reference for the analog circuits (ADC,<br>Analog Comparators, etc.). These are separated<br>from GND to minimize the electrical noise contained<br>on VDD from affecting the analog functions.  |
|                 | GNDA     | A5            | -        | Power          | The ground reference for the analog circuits (ADC,<br>Analog Comparators, etc.). These are separated<br>from GND to minimize the electrical noise contained<br>on VDD from affecting the analog functions.  |
|                 | HIB      | M12           | 0        | TTL            | An output that indicates the processor is in hibernate mode.  |
|                 | LDO      | E3            | -        | Power          | Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater. The LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s). |
|                 | VBAT     | L12           | -        | Power          | Power source for the Hibernation Module. It is<br>normally connected to the positive terminal of a<br>battery and serves as the battery<br>backup/Hibernation Module power-source supply.   |
|                 | VDD25    | C3            | -        | Power          | Positive supply for most of the logic function, including the processor core and most peripherals.  |
|                 | VDD25    | D3            | -        | Power          | Positive supply for most of the logic function, including the processor core and most peripherals.  |
|                 | VDD25    | F3            | -        | Power          | Positive supply for most of the logic function, including the processor core and most peripherals.  |

| Function                | Pin Name | Pin<br>Number | Pin Type | Buffer<br>Type | Description  |
|-------------------------|----------|---------------|----------|----------------|--|
|                         | VDD25    | G3            | -        | Power          | Positive supply for most of the logic function, including the processor core and most peripherals.   |
|                         | VDD33    | K7            | -        | Power          | Positive supply for I/O and some logic.  |
|                         | VDD33    | G12           | -        | Power          | Positive supply for I/O and some logic.  |
|                         | VDD33    | K8            | -        | Power          | Positive supply for I/O and some logic.  |
|                         | VDD33    | K9            | -        | Power          | Positive supply for I/O and some logic.  |
|                         | VDD33    | H10           | -        | Power          | Positive supply for I/O and some logic.  |
|                         | VDD33    | G10           | -        | Power          | Positive supply for I/O and some logic.  |
|                         | VDD33    | E10           | -        | Power          | Positive supply for I/O and some logic.  |
|                         | VDD33    | G11           | -        | Power          | Positive supply for I/O and some logic.  |
|                         | VDDA     | C6            | -        | Power          | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.                                   |
|                         | VDDA     | C7            | -        | Power          | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.                                   |
|                         | WAKE     | M10           | I        | -              | An external input that brings the processor out of hibernate mode when asserted.   |
| SSI                     | SSIOClk  | M4            | I/O      | TTL            | SSI module 0 clock   |
|                         | SSI0Fss  | L4            | I/O      | TTL            | SSI module 0 frame   |
|                         | SSIORx   | L5            | I        | TTL            | SSI module 0 receive   |
|                         | SSIOTx   | M5            | 0        | TTL            | SSI module 0 transmit  |
| System Control & Clocks | CMOD0    | E11           | I/O      | TTL            | CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.   |
|                         | CMOD1    | B10           | I/O      | TTL            | CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.   |
|                         | OSC0     | L11           | I        | Analog         | Main oscillator crystal input or an external clock reference input.  |
|                         | OSC1     | M11           | 0        | Analog         | Main oscillator crystal output.  |
|                         | RST      | H11           | I        | TTL            | System reset input.  |
|                         | TRST     | A8            | I        | TTL            | JTAG TRSTn   |
|                         | XOSC0    | K11           | I        | Analog         | Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the <b>HIBCTL</b> register. |
|                         | XOSC1    | K12           | 0        | Analog         | Hibernation Module oscillator crystal output.  |
| UART                    | UORx     | L3            | I        | TTL            | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.   |
|                         | UOTx     | M3            | 0        | TTL            | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.  |
|                         | UlRx     | H2            | I        | TTL            | UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.   |

| Function | Pin Name | Pin<br>Number | Pin Type | Buffer<br>Type | Description   |
|----------|----------|---------------|----------|----------------|---|
|          | UlTx     | H1            | 0        | TTL            | UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation. |

#### Table 16-8. GPIO Pins and Alternate Functions

| GPIO Pin | Pin Number | Multiplexed Function | Multiplexed Function |
|----------|------------|----------------------|----------------------|
| PAO      | L3         | UORx                 |                      |
| PA1      | M3         | UOTx                 |                      |
| PA2      | M4         | SSIOClk              |                      |
| PA3      | L4         | SSIOFss              |                      |
| PA4      | L5         | SSIORx               |                      |
| PA5      | M5         | SSIOTx               |                      |
| PA6      | L6         | CCP1                 |                      |
| PBO      | E12        | CCP0                 |                      |
| PB1      | D12        |                      |                      |
| PB2      | C11        |                      |                      |
| PB3      | C12        |                      |                      |
| PB4      | A6         | C0-                  |                      |
| PB5      | B7         | C1-                  |                      |
| PB6      | A7         | C0+                  |                      |
| PB7      | A8         | TRST                 |                      |
| PC0      | A9         | TCK                  | SWCLK                |
| PC1      | B9         | TMS                  | SWDIO                |
| PC2      | B8         | TDI                  |                      |
| PC3      | A10        | TDO                  | SWO                  |
| PC4      | L1         |                      |                      |
| PC5      | M1         | C1+                  |                      |
| PDO      | G1         |                      |                      |
| PD1      | G2         |                      |                      |
| PD2      | H2         | UlRx                 |                      |
| PD3      | H1         | UlTx                 |                      |
| PD4      | E1         |                      |                      |
| PD5      | E2         |                      |                      |
| PD6      | F2         |                      |                      |
| PD7      | F1         | COo                  |                      |
| PEO      | A11        |                      |                      |
| PE1      | B12        |                      |                      |
| PE2      | B11        |                      |                      |
| PE3      | A12        |                      |                      |
| PE4      | D1         |                      |                      |
| PE5      | D2         |                      |                      |
| PE6      | C2         | Clo                  |                      |
| PF0      | M9         |                      |                      |

| GPIO Pin | Pin Number | Multiplexed Function | Multiplexed Function |
|----------|------------|----------------------|----------------------|
| PF1      | H12        |                      |                      |
| PF2      | J11        |                      |                      |
| PF3      | J12        |                      |                      |
| PF4      | L9         |                      |                      |

# **17 Operating Characteristics**

#### **Table 17-1. Temperature Characteristics**

| Characteristic <sup>a</sup>            | Symbol         | Value       | Unit |
|--|----------------|-------------|------|
| Industrial operating temperature range | T <sub>A</sub> | -40 to +85  | °C   |
| Extended operating temperature range   | T <sub>A</sub> | -40 to +105 | °C   |

a. Maximum storage temperature is 150°C.

#### Table 17-2. Thermal Characteristics

| Characteristic  | Symbol          | Value                               | Unit |
|---|-----------------|-------------------------------------|------|
| Thermal resistance (junction to ambient) <sup>a</sup> | Θ <sub>JA</sub> | 34                                  | °C/W |
| Average junction temperature <sup>b</sup>             | TJ              | $T_A + (P_{AVG} \cdot \Theta_{JA})$ | °C   |

a. Junction to ambient thermal resistance  $\theta_{\text{JA}}$  numbers are determined by a package simulator.

b. Power dissipation is a function of temperature.

#### **Electrical Characteristics** 18

#### 18.1 **DC Characteristics**

#### 18.1.1 Maximum Ratings

Input voltage

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

V

Note: The device is not guaranteed to operate properly at the maximum ratings.

| Characteristic                             | Symbol            | Va  | lue | Unit |
|--|-------------------|-----|-----|------|
| u  |                   | Min | Max |      |
| I/O supply voltage (V <sub>DD</sub> )      | V <sub>DD</sub>   | 0   | 4   | V    |
| Core supply voltage (V <sub>DD25</sub> )   | V <sub>DD25</sub> | 0   | 3   | V    |
| Analog supply voltage (V <sub>DDA</sub> )  | V <sub>DDA</sub>  | 0   | 4   | V    |
| Battery supply voltage (V <sub>BAT</sub> ) | V <sub>BAT</sub>  | 0   | 4   | V    |

 $V_{IN}$ 

Т

-0.3 5.5

> 25 mΑ

Table 18-1. Maximum Ratings

a. Voltages are measured with respect to GND.

Maximum current per output pins

**Important:** This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or  $V_{DD}$ ).

#### 18.1.2 Recommended DC Operating Conditions

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the  $V_{OI}$  value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package.

| Parameter         | Parameter Name                                      | Min                   | Nom | Max                   | Unit |
|-------------------|---|-----------------------|-----|-----------------------|------|
| V <sub>DD</sub>   | I/O supply voltage                                  | 3.0                   | 3.3 | 3.6                   | V    |
| V <sub>DD25</sub> | Core supply voltage                                 | 2.25                  | 2.5 | 2.75                  | V    |
| V <sub>DDA</sub>  | Analog supply voltage                               | 3.0                   | 3.3 | 3.6                   | V    |
| V <sub>BAT</sub>  | Battery supply voltage                              | 2.3                   | 3.0 | 3.6                   | V    |
| V <sub>IH</sub>   | High-level input voltage                            | 2.0                   | -   | 5.0                   | V    |
| V <sub>IL</sub>   | Low-level input voltage                             | -0.3                  | -   | 1.3                   | V    |
| V <sub>SIH</sub>  | High-level input voltage for Schmitt trigger inputs | 0.8 * V <sub>DD</sub> | -   | V <sub>DD</sub>       | V    |
| V <sub>SIL</sub>  | Low-level input voltage for Schmitt trigger inputs  | 0                     | -   | 0.2 * V <sub>DD</sub> | V    |

#### Table 18-2. Recommended DC Operating Conditions

| Parameter                    | Parameter Name                                    | Min | Nom | Max | Unit |
|------------------------------|---|-----|-----|-----|------|
| V <sub>OH</sub> <sup>a</sup> | High-level output voltage                         | 2.4 | -   | -   | V    |
| V <sub>OL</sub> a            | Low-level output voltage                          | -   | -   | 0.4 | V    |
| I <sub>OH</sub>              | High-level source current, V <sub>OH</sub> =2.4 V |     |     |     |      |
|                              | 2-mA Drive  | 2.0 | -   | -   | mA   |
|                              | 4-mA Drive  | 4.0 | -   | -   | mA   |
|                              | 8-mA Drive  | 8.0 | -   | -   | mA   |
| I <sub>OL</sub>              | Low-level sink current, V <sub>OL</sub> =0.4 V    |     |     |     |      |
|                              | 2-mA Drive  | 2.0 | -   | -   | mA   |
|                              | 4-mA Drive  | 4.0 | -   | -   | mA   |
| 1                            | 8-mA Drive  | 8.0 | -   | -   | mA   |

a.  $V_{OL}$  and  $V_{OH}$  shift to 1.2 V when using high-current GPIOs.

## 18.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

| Parameter           | Parameter Name   | Min  | Nom | Мах  | Unit |
|---------------------|--|------|-----|------|------|
| V <sub>LDOOUT</sub> | Programmable internal (logic) power supply output value  | 2.25 | 2.5 | 2.75 | V    |
|                     | Output voltage accuracy                                  | -    | 2%  | -    | %    |
| t <sub>PON</sub>    | Power-on time  | -    | -   | 100  | μs   |
| t <sub>ON</sub>     | Time on  | -    | -   | 200  | μs   |
| t <sub>OFF</sub>    | Time off   | -    | -   | 100  | μs   |
| V <sub>STEP</sub>   | Step programming incremental voltage                     | -    | 50  | -    | mV   |
| C <sub>LDO</sub>    | External filter capacitor size for internal power supply | 1.0  | -   | 3.0  | μF   |

#### 18.1.4 Power Specifications

The power measurements specified in the tables that follow are run on the core processor using SRAM with the following specifications (except as noted):

- V<sub>DD</sub> = 3.3 V
- V<sub>DD25</sub> = 2.50 V
- V<sub>BAT</sub> = 3.0 V
- V<sub>DDA</sub> = 3.3 V
- Temperature = 25°C
- Clock Source (MOSC) =3.579545 MHz Crystal Oscillator
- Main oscillator (MOSC) = enabled
- Internal oscillator (IOSC) = disabled

| Parameter             | Parameter<br>Name         | Conditions                            |      | V <sub>DD</sub> , V <sub>DDA</sub> ,<br>ddphy | 2.5  | 2.5 V V <sub>DD25</sub> |     | V V <sub>BAT</sub>   | Unit |
|-----------------------|---------------------------|---------------------------------------|------|---|------|-------------------------|-----|----------------------|------|
|                       |                           |                                       | Nom  | Max   | Nom  | Мах                     | Nom | Мах                  |      |
|                       | Run mode 1                | V <sub>DD25</sub> = 2.50 V            | 3    | pending <sup>a</sup>                          | 64   | pending <sup>a</sup>    | 0   | pending <sup>a</sup> | mA   |
|                       | (Flash loop)              | Code= while(1){} executed in<br>Flash |      |   |      |                         |     |                      |      |
|                       |                           | Peripherals = All ON                  |      |   |      |                         |     |                      |      |
|                       |                           | System Clock = 25 MHz (with PLL)      |      |   |      |                         |     |                      |      |
|                       | Run mode 2                | V <sub>DD25</sub> = 2.50 V            | 0    | pending <sup>a</sup>                          | 33   | pending <sup>a</sup>    | 0   | pending <sup>a</sup> | mA   |
|                       | (Flash loop)              | Code= while(1){} executed in<br>Flash |      |   |      |                         |     |                      |      |
|                       |                           | Peripherals = All OFF                 |      |   |      |                         |     |                      |      |
|                       |                           | System Clock = 25 MHz (with PLL)      |      |   |      |                         |     |                      |      |
|                       | Run mode 1                | V <sub>DD25</sub> = 2.50 V            | 3    | pending <sup>a</sup>                          | 57   | pending <sup>a</sup>    | 0   | pending <sup>a</sup> | mA   |
|                       | (SRAM loop)               | Code= while(1){} executed in<br>SRAM  |      |   |      |                         |     |                      |      |
|                       |                           | Peripherals = All ON                  |      |   |      |                         |     |                      |      |
|                       |                           | System Clock = 25 MHz (with PLL)      |      |   |      |                         |     |                      |      |
|                       | Run mode 2<br>(SRAM loop) | V <sub>DD25</sub> = 2.50 V            | 0    | pending <sup>a</sup>                          | 27   | pending <sup>a</sup>    | 0   | pending <sup>a</sup> | mA   |
|                       |                           | Code= while(1){} executed in SRAM     |      |   |      |                         |     |                      |      |
|                       |                           | Peripherals = All OFF                 |      |   |      |                         |     |                      |      |
|                       |                           | System Clock = 25 MHz (with PLL)      |      |   |      |                         |     |                      |      |
| I <sub>DD_SLEEP</sub> | Sleep mode                | V <sub>DD25</sub> = 2.50 V            | 0    | pending <sup>a</sup>                          | 12   | pending <sup>a</sup>    | 0   | pending <sup>a</sup> | mA   |
|                       |                           | Peripherals = All OFF                 |      |   |      |                         |     |                      |      |
|                       |                           | System Clock = 25 MHz (with PLL)      |      |   |      |                         |     |                      |      |
| IDD_DEEPSLEEP         | Deep-Sleep                | LDO = 2.25 V                          | 0.14 | pending <sup>a</sup>                          | 0.18 | pending <sup>a</sup>    | 0   | pending <sup>a</sup> | mA   |
|                       | mode                      | Peripherals = All OFF                 |      |   |      |                         |     |                      |      |
|                       |                           | System Clock = IOSC30KHZ/64           |      |   |      |                         |     |                      |      |
| IDD_HIBERNATE         | Hibernate                 | V <sub>BAT</sub> = 3.0 V              | 0    | 0   | 0    | 0                       | 16  | pending <sup>a</sup> | μA   |
|                       | mode                      | V <sub>DD</sub> = 0 V                 |      |   |      |                         |     |                      |      |
|                       |                           | V <sub>DD25</sub> = 0 V               |      |   |      |                         |     |                      |      |
|                       |                           | V <sub>DDA</sub> = 0 V                |      |   |      |                         |     |                      |      |
|                       |                           | Peripherals = All OFF                 |      |   |      |                         |     |                      |      |
|                       |                           | System Clock = OFF                    |      |   |      |                         |     |                      |      |
|                       |                           | Hibernate Module = 32 kHz             |      |   |      |                         |     |                      |      |

| Table 18-4. | Detailed | <b>Power S</b> | pecifications |
|-------------|----------|----------------|---------------|
|-------------|----------|----------------|---------------|

a. Pending characterization completion.

## 18.1.5 Flash Memory Characteristics

#### Table 18-5. Flash Memory Characteristics

| Parameter          | Parameter Name   | Min    | Nom     | Max | Unit   |
|--------------------|--|--------|---------|-----|--------|
| PE <sub>CYC</sub>  | Number of guaranteed program/erase cycles before failure <sup>a</sup>                    | 10,000 | 100,000 | -   | cycles |
| T <sub>RET</sub>   | Data retention at average operating temperature of 85°C (industrial) or 105°C (extended) | 10     | -       | -   | years  |
| T <sub>PROG</sub>  | Word program time  | 20     | -       | -   | μs     |
| T <sub>ERASE</sub> | Page erase time  | 20     | -       | -   | ms     |
| T <sub>ME</sub>    | Mass erase time  | 200    | -       | -   | ms     |

a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

#### 18.1.6 Hibernation

#### Table 18-6. Hibernation Module DC Characteristics


|                     |                            | Value | Unit |
|---------------------|----------------------------|-------|------|
| V <sub>LOWBAT</sub> | Low battery detect voltage | 2.35  | V    |

## **18.2** AC Characteristics

#### 18.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

#### Figure 18-1. Load Conditions



#### 18.2.2 Clocks

Table 18-7. Phase Locked Loop (PLL) Characteristics

| Parameter                | Parameter Name                        | Min      | Nom | Max   | Unit |
|--------------------------|---------------------------------------|----------|-----|-------|------|
| f <sub>ref_crystal</sub> | Crystal reference <sup>a</sup>        | 3.579545 | -   | 8.192 | MHz  |
| f <sub>ref_ext</sub>     | External clock reference <sup>a</sup> | 3.579545 | -   | 8.192 | MHz  |
| f <sub>pll</sub>         | PLL frequency <sup>b</sup>            | -        | 400 | -     | MHz  |
| T <sub>READY</sub>       | PLL lock time                         | -        | -   | 0.5   | ms   |

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

b. PLL frequency is automatically calculated by the hardware based on the XTAL field of the RCC register.

| Parameter                       | Parameter Name   | Min | Nom      | Max  | Unit |
|---------------------------------|--|-----|----------|------|------|
| f <sub>IOSC</sub>               | Internal 12 MHz oscillator frequency                             | 8.4 | 12       | 15.6 | MHz  |
| f <sub>IOSC30KHZ</sub>          | Internal 30 KHz oscillator frequency                             | 21  | 30       | 39   | KHz  |
| f <sub>XOSC</sub>               | Hibernation module oscillator frequency                          | -   | 4.194304 | -    | MHz  |
| f <sub>XOSC_XTAL</sub>          | Crystal reference for hibernation oscillator                     | -   | 4.194304 | -    | MHz  |
| f <sub>XOSC_EXT</sub>           | External clock reference for hibernation module                  | -   | 32.768   | -    | KHz  |
| f <sub>MOSC</sub>               | Main oscillator frequency  | 1   | -        | 8    | MHz  |
| t <sub>MOSC_per</sub>           | Main oscillator period   | 125 | -        | 1000 | ns   |
| f <sub>ref_crystal_bypass</sub> | Crystal reference using the main oscillator (PLL in BYPASS mode) | 1   | -        | 8    | MHz  |
| f <sub>ref_ext_bypass</sub>     | External clock reference (PLL in BYPASS mode)                    | 0   | -        | 25   | MHz  |
| f <sub>system_clock</sub>       | System clock   | 0   | -        | 25   | MHz  |

#### Table 18-8. Clock Characteristics

#### Table 18-9. Crystal Characteristics

| Parameter Name                         |          | Va       | lue      |          | Units  |
|--|----------|----------|----------|----------|--------|
| Frequency                              | 8        | 6        | 4        | 3.5      | MHz    |
| Frequency tolerance                    | ±50      | ±50      | ±50      | ±50      | ppm    |
| Aging                                  | ±5       | ±5       | ±5       | ±5       | ppm/yr |
| Oscillation mode                       | Parallel | Parallel | Parallel | Parallel | -      |
| Temperature stability (-40°C to 85°C)  | ±25      | ±25      | ±25      | ±25      | ppm    |
| Temperature stability (-40°C to 105°C) | ±25      | ±25      | ±25      | ±25      | ppm    |
| Motional capacitance (typ)             | 27.8     | 37.0     | 55.6     | 63.5     | pF     |
| Motional inductance (typ)              | 14.3     | 19.1     | 28.6     | 32.7     | mH     |
| Equivalent series resistance (max)     | 120      | 160      | 200      | 220      | Ω      |
| Shunt capacitance (max)                | 10       | 10       | 10       | 10       | pF     |
| Load capacitance (typ)                 | 16       | 16       | 16       | 16       | pF     |
| Drive level (typ)                      | 100      | 100      | 100      | 100      | μW     |

## 18.2.3 Analog Comparator

## Table 18-10. Analog Comparator Characteristics

| Parameter        | Parameter Name                         | Min | Nom | Мах                  | Unit |
|------------------|--|-----|-----|----------------------|------|
| V <sub>OS</sub>  | Input offset voltage                   | -   | ±10 | ±25                  | mV   |
| V <sub>CM</sub>  | Input common mode voltage range        | 0   | -   | V <sub>DD</sub> -1.5 | V    |
| C <sub>MRR</sub> | Common mode rejection ratio            | 50  | -   | -                    | dB   |
| T <sub>RT</sub>  | Response time                          | -   | -   | 1                    | μs   |
| T <sub>MC</sub>  | Comparator mode change to Output Valid | -   | -   | 10                   | μs   |

### Table 18-11. Analog Comparator Voltage Reference Characteristics

| Parameter       | Parameter Name               | Min | Nom                 | Мах  | Unit |
|-----------------|------------------------------|-----|---------------------|------|------|
| R <sub>HR</sub> | Resolution high range        | -   | V <sub>DD</sub> /32 | -    | LSB  |
| R <sub>LR</sub> | Resolution low range         | -   | $V_{DD}/24$         | -    | LSB  |
| A <sub>HR</sub> | Absolute accuracy high range | -   | -                   | ±1/2 | LSB  |

| Parameter       | Parameter Name              | Min | Nom | Max  | Unit |
|-----------------|-----------------------------|-----|-----|------|------|
| A <sub>LR</sub> | Absolute accuracy low range | -   | -   | ±1/4 | LSB  |

#### 18.2.4 Hibernation Module

The Hibernation Module requires special system implementation considerations since it is intended to power-down all other sections of its host device. The system power-supply distribution and interfaces to the device must be driven to 0  $V_{DC}$  or powered down with the same external voltage regulator controlled by  $\overline{\text{HIB}}$ .


The external voltage regulators controlled by  $\overline{\text{HIB}}$  must have a settling time of 250 µs or less.

Table 18-12. Hibernation Module AC Characteristics

| Parameter No | Parameter                  | Parameter Name   | Min | Nom | Мах | Unit |
|--------------|----------------------------|--|-----|-----|-----|------|
| H1           | t <sub>HIB_LOW</sub>       | Internal 32.768 KHz clock reference rising edge to /HIB asserted                 | -   | 200 | -   | μs   |
| H2           | t <sub>нів_нідн</sub>      | Internal 32.768 KHz clock reference rising edge to /HIB deasserted               | -   | 30  | -   | μs   |
| H3           | t <sub>WAKE_ASSERT</sub>   | /WAKE assertion time   | 62  | -   | -   | μs   |
| H4           | t <sub>WAKETOHIB</sub>     | /WAKE assert to /HIB desassert   | 62  | -   | 124 | μs   |
| H5           | t <sub>XOSC_SETTLE</sub>   | XOSC settling time <sup>a</sup>  | 20  | -   | -   | ms   |
| H6           | t <sub>HIB_REG_WRITE</sub> | Time for a write to non-volatile registers in HIB module to complete             | 92  | -   | -   | μs   |
| H7           | t <sub>HIB_TO_VDD</sub>    | $\overline{\mathtt{HIB}}$ deassert to VDD and VDD25 at minimum operational level | -   | -   | 250 | μs   |

a. This parameter is highly sensitive to PCB layout and trace lengths, which may make this parameter time longer. Care must be taken in PCB design to minimize trace lengths and RLC (resistance, inductance, capacitance).

#### Figure 18-2. Hibernation Module Timing




#### 18.2.5 Synchronous Serial Interface (SSI)

#### Table 18-13. SSI Characteristics


| Parameter No. | Parameter             | Parameter Name                    | Min | Nom | Max   | Unit          |
|---------------|-----------------------|-----------------------------------|-----|-----|-------|---------------|
| S1            | t <sub>clk_per</sub>  | SSIClk cycle time                 | 2   | -   | 65024 | system clocks |
| S2            | t <sub>clk_high</sub> | SSIClk high time                  | -   | 1/2 | -     | t clk_per     |
| S3            | t <sub>clk_low</sub>  | SSIClk low time                   | -   | 1/2 | -     | t clk_per     |
| S4            | t <sub>clkrf</sub>    | SSIClk rise/fall time             | -   | 7.4 | 26    | ns            |
| S5            | t <sub>DMd</sub>      | Data from master valid delay time | 0   | -   | 20    | ns            |
| S6            | t <sub>DMs</sub>      | Data from master setup time       | 20  | -   | -     | ns            |

| Parameter No. | Parameter        | Parameter Name             | Min | Nom | Мах | Unit |
|---------------|------------------|----------------------------|-----|-----|-----|------|
| S7            | t <sub>DMh</sub> | Data from master hold time | 40  | -   | -   | ns   |
| S8            | t <sub>DSs</sub> | Data from slave setup time | 20  | -   | -   | ns   |
| S9            | t <sub>DSh</sub> | Data from slave hold time  | 40  | -   | -   | ns   |

## Figure 18-3. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement



## Figure 18-4. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer






Figure 18-5. SSI Timing for SPI Frame Format (FRF=00), with SPH=1


## 18.2.6 JTAG and Boundary Scan

#### Table 18-14. JTAG Characteristics


| Parameter No.        | Parameter                              | Parameter Name                    | Min | Nom              | Мах | Unit |
|----------------------|--|-----------------------------------|-----|------------------|-----|------|
| J1                   | f <sub>TCK</sub>                       | TCK operational clock frequency   | 0   | -                | 10  | MHz  |
| J2                   | t <sub>TCK</sub>                       | TCK operational clock period      | 100 | -                | -   | ns   |
| J3                   | t <sub>TCK_LOW</sub>                   | TCK clock Low time                | -   | t <sub>TCK</sub> | -   | ns   |
| J4                   | t <sub>тск_нідн</sub>                  | TCK clock High time               | -   | t <sub>TCK</sub> | -   | ns   |
| J5                   | t <sub>TCK_R</sub>                     | TCK rise time                     | 0   | -                | 10  | ns   |
| J6                   | t <sub>TCK_F</sub>                     | TCK fall time                     | 0   | -                | 10  | ns   |
| J7                   | t <sub>TMS_SU</sub>                    | TMS setup time to TCK rise        | 20  | -                | -   | ns   |
| J8                   | t <sub>TMS_HLD</sub>                   | TMS hold time from TCK rise       | 20  | -                | -   | ns   |
| J9                   | t <sub>TDI_SU</sub>                    | TDI setup time to TCK rise        | 25  | -                | -   | ns   |
| J10                  | t <sub>TDI_HLD</sub>                   | TDI hold time from TCK rise       | 25  | -                | -   | ns   |
| J11                  | TCK fall to Data Valid from High-Z     | 2-mA drive                        | -   | 23               | 35  | ns   |
| t <sub>TDO_ZDV</sub> |  | 4-mA drive                        |     | 15               | 26  | ns   |
|                      |  | 8-mA drive                        |     | 14               | 25  | ns   |
|                      |  | 8-mA drive with slew rate control |     | 18               | 29  | ns   |
| J12                  | TCK fall to Data Valid from Data Valid | 2-mA drive                        | -   | 21               | 35  | ns   |
| t <sub>TDO_DV</sub>  |  | 4-mA drive                        |     | 14               | 25  | ns   |
|                      |  | 8-mA drive                        |     | 13               | 24  | ns   |
|                      |  | 8-mA drive with slew rate control |     | 18               | 28  | ns   |

| Parameter No.        | Parameter                          | Parameter Name                    | Min | Nom | Max | Unit |
|----------------------|------------------------------------|-----------------------------------|-----|-----|-----|------|
| J13                  | TCK fall to High-Z from Data Valid | 2-mA drive                        | -   | 9   | 11  | ns   |
| t <sub>TDO DVZ</sub> |                                    | 4-mA drive                        |     | 7   | 9   | ns   |
| _                    |                                    | 8-mA drive                        |     | 6   | 8   | ns   |
|                      |                                    | 8-mA drive with slew rate control |     | 7   | 9   | ns   |
| J14                  | t <sub>TRST</sub>                  | TRST assertion time               | 100 | -   | -   | ns   |
| J15                  | t <sub>TRST_SU</sub>               | TRST setup time to TCK rise       | 10  | -   | -   | ns   |


#### Figure 18-6. JTAG Test Clock Input Timing



#### Figure 18-7. JTAG Test Access Port (TAP) Timing



#### Figure 18-8. JTAG TRST Timing



## 18.2.7 General-Purpose I/O

**Note:** All GPIOs are 5 V-tolerant.

| Parameter          | Parameter Name   | Condition                         | Min | Nom | Мах | Unit |
|--------------------|--|-----------------------------------|-----|-----|-----|------|
| t <sub>GPIOR</sub> | GPIO Rise Time (from 20% to 80% of $\mathrm{V}_\mathrm{DD})$ | 2-mA drive                        | -   | 17  | 26  | ns   |
|                    |  | 4-mA drive                        |     | 9   | 13  | ns   |
|                    |  | 8-mA drive                        |     | 6   | 9   | ns   |
|                    |  | 8-mA drive with slew rate control |     | 10  | 12  | ns   |
| t <sub>GPIOF</sub> | GPIO Fall Time (from 80% to 20% of $V_{DD}$ )                | 2-mA drive                        | -   | 17  | 25  | ns   |
|                    |  | 4-mA drive                        |     | 8   | 12  | ns   |
|                    |  | 8-mA drive                        |     | 6   | 10  | ns   |
|                    |  | 8-mA drive with slew rate control |     | 11  | 13  | ns   |

#### Table 18-15. GPIO Characteristics


#### 18.2.8 Reset

#### Table 18-16. Reset Characteristics


| Parameter No. | Parameter            | Parameter Name   | Min  | Nom | Max  | Unit |
|---------------|----------------------|--|------|-----|------|------|
| R1            | V <sub>TH</sub>      | Reset threshold  | -    | 2.0 | -    | V    |
| R2            | V <sub>BTH</sub>     | Brown-Out threshold  | 2.85 | 2.9 | 2.95 | V    |
| R3            | T <sub>POR</sub>     | Power-On Reset timeout   | -    | 10  | -    | ms   |
| R4            | T <sub>BOR</sub>     | Brown-Out timeout  | -    | 500 | -    | μs   |
| R5            | T <sub>IRPOR</sub>   | Internal reset timeout after POR   | 6    | -   | 11   | ms   |
| R6            | T <sub>IRBOR</sub>   | Internal reset timeout after BOR <sup>a</sup>                                | 0    | -   | 1    | μs   |
| R7            | T <sub>IRHWR</sub>   | Internal reset timeout after hardware reset ( $\overline{\mathtt{RST}}$ pin) | 0    | -   | 1    | ms   |
| R8            | T <sub>IRSWR</sub>   | Internal reset timeout after software-initiated system reset a               | 2.5  | -   | 20   | μs   |
| R9            | T <sub>IRWDR</sub>   | Internal reset timeout after watchdog reset <sup>a</sup>                     | 2.5  | -   | 20   | μs   |
| R10           | T <sub>VDDRISE</sub> | Supply voltage (V <sub>DD</sub> ) rise time (0V-3.3V)                        | -    | -   | 250  | ms   |
| R11           | T <sub>MIN</sub>     | Minimum RST pulse width  | 2    | -   | -    | μs   |

a. 20 \* t <sub>MOSC\_per</sub>


### Figure 18-9. External Reset Timing (RST)









#### Figure 18-11. Brown-Out Reset Timing



#### Figure 18-12. Software Reset Timing




#### Figure 18-13. Watchdog Reset Timing



## **19** Package Information

#### Figure 19-1. 100-Pin LQFP Package




**Note:** The following notes apply to the package drawing.

- 1. All dimensions shown in mm.
- 2. Dimensions shown are nominal with tolerances indicated.
- 3. Foot length 'L' is measured at gage plane 0.25 mm above seating plane.

| Body +2.00 mm  | Body +2.00 mm Footprint, 1.4 mm package thickness           Symbols         Leads         100L           A         Max.         1.60           A_1         -         0.05 Min./0.15 Max. $A_2$ ±0.05         1.40           D         ±0.20         16.00           D_1         ±0.05         14.00           E         ±0.20         16.00           E_1         ±0.05         14.00           L         +0.15/-0.10         0.60           e         Basic         0.50           b         +0.05         0.22 |                     |  |  |  |  |  |  |  |  |  |  |
|----------------|--|---------------------|--|--|--|--|--|--|--|--|--|--|
| Symbols        | Leads  | 100L                |  |  |  |  |  |  |  |  |  |  |
| A              | Max.   | 1.60                |  |  |  |  |  |  |  |  |  |  |
| A <sub>1</sub> | -  | 0.05 Min./0.15 Max. |  |  |  |  |  |  |  |  |  |  |
| A <sub>2</sub> | ±0.05  | 1.40                |  |  |  |  |  |  |  |  |  |  |
| D              | ±0.20  | 16.00               |  |  |  |  |  |  |  |  |  |  |
| D <sub>1</sub> | ±0.05  | 14.00               |  |  |  |  |  |  |  |  |  |  |
| E              | ±0.20  | 16.00               |  |  |  |  |  |  |  |  |  |  |
| E <sub>1</sub> | ±0.05  | 14.00               |  |  |  |  |  |  |  |  |  |  |
| L              | +0.15/-0.10  | 0.60                |  |  |  |  |  |  |  |  |  |  |
| е              | Basic  | 0.50                |  |  |  |  |  |  |  |  |  |  |
| b              | +0.05  | 0.22                |  |  |  |  |  |  |  |  |  |  |
| θ              | -  | 0°-7°               |  |  |  |  |  |  |  |  |  |  |
| ddd            | Max.   | 0.08                |  |  |  |  |  |  |  |  |  |  |
| ссс            | Max.   | 0.08                |  |  |  |  |  |  |  |  |  |  |
| JEDEC Refer    | ence Drawing   | MS-026              |  |  |  |  |  |  |  |  |  |  |
| Variation I    | Designator   | BED                 |  |  |  |  |  |  |  |  |  |  |

Figure 19-2. 108-Ball BGA Package



- Note: The following notes apply to the package drawing.
  - 1. ALL DIMENSIONS ARE IN MILLIMETERS.
  - 2. 'e' REPRESENTS THE BASIC SOLDER BALL GRID PITCH.
  - 3. 'M' REPRESENTS THE BASIC SOLDER BALL MATRIX SIZE. AND SYMBOL 'N' IS THE NUMBER OF BALLS AFTER DEPOPULATING.
  - (b' IS MEASURABLE AT THE MAXIMUM SOLDER BALL DIAMETER AFTER REFLOW PARALLEL TO PRIMARY DAIUM C.
  - ⚠ DIMENSION 'ccc' IS MEASURED PARALLEL TO PRIMARY DATUM €.
  - RIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
  - 7. PACKAGE SURFACE SHALL BE MATTE FINISH CHARMILLES 24 TO 27.
  - 8. SUBSTRATE MATERIAL BASE IS BT RESIN.
  - 9. THE OVERALL PACKAGE THICKNESS "A" ALREADY CONSIDERS COLLAPSE BALLS
  - 10. DIMENSIONING AND TOLERANCING PER ASME Y14.5M 1994.
  - $\bigwedge$  except dimension b.

| Symbols | MIN  | NOM    | MAX   |  |  |  |  |  |  |  |  |
|---------|------|--------|-------|--|--|--|--|--|--|--|--|
| A       | 1.22 | 1.36   | 1.50  |  |  |  |  |  |  |  |  |
| A1      | 0.29 | 0.34   | 0.39  |  |  |  |  |  |  |  |  |
| A3      | 0.65 | 0.70   | 0.75  |  |  |  |  |  |  |  |  |
| с       | 0.28 | 0.32   | 0.36  |  |  |  |  |  |  |  |  |
| D       | 9.85 | 10.00  | 10.15 |  |  |  |  |  |  |  |  |
| D1      | 8    | .80 BS | С     |  |  |  |  |  |  |  |  |
| E       | 9.85 | 10.00  | 10.15 |  |  |  |  |  |  |  |  |
| E1      | 8    | .80 BS | С     |  |  |  |  |  |  |  |  |
| b       | 0.43 | 0.48   | 0.53  |  |  |  |  |  |  |  |  |
| bbb     |      | .20    |       |  |  |  |  |  |  |  |  |
| ddd     |      | .12    |       |  |  |  |  |  |  |  |  |
| е       | 0    | .80 BS | С     |  |  |  |  |  |  |  |  |
| f       | -    |        |       |  |  |  |  |  |  |  |  |
| М       | M 12 |        |       |  |  |  |  |  |  |  |  |
| n 108   |      |        |       |  |  |  |  |  |  |  |  |
| REF: J  | EDEC | CMO-2  | 19F   |  |  |  |  |  |  |  |  |

# A Serial Flash Loader

## A.1 Serial Flash Loader

The Stellaris<sup>®</sup> serial flash loader is a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI0 interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

## A.2 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

### A.2.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris<sup>®</sup> device which is calculated as follows:

Max Baud Rate = System Clock Frequency / 16

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2\*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2\*(20/115200) or 0.35 ms.

### A.2.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See "Frame Formats" on page 297 in the SSI chapter for more information on formats for this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running

the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

## A.3 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

### A.3.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
 unsigned char ucSize;
 unsigned char ucCheckSum;
 unsigned char Data[];
};
ucSize
                               The first byte received holds the total size of the transfer including
                               the size and checksum bytes.
ucChecksum
                               This holds a simple checksum of the bytes in the data buffer only.
                               The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].
Data
                               This is the raw data intended for the device, which is formatted in
                               some form of command interface. There should be ucSize-2
                               bytes of data provided in this buffer to or from the device.
```

### A.3.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the section that describes the serial flash loader command, COMMAND\_SEND\_DATA (see "COMMAND\_SEND\_DATA (0x24)" on page 390).

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet was received correctly.

### A.3.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the

flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

#### A.4 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

#### A.4.1 COMMAND\_PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

Byte[0] = 0x03; Byte[1] = checksum(Byte[2]); Byte[2] = COMMAND\_PING;

The ping command has 3 bytes and the value for COMMAND\_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

### A.4.2 COMMAND\_GET\_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND\_GET\_STATUS

#### A.4.3 COMMAND\_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND\_SEND\_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND\_GET\_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
```

```
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

## A.4.4 COMMAND\_SEND\_DATA (0x24)

This command should only follow a COMMAND\_DOWNLOAD command or another COMMAND\_SEND\_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND\_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND\_GET\_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

### A.4.5 COMMAND\_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

## A.4.6 COMMAND\_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND\_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND\_RESET

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

# **B** Register Quick Reference

| 31         | 30           | 29           | 28            | 27         | 26   | 25      | 24    | 23   | 22        | 21      | 20   | 19   | 18     | 17      | 16      |
|------------|--------------|--------------|---------------|------------|------|---------|-------|------|-----------|---------|------|------|--------|---------|---------|
| 15         | 14           | 13           | 12            | 11         | 10   | 9       | 8     | 7    | 6         | 5       | 4    | 3    | 2      | 1       | 0       |
|            | Control      |              |               |            |      |         |       |      |           |         |      |      |        |         |         |
|            | 400F.E000    |              |               |            |      |         |       |      |           |         |      |      |        |         |         |
| DID0, type | e RO, offse  |              | set -         |            |      |         |       |      |           |         |      |      |        |         |         |
|            |              | VER          |               |            |      |         |       |      |           |         |      | ASS  |        |         |         |
|            |              |              |               | JOR        |      |         |       |      |           |         | MIN  | NOR  |        |         |         |
| PBORCTL    | _, type R/W  | , offset 0x0 | )30, reset 0: | x0000.7FF  | D    |         |       |      |           |         |      |      |        |         |         |
|            |              |              |               |            |      |         |       |      |           |         |      |      |        |         |         |
|            |              |              |               |            | -    |         |       |      |           |         |      |      |        | BORIOR  |         |
| LDOPCTL    | ., type R/W, | offset 0x0   | 34, reset 0   | x0000.0000 | )    |         |       |      |           |         |      |      |        |         |         |
|            |              |              |               |            |      |         |       |      |           |         |      |      |        |         |         |
|            |              |              |               |            |      |         |       |      |           |         |      | V    | ADJ    |         |         |
| RIS, type  | RO, offset   | 0x050, res   | et 0x0000.0   | 000        |      |         |       |      |           |         |      |      |        |         |         |
|            |              |              |               |            |      |         |       |      |           |         |      |      |        |         |         |
|            |              |              |               |            |      |         |       |      | PLLLRIS   |         |      |      |        | BORRIS  |         |
| IMC, type  | R/W, offset  | 0x054, res   | set 0x0000.   | 0000       |      |         |       |      |           |         |      |      |        |         |         |
|            |              |              |               |            |      |         |       |      |           |         |      |      |        |         |         |
|            |              |              |               |            |      |         |       |      | PLLLIM    |         |      |      |        | BORIM   |         |
| MISC, typ  | e R/W1C, o   | ffset 0x058  | 8, reset 0x0  | 000.0000   |      |         |       |      |           |         |      |      |        |         |         |
|            |              |              |               |            |      |         |       |      |           |         |      |      |        |         |         |
|            |              |              |               |            |      |         |       |      | PLLLMIS   |         |      |      |        | BORMIS  |         |
| RESC, typ  | be R/W, offs | et 0x05C,    | reset -       |            |      |         |       |      |           |         |      |      |        |         |         |
|            |              |              |               |            |      |         |       |      |           |         |      |      |        |         |         |
|            |              |              |               |            |      |         |       |      |           | LDO     | SW   | WDT  | BOR    | POR     | EXT     |
| RCC, type  | e R/W, offse | t 0x060, re  | set 0x0780    |            |      |         |       |      |           |         |      |      |        |         |         |
|            |              |              |               | ACG        |      | SYS     |       |      | USESYSDIV |         |      |      |        |         |         |
|            |              | PWRDN        |               | BYPASS     |      |         | TX    | AL   |           | OSC     | SRC  |      |        | IOSCDIS | MOSCDIS |
| PLLCFG,    | type RO, of  | fset 0x064   | , reset -     |            |      |         |       |      |           |         |      |      |        |         |         |
|            |              |              |               |            |      |         |       |      |           |         |      |      |        |         |         |
|            |              |              |               |            |      | F       |       |      |           |         |      |      | R      |         |         |
|            | be R/W, offs | et 0x070, ı  | reset 0x078   | 0.2810     |      |         |       |      |           |         |      |      |        |         |         |
| USERCC2    |              |              |               |            |      | SDIV2   |       |      |           |         |      |      |        |         |         |
|            |              | PWRDN2       |               | BYPASS2    |      |         |       |      |           | OSCSRC2 |      |      |        |         |         |
| DSLPCLK    | CFG, type    | R/W, offse   | t 0x144, res  | set 0x0780 |      |         |       |      |           |         |      |      |        |         |         |
|            |              |              |               |            | DSDI | /ORIDE  |       |      |           |         |      |      |        |         |         |
|            |              |              |               |            |      |         |       |      | 0         | SOSCSR  | с    |      |        |         |         |
| DID1, type | e RO, offse  |              | set -         |            |      |         |       |      |           |         |      |      |        |         |         |
|            |              | ĒR           |               |            | F    | AM      |       |      |           |         |      | RTNO |        |         |         |
|            | PINCOUNT     |              |               |            |      |         |       |      | TEMP      |         | PI   | KG   | ROHS   | QL      | JAL     |
| DC0, type  | RO, offset   | 0x008, res   | et 0x003F.0   | 001F       |      |         |       |      |           |         |      |      |        |         |         |
|            |              |              |               |            |      |         |       | MSZ  |           |         |      |      |        |         |         |
|            |              |              |               |            |      |         | FLAS  | SHSZ |           |         |      |      |        |         |         |
| DC1, type  | RO, offset   | 0x010, res   | et 0x0000.7   | 70DF       |      |         |       |      |           |         |      |      |        |         |         |
|            |              |              |               |            |      |         |       |      |           |         |      |      |        |         |         |
|            |              | YSDIV        |               |            |      |         |       | MPU  | HIB       |         | PLL  | WDT  | SWO    | SWD     | JTAG    |
| DC2, type  | RO, offset   | 0x014, res   | et 0x0307.0   | 0013       |      |         |       |      |           |         |      |      |        | 1       |         |
|            |              |              |               |            |      | COMP1   | COMP0 |      |           |         |      |      | TIMER2 | TIMER1  | TIMER0  |
|            |              |              |               |            |      |         |       |      |           |         | SSI0 |      |        | UART1   | UART0   |
|            | RO, offset   | 0x018, res   | et 0x8300.0   | 0FC0       |      |         |       |      |           |         |      |      |        |         |         |
| 32KHZ      |              |              |               |            |      | CCP1    | CCP0  |      |           |         |      |      |        |         |         |
|            |              |              |               | C10        |      | C1MINUS | C0O   |      | COMINUS   |         |      |      |        |         |         |

| 31        | 30                  | 29          | 28           | 27         | 26 | 25     | 24     | 23    | 22    | 21    | 20    | 19    | 18     | 17     | 16     |
|-----------|---------------------|-------------|--------------|------------|----|--------|--------|-------|-------|-------|-------|-------|--------|--------|--------|
| 15        | 14                  | 13          | 12           | 11         | 10 | 9      | 8      | 7     | 6     | 5     | 4     | 3     | 2      | 1      | 0      |
| DC4, type | RO, offset          | 0x01C, res  | set 0x0000.  | 00FF       |    |        |        |       |       |       |       | I     |        |        |        |
| , ,,      |                     |             |              |            |    |        |        |       |       |       |       |       |        |        |        |
|           |                     |             |              |            |    |        |        | GPIOH | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC  | GPIOB  | GPIOA  |
| RCGC0, ty | pe R/W, of          | fset 0x100  | , reset 0x00 | 000040     |    |        |        |       |       |       |       |       |        |        |        |
|           |                     |             |              |            |    |        |        |       |       |       |       |       |        |        |        |
|           |                     |             |              |            |    |        |        |       | HIB   |       |       | WDT   |        |        |        |
| SCGC0, ty | pe R/W, off         | iset 0x110, | , reset 0x00 | 000040     |    |        |        |       |       |       |       |       |        |        |        |
|           |                     |             |              |            |    |        |        |       |       |       |       |       |        |        |        |
|           |                     |             |              |            |    |        |        |       | HIB   |       |       | WDT   |        |        |        |
| DCGC0, ty | pe R/W, of          | fset 0x120  | , reset 0x00 | 0000040    |    |        |        |       |       |       |       |       |        |        |        |
|           |                     |             |              |            |    |        |        |       | HIB   |       |       | WDT   |        |        |        |
| PCCC1 ty  | no P/M of           | Feat 0x104  | , reset 0x00 | 000000     |    |        |        |       | пів   |       |       |       |        |        |        |
| 10001, 19 | pe 1011, 01         | 1301 UX 104 | , 16361 0200 |            |    | COMP1  | COMP0  |       |       |       |       |       | TIMER2 | TIMER1 | TIMER0 |
|           |                     |             |              |            |    | 001111 | 001111 |       |       |       | SSI0  |       | THREFT | UART1  | UART0  |
| SCGC1, ty | pe R/W, off         | set 0x114.  | , reset 0x00 | 000000     |    |        |        |       |       |       |       |       |        |        |        |
|           |                     |             |              |            |    | COMP1  | COMP0  |       |       |       |       |       | TIMER2 | TIMER1 | TIMER0 |
|           |                     |             |              |            |    |        |        |       |       |       | SSI0  |       |        | UART1  | UART0  |
| DCGC1, ty | pe R/W, of          | fset 0x124  | , reset 0x00 | 000000     |    |        |        |       |       |       | -     |       |        |        |        |
|           |                     |             |              |            |    | COMP1  | COMP0  |       |       |       |       |       | TIMER2 | TIMER1 | TIMER0 |
|           |                     |             |              |            |    |        |        |       |       |       | SSI0  |       |        | UART1  | UART0  |
| RCGC2, ty | pe R/W, of          | fset 0x108  | , reset 0x00 | 000000     |    |        |        |       |       |       |       |       |        |        |        |
|           |                     |             |              |            |    |        |        |       |       |       |       |       |        |        |        |
|           |                     |             |              |            |    |        |        | GPIOH | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC  | GPIOB  | GPIOA  |
| SCGC2, ty | pe R/W, off         | set 0x118,  | , reset 0x00 | 000000     |    |        |        |       |       |       |       |       |        |        |        |
|           |                     |             |              |            |    |        |        | GPIOH | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC  | GPIOB  | GPIOA  |
| DCGC2 ty  | ne R/W of           | fset 0x128  | , reset 0x00 | 000000     |    |        |        |       | 01100 | 01101 | OFICE |       | 01100  | GLIOD  | GIIGA  |
| 20002, () | pe ran, en          | 001 04 120  | , 10001 0401 |            |    |        |        |       |       |       |       |       |        |        |        |
|           |                     |             |              |            |    |        |        | GPIOH | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC  | GPIOB  | GPIOA  |
| SRCR0, ty | pe R/W, off         | set 0x040,  | , reset 0x00 | 000000     |    |        |        | 1     |       |       |       | 1     |        |        |        |
|           |                     |             |              |            |    |        |        |       |       |       |       |       |        |        |        |
|           |                     |             |              |            |    |        |        |       | HIB   |       |       | WDT   |        |        |        |
| SRCR1, ty | pe R/W, off         | set 0x044,  | , reset 0x00 | 000000     |    |        |        |       |       |       |       |       |        |        |        |
|           |                     |             |              |            |    | COMP1  | COMP0  |       |       |       |       |       | TIMER2 | TIMER1 | TIMER0 |
|           |                     |             |              |            |    |        |        |       |       |       | SSI0  |       |        | UART1  | UART0  |
| SRCR2, ty | pe R/W, off         | set 0x048,  | , reset 0x00 | 000000     |    |        |        |       |       |       |       |       |        |        |        |
|           |                     |             |              |            |    |        |        | GPIOH | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC  | GPIOB  | GPIOA  |
| Liberra   | tion Mr.            | dula        |              |            |    |        |        |       | GFIOG | GFIUF | GFIUE |       | GFIOC  | GFIUD  | GFIUA  |
|           | tion Mo<br>00F.C000 |             |              |            |    |        |        |       |       |       |       |       |        |        |        |
|           |                     |             | 0, reset 0x( | 0000.0000  |    |        |        |       |       |       |       |       |        |        |        |
|           | ,, <b>.</b>         |             | ,            |            |    |        | RT     | CC    |       |       |       |       |        |        |        |
|           |                     |             |              |            |    |        |        | CC    |       |       |       |       |        |        |        |
| HIBRTCM   | ), type R/W         | , offset 0x | 004, reset 0 | xFFFF.FFF  | F  |        |        |       |       |       |       |       |        |        |        |
|           |                     |             |              |            |    |        | RTO    | CM0   |       |       |       |       |        |        |        |
|           |                     |             |              |            |    |        | RT     | CM0   |       |       |       |       |        |        |        |
| HIBRTCM1  | 1, type R/W         | , offset 0x | 008, reset 0 | xFFFF.FFF  | F  |        |        |       |       |       |       |       |        |        |        |
|           |                     |             |              |            |    |        |        | CM1   |       |       |       |       |        |        |        |
|           |                     |             |              |            |    |        | RTO    | CM1   |       |       |       |       |        |        |        |
| HIBRTCLD  | ), type R/W         | , offset 0x | 00C, reset ( | 0xFFFF.FFF | F  |        |        |       |       |       |       |       |        |        |        |
|           |                     |             |              |            |    |        |        |       |       |       |       |       |        |        |        |
|           |                     |             |              |            |    |        | RI     | CLD   |       |       |       |       |        |        |        |

July 25, 2008

| 31         | 30                     | 29           | 28             | 27           | 26      | 25 | 24   | 23       | 22        | 21       | 20      | 19       | 18      | 17       | 16       |
|------------|------------------------|--------------|----------------|--------------|---------|----|------|----------|-----------|----------|---------|----------|---------|----------|----------|
| 15         | 14                     | 13           | 12             | 11           | 10      | 9  | 8    | 7        | 6         | 5        | 4       | 3        | 2       | 1        | 0        |
| HIBCTL, 1  | type R/W, of           | fset 0x010   | ), reset 0x0   | 000.0000     |         |    |      |          |           |          |         |          |         |          |          |
|            |                        |              |                |              |         |    |      | VABORT   | CLK32EN   | LOWBATEN | PINWEN  | RTCWEN   | CLKSEL  | HIBREQ   | RTCEN    |
| HIBIM. tv  | pe R/W, offs           | set 0x014.   | reset 0x000    | 0.0000       |         |    |      | Willow H | OLINOZEIN |          | T INTER | Internet | OLINOLL | THERE    | RIGEN    |
|            | pe rani, ene           |              |                |              |         |    |      |          |           |          |         |          |         |          |          |
|            |                        |              |                |              |         |    |      |          |           |          |         | EXTW     | LOWBAT  | RTCALT1  | RTCALTO  |
| HIBRIS, t  | ype RO, offs           | set 0x018,   | reset 0x00     | 00.0000      |         |    |      | 1        |           |          |         | 1        |         | <u> </u> | <u>.</u> |
|            |                        |              |                |              |         |    |      |          |           |          |         |          |         |          |          |
|            |                        |              |                |              |         |    |      |          |           |          |         | EXTW     | LOWBAT  | RTCALT1  | RTCALTO  |
| HIBMIS, t  | type RO, off           | set 0x01C    | , reset 0x00   | 00.000       |         |    |      |          |           |          |         |          |         |          |          |
|            |                        |              |                |              |         |    |      |          |           |          |         |          |         |          |          |
|            |                        |              |                |              |         |    |      |          |           |          |         | EXTW     | LOWBAT  | RTCALT1  | RTCALTO  |
| HIBIC, typ | pe R/W1C, o            | offset 0x02  | 0, reset 0x0   | 0000.0000    |         |    |      | 1        |           |          |         | 1        |         |          |          |
|            |                        |              |                |              |         |    |      |          |           |          |         |          |         |          |          |
|            |                        |              |                |              |         |    |      |          |           |          |         | EXTW     | LOWBAT  | RTCALT1  | RTCALTO  |
| HIBRTCT    | , type R/W, o          | offset 0x02  | 24, reset 0x   | 0000.7FFF    |         |    |      |          |           |          |         |          |         |          |          |
|            |                        |              |                |              |         |    | т    | RIM      |           |          |         |          |         |          |          |
|            | , type R/W, o          | offoot 0x0   | 20 0-120 -     |              | 0.000   |    | 11   |          |           |          |         |          |         |          |          |
| TIBDATA    | , type 1.744, t        | Unset UXU    | 50-02120,1     | 5561 020000  |         |    | P    | TD       |           |          |         |          |         |          |          |
|            |                        |              |                |              |         |    |      | TD       |           |          |         |          |         |          |          |
| Interna    | I Memory               | v            |                |              |         |    |      |          |           |          |         |          |         |          |          |
|            | Registers              |              | Control        |              |         |    |      |          |           |          |         |          |         |          |          |
|            | 400F.D000              |              | control        | onsetj       |         |    |      |          |           |          |         |          |         |          |          |
| FMA, type  | e R/W, offse           | et 0x000, re | eset 0x0000    | .0000        |         |    |      |          |           |          |         |          |         |          |          |
|            |                        |              |                |              |         |    |      |          |           |          |         |          |         |          |          |
|            |                        |              |                | 1            |         |    | OFI  | -<br>SET |           |          |         | 1        |         | 1        | 1        |
| FMD, type  | e R/W, offse           | t 0x004, re  | eset 0x0000    | .0000        |         |    |      |          |           |          |         |          |         |          |          |
|            |                        |              |                |              |         |    | D    | ATA      |           |          |         |          |         |          |          |
|            |                        |              |                |              |         |    | D    | ATA      |           |          |         |          |         |          |          |
| FMC, type  | e R/W, offse           | t 0x008, re  | eset 0x0000    | .0000        |         |    |      |          |           |          |         |          |         |          |          |
|            |                        |              |                |              |         |    | WF   | KEY      |           |          |         |          |         |          |          |
|            |                        |              |                |              |         |    |      |          |           |          |         | COMT     | MERASE  | ERASE    | WRITE    |
| FCRIS, ty  | /pe RO, offs           | et 0x00C,    | reset 0x000    | 0.0000       |         |    |      |          |           |          |         |          |         |          |          |
|            |                        |              |                |              |         |    |      |          |           |          |         |          |         |          |          |
|            |                        |              |                |              |         |    |      |          |           |          |         |          |         | PRIS     | ARIS     |
| FCIM, typ  | oe R/W, offse          | ət 0x010, r  | eset 0x000     | J.0000       |         |    |      |          |           |          |         |          |         |          |          |
|            |                        |              |                |              |         |    |      |          |           |          |         |          |         | DMACK    | AMASK    |
| FCMIRC     | type R/W1C             | offect for   | 014 roast (    |              | n       |    |      |          |           |          |         |          |         | PMASK    | LINIAOK  |
| r civilac, | type R/WIC             | , onset ux   | .v 14, reset ( |              | ,       |    |      |          |           |          |         |          |         |          |          |
|            |                        |              |                |              |         |    |      |          |           |          |         |          |         | PMISC    | AMISC    |
| Interne    | I Memory               |              |                |              |         |    |      |          |           |          |         |          |         |          |          |
|            |                        |              | m Contra       |              |         |    |      |          |           |          |         |          |         |          |          |
|            | Registers<br>400F.E000 |              | Contro         | onset)       | /       |    |      |          |           |          |         |          |         |          |          |
|            | , type R/W, c          |              | 0. reset 0v    | 18           |         |    |      |          |           |          |         |          |         |          |          |
|            |                        |              |                |              |         |    |      |          |           |          |         |          |         |          |          |
|            |                        |              |                |              |         |    |      |          |           |          | US      | EC       |         |          |          |
| FMPRE0     | , type R/W, o          | offset 0x13  | 0 and 0x20     | 0, reset 0×F | FFF.FFF |    |      | 1        |           |          |         | -        |         |          |          |
|            | ,•                     |              |                |              |         |    | READ | ENABLE   |           |          |         |          |         |          |          |
|            |                        |              |                |              |         |    |      | ENABLE   |           |          |         |          |         |          |          |
|            |                        |              |                |              |         |    |      |          |           |          |         |          |         |          |          |

| 31  | 30  | 29   | 28   | 27         | 26  | 25 | 24    | 23     | 22 | 21 | 20 | 19  | 18 | 17   | 16  |
|---|---|--|--|------------|-----|----|-------|--------|----|----|----|-----|----|------|-----|
| 15  | 14  | 13   | 12   | 11         | 10  | 9  | 8     | 7      | 6  | 5  | 4  | 3   | 2  | 17   | 0   |
|   |   |  | 4 and 0x400                                  |            |     | -  |       |        |    |    |    |     |    |      | -   |
|   | .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,   |  |  | ,          |     |    | PROG  | ENABLE |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    |       | ENABLE |    |    |    |     |    |      |     |
| JSER DE   | 3G. type R/   | W. offset 0  | x1D0, reset                                  | 0xFFFF.FF  | FE  |    |       | -      |    |    |    |     |    |      |     |
| NW  |   | ,  | -,   |            |     |    |       | DATA   |    |    |    |     |    |      |     |
|   |   |  |  |            |     | D  | ATA   |        |    |    |    |     |    | DBG1 | DBG |
| USER RE   | G0. type R  | /W. offset   | 0x1E0, rese                                  | t 0xFFFF.F | FFF |    |       |        |    |    |    |     |    |      |     |
| NW  |   |  |  |            |     |    |       | DATA   |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    | D     | ATA    |    |    |    |     |    |      |     |
| USER_RE   | G1, type R  | /W, offset   | 0x1E4, rese                                  | t 0xFFFF.F | FFF |    |       |        |    |    |    |     |    |      |     |
| NW  |   |  |  |            |     |    |       | DATA   |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    | D     | ATA    |    |    |    |     |    |      |     |
| FMPRE1,   | type R/W,   | offset 0x20  | 4, reset 0x0                                 | 000.0000   |     |    |       |        |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    | READ_ | ENABLE |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    |       | ENABLE |    |    |    |     |    |      |     |
| FMPRE2,   | type R/W,   | offset 0x20  | 08, reset 0x0                                | 000.0000   |     |    |       |        |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    | READ_ | ENABLE |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    | READ_ | ENABLE |    |    |    |     |    |      |     |
| FMPRE3,   | type R/W,   | offset 0x20  | IC, reset 0x0                                | 0000.0000  |     |    |       |        |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    | READ_ | ENABLE |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    | READ_ | ENABLE |    |    |    |     |    |      |     |
| FMPPE1,   | type R/W, o   | offset 0x40  | 4, reset 0x0                                 | 000.0000   |     |    |       |        |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    | PROG_ | ENABLE |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    | PROG_ | ENABLE |    |    |    |     |    |      |     |
| FMPPE2,   | type R/W, o   | offset 0x40  | 8, reset 0x0                                 | 000.0000   |     |    |       |        |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    | PROG_ | ENABLE |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    | PROG_ | ENABLE |    |    |    |     |    |      |     |
| FMPPE3,   | type R/W, o   | offset 0x40  | C, reset 0x0                                 | 0000.0000  |     |    |       |        |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    |       | ENABLE |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    | PROG_ | ENABLE |    |    |    |     |    |      |     |
| GPIO Pa<br>GPIO Pa<br>GPIO Pa<br>GPIO Pa<br>GPIO Pa<br>GPIO Pa<br>GPIO Pa | ort A base:<br>ort B base:<br>ort C base:<br>ort D base:<br>ort E base:<br>ort F base:<br>ort G base<br>ort H base: | 0x4000.4<br>0x4000.5<br>0x4000.7<br>0x4000.7<br>0x4002.4<br>0x4002.5<br>0x4002.6 | 5000<br>5000<br>7000<br>4000<br>5000<br>5000 |            | ,   |    |       |        |    |    |    |     |    |      |     |
| GPIODAT   | A, type R/V   | V, offset 0x   | :000, reset 0                                | x0000.000  | 0   |    |       |        |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    |       |        |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    |       |        |    |    | D  | ATA |    |      |     |
| GPIODIR,  | type R/W,   | offset 0x40  | 00, reset 0x0                                | 0000.0000  |     |    |       |        |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    |       |        |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    |       |        |    |    | C  | DIR |    |      |     |
| GPIOIS, ty  | ype R/W, of   | ffset 0x404  | , reset 0x00                                 | 00.000     |     |    |       |        |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    |       |        |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    |       |        |    |    |    | IS  |    |      |     |
| GPIOIBE,  | type R/W,   | offset 0x40  | )8, reset 0x0                                | 0000.0000  |     |    |       |        |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    |       |        |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    |       |        |    |    | I  | BE  |    |      |     |
| GPIOIEV,  | type R/W, o   | offset 0x40  | C, reset 0x0                                 | 0000.0000  |     |    |       |        |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    |       |        |    |    |    |     |    |      |     |
|   |   |  |  |            |     |    |       |        |    |    | I  | EV  |    |      |     |

| 31<br>15 | 30<br>14        | 29<br>13     | 28<br>12     | 27<br>11    | 26<br>10 | 25<br>9 | 24<br>8 | 23<br>7 | 22<br>6 | 21<br>5 | 20<br>4 | 19<br>3 | 18<br>2 | 17<br>1 | 16<br>0 |
|----------|-----------------|--------------|--------------|-------------|----------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
|          |                 |              |              |             | 10       | 9       | 0       | /       | 0       | 5       | 4       | 3       | 2       | 1       | 0       |
| GFIOIN,  | type R/W, of    | iisel 0x410  | , reset oxo  | 000.0000    |          |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         | IN      | <br>1E  |         |         |         |
| CDIODIS  | , type RO, o    | ffeet 0x41/  | L reset 0v0  |             |          |         |         |         |         |         |         |         |         |         |         |
|          | , type ito, o   | 11301 0741-  | , 16361 070  |             |          |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         | R       | l<br>IS |         |         |         |
| GPIOMIS  | 6, type RO, o   | ffeet 0x41   | R reset Ovi  | 000 0000    |          |         |         |         |         |         |         | 10      |         |         |         |
| or ronne | , type ne, e    |              | , 10001 040  |             |          |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         | M       | I<br>IS |         |         |         |
| GPIOICR  | R, type W1C,    | offset 0x4   | 1C. reset 0  | x0000.0000  |          |         |         | 1       |         |         |         | -       |         |         |         |
|          |                 |              | ,            |             |          |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         | ŀ       | C       |         |         |         |
| GPIOAF   | SEL, type R/    | W, offset 0  | x420, reset  | t -         |          |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         | AF      | SEL     |         |         |         |
| GPIODR   | 2R, type R/W    | V, offset 0x | 500, reset   | 0x0000.00F  | F        |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         | DF      | RV2     |         |         |         |
| GPIODR   | 4R, type R/W    | V, offset 0x | 504, reset   | 0x0000.000  | )        |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         | DF      | kV4     |         |         |         |
| GPIODR   | 8R, type R/W    | V, offset 0x | 508, reset   | 0x0000.000  | נ        |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         | DF      | 8V8     |         |         |         |
| GPIOOD   | R, type R/W,    | offset 0x5   | 0C, reset 0  | x0000.0000  |          |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         | O       | DE      |         |         |         |
| GPIOPU   | R, type R/W,    | offset 0x5   | 10, reset -  |             |          |         |         | -       |         |         |         |         |         | -       |         |
|          |                 |              |              |             |          |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         | Pl      | JE      |         |         |         |
| GPIOPD   | R, type R/W,    | offset 0x5   | 14, reset 0  | x0000.0000  |          |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         | PI      | DE      |         |         |         |
| GPIOSLI  | R, type R/W,    | offset 0x5   | 18, reset 0> | <0000.0000  |          |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         | SI      | RL      |         |         |         |
| GPIODE   | N, type R/W,    | offset 0x5   | 1C, reset -  |             |          |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         | DI      | EN      |         |         |         |
| GPIOLO   | CK, type R/V    | V, offset 0x | 520, reset   | 0x0000.000  | 1        |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         | CK      |         |         |         |         |         |         |         |
| 00:00-   | t               |              | 4            |             |          |         | LC      | CK      |         |         |         |         |         |         |         |
| GPIOCR   | , type -, offse | et 0x524, re | eset -       |             |          |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         |         |         |         |         |         |
| CDICD    | inhiD4 for      | DO -#-       |              |             | 0000     |         |         |         |         |         | 0       | R       |         |         |         |
| GPIOPer  | iphID4, type    | RO, offse    | UXFD0, re    | set ux0000. | 0000     |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         |         |         |         |         |         |
| CDICD    |                 | DO -#-       |              |             | 0000     |         |         |         |         |         | Ы       | D4      |         |         |         |
| GPIOPer  | iphID5, type    | RU, offset   | UXFD4, re    | set uxuuu0. | 0000     |         |         |         |         |         |         |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         | E.      |         |         |         |         |
|          |                 |              |              |             |          |         |         |         |         |         | PI      | D5      |         |         |         |

| 31        | 30             | 29           | 28            | 27         | 26     | 25        | 24      | 23 | 22     | 21    | 20    | 19       | 18      | 17       | 16      |
|-----------|----------------|--------------|---------------|------------|--------|-----------|---------|----|--------|-------|-------|----------|---------|----------|---------|
| 15        | 14             | 13           | 12            | 11         | 10     | 9         | 8       | 7  | 6      | 5     | 4     | 3        | 2       | 1        | 0       |
| GPIOPer   | iphID6, type   | RO, offset   | t 0xFD8, res  | et 0x0000. | .0000  |           |         |    |        |       |       |          |         |          |         |
|           |                |              |               |            |        |           |         |    |        |       |       | <br>D6   |         |          |         |
| CDIODer   | mblD7 funa     | DO offere    |               |            | 0000   |           |         |    |        |       | PI    | 00       |         |          |         |
| GPIOPer   | iphID7, type   | RO, onsei    | UXFDC, res    |            | .0000  |           |         |    |        |       |       |          |         |          |         |
|           |                |              |               |            |        |           |         |    |        |       |       | <br>D7   |         |          |         |
| CDIODer   |                | DO offere    |               | at 0×0000  | 0001   |           |         |    |        |       | FI    |          |         |          |         |
| GPIOPer   | iphID0, type   | RO, onsei    | UXFEU, res    | et 0x0000. | 0001   |           |         |    |        |       |       |          |         |          |         |
|           |                |              |               |            |        |           |         |    |        |       | DI    | <br>D0   |         |          |         |
| GRIOPori  | iphID1, type   | PO offect    | OvEE4 ros     | ot 0x0000  | 0000   |           |         |    |        |       |       | 50       |         |          |         |
| GFIOFEI   | ірпіют, туре   | KO, Ulisei   | UNI L4, 163   | el 0x0000. | 0000   |           |         |    |        |       |       |          |         |          |         |
|           |                |              |               |            |        |           |         |    |        |       | PI    | <br>D1   |         |          |         |
| GRIOPor   | iphID2, type   | PO offect    | OvEE8 ros     | ot 0x0000  | 0018   |           |         |    |        |       |       |          |         |          |         |
|           | ipinibz, type  | 10, 01130    |               |            | 0010   |           |         |    |        |       |       | 1        |         |          |         |
|           |                |              |               |            |        |           |         |    |        |       | PI    | <br>D2   |         |          |         |
| GPIOPor   | iphID3, type   | RO offect    | 0xEEC ros     | set 0x0000 | .0001  |           |         |    |        |       | 1.1   |          |         |          |         |
| SHOPE     |                | , 01130      |               |            |        |           |         |    |        |       |       |          |         |          |         |
|           |                |              |               |            |        |           |         |    |        |       | PI    | <br>D3   |         |          |         |
| GPIOPC    | ellID0, type F | RO, offset   | XFF0, rese    | t 0x0000 0 | 00D    |           |         |    |        |       |       | -        |         |          |         |
| 51 151 06 |                |              |               |            |        |           |         |    |        |       |       |          |         |          |         |
|           |                |              |               |            |        |           |         |    |        |       | CI    | D0       |         |          |         |
| GPIOPCe   | ellID1, type F | 20 offset (  | TyFF4 rese    | t 0x0000 0 | 060    |           |         |    |        |       |       |          |         |          |         |
| 0.101.00  |                | ,            |               |            |        |           |         |    |        |       |       |          |         |          |         |
|           |                |              |               |            |        |           |         |    |        |       | CI    | l<br>D1  |         |          |         |
| GPIOPCe   | ellID2, type F | RO. offset ( | 0xFF8, rese   | t 0x0000.0 | 005    |           |         |    |        |       |       |          |         |          |         |
| 0.101.00  |                | ,            |               |            |        |           |         |    |        |       |       |          |         |          |         |
|           |                |              |               |            |        |           |         |    |        |       | CI    | D2       |         |          |         |
| GPIOPCe   | ellID3, type F | RO. offset ( | DxFFC. rese   | t 0x0000.0 | 0B1    |           |         |    |        |       |       |          |         |          |         |
|           |                | -,           | ,             |            |        |           |         |    |        |       |       |          |         |          |         |
|           |                |              |               |            |        |           |         |    |        |       | CI    | D3       |         |          |         |
| Genera    | al-Purpos      | e Timer      | <u> </u>      |            |        |           |         |    |        |       |       |          |         |          |         |
|           | base: 0x40     |              | •             |            |        |           |         |    |        |       |       |          |         |          |         |
|           | base: 0x40     |              |               |            |        |           |         |    |        |       |       |          |         |          |         |
|           | base: 0x40     |              |               |            |        |           |         |    |        |       |       |          |         |          |         |
| GPTMCF    | G, type R/W    | , offset 0x( | 000, reset 0: | x0000.000  | ס<br>ו |           |         |    |        |       |       |          |         |          |         |
|           |                |              |               |            |        |           |         |    |        |       |       |          |         | GPTMCFG  |         |
| ODTMAN    |                | N - 6 4 0    |               |            |        |           |         |    |        |       |       |          |         | GPIMCFG  |         |
| GPIMIA    | MR, type R/    | N, offset U  | x004, reset   | 0x0000.00  | 00     |           |         |    |        |       |       |          |         |          |         |
|           |                |              |               |            |        |           |         |    |        |       |       | TAAMO    | TACMP   | ТА       | MD      |
| 0071170   | MD to D        |              |               | 00000.00   |        |           |         |    |        |       |       | TAAMS    | TACMR   | IA       | MR      |
| GPIMIB    | MR, type R/    | vv, onset 0  | xuuo, reset   | 0x0000.00  | 00     |           |         |    |        |       |       |          |         |          |         |
|           |                |              |               |            |        |           |         |    |        |       |       | TBAMS    | TBCMR   | то       | MR      |
| GREMOT    | L, type R/W,   | offect Ove   | OC reset 0    | ×0000 000  | 2      |           |         |    |        |       |       | - DAIVIO | JUCINIK | 1B       | 1411 X  |
| JF TWICT  | ∟, type rt/₩,  | JISEL UXU    | oo, reset 0   |            |        |           |         |    |        |       |       |          |         |          |         |
|           | TBPWML         | TBOTE        |               | TRE        | VENT   | TBSTALL   | TBEN    |    | TAPWML | TAOTE | RTCEN | TAF      | VENT    | TASTALL  | TAEN    |
| GPTMIM    | R, type R/W,   |              | 18. reset Ov  |            |        |           |         |    |        |       |       |          |         |          |         |
|           | ., ., pe n/w,  | 511361 040   |               |            |        |           |         |    |        |       |       |          |         |          |         |
|           |                |              |               |            | CBEIM  | CBMIM     | TBTOIM  |    |        |       |       | RTCIM    | CAEIM   | CAMIM    | TATOIM  |
| GPTMRIS   | S, type RO, o  | offset 0x01  | C. reset 0v   | 000.0000   | CELIN  | 0.5////// |         |    |        |       |       |          | C. LIN  | 0. 44114 |         |
| ST THINK  | , ., e no, t   |              | -, 13361 UX   |            |        |           |         |    |        |       |       |          |         |          |         |
|           |                |              |               |            | CBERIS | CBMRIS    | TBTORIS |    |        |       |       | RTCRIS   | CAERIS  | CAMRIS   | TATORIS |
|           |                |              |               |            | 002110 | 02.1110   |         |    |        |       |       | 1        | 0       | 5        |         |

|         |             |   |              | 1            |              |            |            |            |            |    |     | 1       |         |            |          |
|---------|-------------|---|--------------|--------------|--------------|------------|------------|------------|------------|----|-----|---------|---------|------------|----------|
| 31      | 30          | 29                                      | 28           | 27           | 26           | 25         | 24         | 23         | 22         | 21 | 20  | 19      | 18      | 17         | 16       |
| 15      | 14          | 13                                      | 12           | 11           | 10           | 9          | 8          | 7          | 6          | 5  | 4   | 3       | 2       | 1          | 0        |
| GPTMMI  | S, type RO, | offset 0x02                             | 20, reset 0x | 0000.0000    |              |            |            |            |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            |            |            |            |    |     | 1       |         |            |          |
|         |             |   |              |              | CBEMIS       | CDMMIC     | TOTOMIC    |            |            |    |     | DTOMIC  | CAEMIC  | CAMMUS     | TATOMIC  |
|         |             |   |              |              |              | CBIVIIVIIS | TBTOMIS    |            |            |    |     | RTCMIS  | CAEMIS  | CAIVIIVIIS | TATOMIS  |
| GPTMICF | R, type W10 | C, offset 0x                            | 024, reset 0 | x0000.000    | 0            |            |            |            | _          |    | _   |         |         |            |          |
|         |             |   |              |              |              |            |            |            |            |    |     |         |         |            |          |
|         |             |   |              |              | CBECINT      | CBMCINT    | TBTOCINT   |            |            |    |     | RTCCINT | CAECINT | CAMCINT    | TATOCINT |
| GPTMTA  | ILR, type R | /W, offset 0                            | x028, reset  | t 0x0000.FF  | FF (16-bit ı | node) and  | 0xFFFF.FF  | FF (32-bit | mode)      |    |     |         |         |            |          |
|         |             |   |              |              |              |            | TAII       | RH         |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            | TAI        |            |            |    |     |         |         |            |          |
| ODTUTO  |             | AN - 65 4 0                             |              | 4 00000 FI   |              |            |            |            |            |    |     |         |         |            |          |
| GPIMIB  | ILR, type R | /w, onset u                             | x02C, rese   | t 0x0000.FI  |              |            |            |            |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            |            |            |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            | TBI        | LRL        |            |    |     |         |         |            |          |
| GPTMTA  | MATCHR, t   | ype R/W, of                             | fset 0x030,  | , reset 0x00 | 000.FFFF (1  | 6-bit mode | ) and 0xFF | FF.FFFF (3 | 2-bit mode | )  |     |         |         |            |          |
|         |             |   |              |              |              |            | TAN        | 1RH        |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            | TAN        | /IRL       |            |    |     |         |         |            |          |
| GPTMTR  | MATCHR +    | vne R/W of                              | ffset 0x034, | reset 0x00   | 00.FFFF      |            |            |            |            |    |     |         |         |            |          |
|         |             | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, |              |              |              |            |            |            |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            | TDA        |            |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            | TBN        | /IKL       |            |    |     |         |         |            |          |
| GPTMTA  | PR, type R/ | W, offset 0                             | x038, reset  | 0x0000.00    | 00           |            |            |            |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            |            |            |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            |            |            |            |    | TA  | PSR     |         |            |          |
| GPTMTB  | PR, type R/ | W, offset 0                             | x03C, reset  | t 0x0000.00  | 00           |            |            |            |            |    |     |         |         |            |          |
|         |             |   | ,            |              |              |            |            |            |            |    |     | 1       |         |            |          |
|         |             |   |              |              |              |            |            |            |            |    | тв  | <br>PSR |         |            |          |
|         |             |   |              |              |              |            |            |            |            |    | ID  | FOR     |         |            |          |
| GPTMTA  | PMR, type   | R/W, offset                             | 0x040, rese  | et 0x0000.0  | 000          |            |            |            |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            |            |            |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            |            |            |            |    | TAF | PSMR    |         |            |          |
| GPTMTB  | PMR, type   | R/W, offset                             | 0x044, res   | et 0x0000.0  | 000          |            |            |            |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            |            |            |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            |            |            |            |    | TBF | PSMR    |         |            |          |
| GPTMTA  | R type RO   | offeet 0x0                              | 48, reset 0x | 0000 FFFF    | (16-bit mo   | de) and Ov | FEEE EEEE  | (32-bit mo | de)        |    |     |         |         |            |          |
|         |             | , 011361 0.00                           | 40, 16361 07 |              | (10-511110   |            |            |            |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            | TA         |            |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            | TA         | RL         |            |    |     |         |         |            |          |
| GPTMTB  | R, type RO  | , offset 0x0                            | 4C, reset 0  | x0000.FFF    | -            |            |            |            |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            |            |            |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            | ТВ         | RL         |            |    |     |         |         |            |          |
| Watch   | dog Time    | ər                                      |              |              |              |            |            |            |            |    |     |         |         |            |          |
|         | 4000.0000   |   |              |              |              |            |            |            |            |    |     |         |         |            |          |
|         |             |   | 000          |              |              |            |            |            |            |    |     |         |         |            |          |
| VUTLOA  | D, type R/V | v, onset UX                             | 000, reset ( |              | · .          |            |            | 1 1        |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            |            | Load       |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            | WDT        | Load       |            |    |     |         |         |            |          |
| WDTVAL  | UE, type R  | O, offset 0x                            | 004, reset ( | 0xFFFF.FF    | F            |            |            |            |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            | WDT        | Value      |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            | WDT        | Value      |            |    |     |         |         |            |          |
| WDTCTL  | , type R/W. | offset 0x00                             | )8, reset 0x | 0000.0000    |              |            |            |            |            |    |     |         |         |            |          |
|         |             |   | ,            |              |              |            |            |            |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            |            |            |            |    |     |         |         | RESEN      | INTEN    |
|         |             |   |              |              |              |            |            |            |            |    |     |         |         | RESEN      | INTEN    |
| WDTICR, | type WO, o  | offset 0x00                             | C, reset -   |              |              |            |            |            |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            | WDT        | IntClr     |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            | WDT        | IntClr     |            |    |     |         |         |            |          |
| WDTRIS, | type RO, o  | ffset 0x010                             | , reset 0x0  | 000.0000     |              |            |            |            |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            |            |            |            |    |     |         |         |            |          |
|         |             |   |              |              |              |            |            |            |            |    |     |         |         |            | WDTRIS   |
|         |             |   |              |              |              |            |            |            |            |    |     |         |         |            | WDIRI3   |

| 31        | 30                       | 29           | 28            | 27              | 26      | 25      | 24           | 23   | 22 | 21 | 20 | 19       | 18 | 17 | 16     |
|-----------|--------------------------|--------------|---------------|-----------------|---------|---------|--------------|------|----|----|----|----------|----|----|--------|
| 15        | 14                       | 13           | 12            | 11              | 10      | 9       | 8            | 7    | 6  | 5  | 4  | 3        | 2  | 1  | 0      |
| WDTMIS,   | type RO, of              | ffset 0x014  | 4, reset 0x0  | 000.0000        |         |         |              | 1    |    |    |    | 1        |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    |    |          |    |    | WDTMIS |
| WDTTEST   | Γ, type R/W,             | offset 0x4   | 418, reset 02 | x0000.0000      | )       |         |              |      |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         | STALL        |      |    |    |    |          |    |    |        |
| WDTLOC    | K, type R/W              | l, offset 0x | (C00, reset ( | 0x0000.000      | 0       |         |              |      |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         | WDT          | Lock |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         | WDT          | Lock |    |    |    |          |    |    |        |
| WDTPerip  | ohID4, type              | RO, offset   | t 0xFD0, res  | et 0x0000.      | 0000    |         |              |      |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    | P  | ID4      |    |    |        |
| WDTPerip  | ohID5, type              | RO, offset   | t 0xFD4, res  | set 0x0000.     | 0000    |         |              |      |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    | _  |          |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    | P  | ID5      |    |    |        |
| WDTPerip  | oniD6, type              | κυ, offset   | t 0xFD8, res  | set 0x0000.     | 0000    |         |              |      |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    |    | ID6      |    |    |        |
| WDTBorir  | abiD7 tuna               | BO offeet    | t 0xFDC, res  |                 | 0000    |         |              |      |    |    | F  |          |    |    |        |
| WDTPen    | JIID7, type              | RO, Olisei   | L UXFDC, Tes  |                 | .0000   |         |              |      |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    | P  | ID7      |    |    |        |
| WDTPerin  | ohID0, type              | RO, offset   | t 0xFE0, res  | et 0x0000.      | 0005    |         |              |      |    |    | •  |          |    |    |        |
| WD II eng |                          | 110, 011301  |               |                 |         |         |              |      |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    | P  | I<br>ID0 |    |    |        |
| WDTPerin  | ohID1. type              | RO. offset   | t 0xFE4, res  | i<br>et 0x0000. | 0018    |         |              | 1    |    |    |    | -        |    |    |        |
|           |                          | ,            |               |                 |         |         |              |      |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    | P  | I<br>ID1 |    |    |        |
| WDTPerip  | ohID2, type              | RO, offset   | t 0xFE8, res  | et 0x0000.      | 0018    |         |              | 1    |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    | P  | ID2      |    |    |        |
| WDTPerip  | ohID3, type              | RO, offset   | t 0xFEC, res  | set 0x0000.     | 0001    |         |              |      |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    | Р  | ID3      |    |    |        |
| WDTPCel   | IID0, type R             | O, offset    | 0xFF0, rese   | t 0x0000.0      | 00D     |         |              |      |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    | С  | ID0      |    |    |        |
| WDTPCel   | IID1, type R             | O, offset (  | 0xFF4, rese   | t 0x0000.0      | DF0     |         |              |      |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    | С  | ID1      |    |    |        |
| WDTPCel   | IID2, type R             | O, offset (  | 0xFF8, rese   | t 0x0000.0      | 005     |         |              |      |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    | С  | ID2      |    |    |        |
| WDTPCel   | IID3, type R             | C, offset (  | 0xFFC, rese   | et 0x0000.0     | 081     |         |              |      |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    |    | ID3      |    |    |        |
| 111       |                          |              |               |                 |         |         | <b>T</b> - ) |      |    |    | C  | 50       |    |    |        |
|           | sal Asyn<br>base: 0x40   |              | us Recei      | vers/Tra        | nsmitte | rs (UAR | IS)          |      |    |    |    |          |    |    |        |
|           | base: 0x40<br>base: 0x40 |              |               |                 |         |         |              |      |    |    |    |          |    |    |        |
| UARTDR,   | type R/W,                | offset 0x00  | 00, reset 0x  | 0000.0000       |         |         |              |      |    |    |    |          |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    |    |          |    |    |        |
|           |                          |              |               | OE              | BE      | PE      | FE           |      |    |    | D  | ATA      |    |    |        |
|           |                          |              |               |                 |         |         |              |      |    |    |    |          |    |    |        |

| 31            | 30                                      | 29          | 28            | 27           | 26         | 25     | 24      | 23     | 22    | 21    | 20       | 19       | 18    | 17       | 16     |
|---------------|---|-------------|---------------|--------------|------------|--------|---------|--------|-------|-------|----------|----------|-------|----------|--------|
| 15            | 14                                      | 13          | 12            | 11           | 10         | 9      | 8       | 7      | 6     | 5     | 4        | 3        | 2     | 1        | 0      |
| JARIRSH       | R/UARTECR                               | , туре ко,  | Offset UXU    | U4, reset ux |            |        |         |        |       |       |          |          |       |          |        |
|               |   |             |               |              |            |        |         |        |       |       |          | OE       | BE    | PE       | FE     |
|               | R/UARTECR                               | tuno WO     | offect 0x0    | 04 reset 0   | ~0000 0000 |        |         |        |       |       |          |          | DL    |          |        |
| UANTING       | VUARTEON                                | , type wo   | , onset oxo   | 04, Teset 0. |            |        |         | 1      |       |       |          | 1        |       |          |        |
|               |   |             |               |              |            |        |         |        |       |       | DA       | I<br>ATA |       |          |        |
| UARTER        | type RO, of                             | fset 0x018  | . reset 0x0   | 000.0090     |            |        |         |        |       |       |          |          |       |          |        |
| <b>e</b> , at | ( <b>)</b> po, o.                       |             | ,             |              |            |        |         |        |       |       |          |          |       |          |        |
|               |   |             |               |              |            |        |         | TXFE   | RXFF  | TXFF  | RXFE     | BUSY     |       |          |        |
| UARTILP       | R, type R/W                             | , offset 0x | 020, reset 0  | x0000.000    | )          |        |         | I      |       |       |          | I        |       |          |        |
|               |   | ·           |               |              |            |        |         |        |       |       |          |          |       |          |        |
|               |   |             |               |              |            |        |         |        |       |       | ILPD     | I<br>VSR |       |          |        |
| UARTIBR       | D, type R/W                             | , offset 0x | 024, reset (  | )x0000.000   | 0          |        |         | 1      |       |       |          |          |       |          |        |
|               |   |             |               |              |            |        |         |        |       |       |          |          |       |          |        |
|               |   |             |               |              |            |        | DIV     | /INT   |       |       |          |          |       |          |        |
| UARTFBR       | RD, type R/V                            | V, offset 0 | x028, reset   | 0x0000.000   | 00         |        |         |        |       |       |          |          |       |          |        |
|               |   |             |               |              |            |        |         |        |       |       |          |          |       |          |        |
|               |   |             |               |              |            |        |         |        |       |       |          | DIVE     | RAC   |          |        |
| UARTLCF       | RH, type R/V                            | V, offset 0 | x02C, reset   | 0x0000.00    | 00         |        |         |        |       |       |          |          |       |          |        |
|               |   |             |               |              |            |        |         |        |       |       |          |          |       |          |        |
|               |   |             |               |              |            |        |         | SPS    | WL    | EN    | FEN      | STP2     | EPS   | PEN      | BRK    |
| UARTCTL       | , type R/W,                             | offset 0x0  | 30, reset 0)  | x0000.0300   |            |        |         |        |       |       |          |          |       |          |        |
|               |   |             |               |              |            |        |         |        |       |       |          |          |       |          |        |
|               |   |             |               |              |            | RXE    | TXE     | LBE    |       |       |          |          | SIRLP | SIREN    | UARTEN |
| UARTIFLS      | S, type R/W,                            | offset 0x0  | 034, reset 0  | x0000.0012   | 2          |        |         |        |       |       |          |          |       |          |        |
|               |   |             |               |              |            |        |         |        |       |       |          |          |       | TVIELOEL |        |
|               |   |             | 0             | 000.0000     |            |        |         |        |       |       | RXIFLSEL |          |       | TXIFLSEL |        |
| UARTIM, 1     | type R/W, o                             | riset 0x038 | 8, reset 0x0  | 000.0000     |            |        |         | 1      |       |       |          | 1        |       |          |        |
|               |   |             |               |              | OEIM       | BEIM   | PEIM    | FEIM   | RTIM  | TXIM  | RXIM     |          |       |          |        |
|               | , type RO, o                            | ffeat 0x03  | C reset 0x1   |              | OLIM       | DLIM   | F LIW   |        |       | TAIM  | IXAIM    |          |       |          |        |
| UARTRIS,      | , туре ко, о                            | iiset 0x03  | C, reset ux   |              |            |        |         |        |       |       |          |          |       |          |        |
|               |   |             |               |              | OERIS      | BERIS  | PERIS   | FERIS  | RTRIS | TXRIS | RXRIS    |          |       |          |        |
|               | , type RO, c                            | offset 0x04 | 0 reset 0x(   |              | 02.10      | BEIRIO | 1 21110 | 1 2140 | 11110 |       | 10110    |          |       |          |        |
|               | , .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, |             | -,            |              |            |        |         |        |       |       |          |          |       |          |        |
|               |   |             |               |              | OEMIS      | BEMIS  | PEMIS   | FEMIS  | RTMIS | TXMIS | RXMIS    |          |       |          |        |
| UARTICR       | , type W1C,                             | offset 0x0  | )44, reset 0: | x0000.0000   |            | 1      |         | 1      | 1     |       |          |          |       |          |        |
|               |   |             |               |              |            |        |         |        |       |       |          |          |       |          |        |
|               |   |             |               |              | OEIC       | BEIC   | PEIC    | FEIC   | RTIC  | TXIC  | RXIC     |          |       |          |        |
| UARTPeri      | iphID4, type                            | RO, offse   | t 0xFD0, re   | set 0x0000   | .0000      |        |         |        |       |       | 1        |          |       |          |        |
|               |   |             |               |              |            |        |         |        |       |       |          |          |       |          |        |
|               |   |             |               |              |            |        |         |        |       |       | PI       | D4       |       |          |        |
| UARTPeri      | iphID5, type                            | RO, offse   | t 0xFD4, re   | set 0x0000   | .0000      |        |         |        |       |       |          |          |       |          |        |
|               |   |             |               |              |            |        |         |        |       |       |          |          |       |          |        |
|               |   |             |               |              |            |        |         |        |       |       | PI       | D5       |       |          |        |
| UARTPeri      | iphID6, type                            | RO, offse   | t 0xFD8, re   | set 0x0000   | .0000      |        |         |        |       |       |          |          |       |          |        |
|               |   |             |               |              |            |        |         |        |       |       |          |          |       |          |        |
|               |   |             |               |              |            |        |         |        |       |       | PI       | D6       |       |          |        |
| JARTPeri      | iphID7, type                            | RO, offse   | t 0xFDC, re   | eset 0x0000  | 0.0000     |        |         |        |       |       |          |          |       |          |        |
|               |   |             |               |              |            |        |         |        |       |       |          |          |       |          |        |
|               |   |             |               |              |            |        |         |        |       |       | PI       | D7       |       |          |        |

| 31         | 30                                      | 29          | 28          | 27           | 26     | 25 | 24 | 23  | 22  | 21 | 20  | 19        | 18    | 17    | 16     |
|------------|---|-------------|-------------|--------------|--------|----|----|-----|-----|----|-----|-----------|-------|-------|--------|
| 15         | 14                                      | 13          | 12          | 11           | 10     | 9  | 8  | 7   | 6   | 5  | 4   | 3         | 2     | 1     | 0      |
| UARTPeri   | phID0, type                             | RO, offse   | t 0xFE0, re | eset 0x0000  | .0011  |    |    | 1   |     |    |     | 1         |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    | P   | ID0       |       |       |        |
| UARTPeri   | phID1, type                             | RO, offse   | t 0xFE4, re | eset 0x0000  | .0000  |    |    |     |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    |     |           |       |       |        |
|            |   | <b>DO</b>   | 4.0.550     |              | 0040   |    |    |     |     |    | Р   | ID1       |       |       |        |
| UARIPeri   | phiD2, type                             | RU, offse   | t UXFE8, re | eset 0x0000  | .0018  |    |    |     |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    | P   | ID2       |       |       |        |
| UARTPerin  | ohiD3. type                             | RO. offse   | t 0xFEC. re | eset 0x0000  | 0.0001 |    |    |     |     |    |     |           |       |       |        |
|            |   | ,           |             |              |        |    |    |     |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    | P   | ID3       |       |       |        |
| UARTPCel   | IIID0, type I                           | RO, offset  | 0xFF0, res  | et 0x0000.0  | 00D    |    |    |     |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    | С   | ID0       |       |       |        |
| UARTPCel   | IIID1, type I                           | RO, offset  | 0xFF4, res  | et 0x0000.0  | 0F0    |    |    |     |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    | C   | ID1       |       |       |        |
| UARTPCel   | IIID2, type I                           | RO, offset  | 0xFF8, res  | et 0x0000.0  | 005    |    |    |     |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    | C   | ID2       |       |       |        |
|            |   | PO offect   |             | set 0x0000.0 | 0B1    |    |    |     |     |    | C   | IDZ       |       |       |        |
| UARTFOR    | inds, type i                            | NO, UNSEL   | 0,110,103   |              |        |    |    |     |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    | С   | I<br>ID3  |       |       |        |
| Synchro    | onous S                                 | orial Inte  | orfaco (S   | 951)         |        |    |    | 1   |     |    |     |           |       |       |        |
|            | e: 0x4000                               |             |             | 501)         |        |    |    |     |     |    |     |           |       |       |        |
| SSICR0, ty | /pe R/W, of                             | fset 0x000  | , reset 0x0 | 000.0000     |        |    |    |     |     |    |     |           |       |       |        |
|            | -                                       |             |             |              |        |    |    |     |     |    |     |           |       |       |        |
|            |   |             | S           | CR           |        |    |    | SPH | SPO | F  | RF  |           | D     | SS    |        |
| SSICR1, ty | /pe R/W, of                             | fset 0x004  | , reset 0x0 | 000.000      |        |    |    |     |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    |     | SOD       | MS    | SSE   | LBM    |
| SSIDR, typ | be R/W, offs                            | set 0x008,  | reset 0x00  | 00.000       |        |    |    |     |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    | D/ | ATA |     |    |     |           |       |       |        |
| SSISR, typ | e RO, offs                              | et UXUOC, r | eset 0x000  | 00.0003      |        |    |    |     |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    | BSY | RFF       | RNE   | TNF   | TFE    |
| SSICPSR    | type R/W                                | offset 0x01 | 0. reset 0v | <0000.0000   |        |    |    |     |     |    | 201 |           |       |       |        |
| ON,        | .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, |             |             |              |        |    |    |     |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    | CPS | l<br>DVSR |       |       |        |
| SSIIM, typ | e R/W, offs                             | et 0x014, r | eset 0x000  | 00.0000      |        |    |    | 1   |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    |     | TXIM      | RXIM  | RTIM  | RORIM  |
| SSIRIS, ty | pe RO, offs                             | et 0x018, r | reset 0x000 | 00.0008      |        |    |    |     |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    |     | TXRIS     | RXRIS | RTRIS | RORRIS |
| SSIMIS, ty | pe RO, offs                             | et 0x01C,   | reset 0x00  | 000.000      |        |    |    |     |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    |     | TXMIS     | RXMIS | RTMIS | RORMIS |
| SSIICR, ty | pe W1C, of                              | fset 0x020  | , reset 0x0 | 000.0000     |        |    |    |     |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    |     |           |       |       |        |
|            |   |             |             |              |        |    |    |     |     |    |     |           |       | RTIC  | RORIC  |


July 25, 2008

| 31          | 30          | 29           | 28           | 27          | 26  | 25 | 24  | 23 | 22 | 21 | 20 | 19 | 18 | 17   | 16  |
|-------------|-------------|--------------|--------------|-------------|-----|----|-----|----|----|----|----|----|----|------|-----|
| 15          | 14          | 13           | 12           | 11          | 10  | 9  | 8   | 7  | 6  | 5  | 4  | 3  | 2  | 1    | 0   |
| SIPeriphli  | D4, type R  | O, offset 0  | xFD0, rese   | et 0x0000.0 | 000 |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    | PI | D4 |    |      |     |
| SSIPeriphII | D5, type R  | O, offset 0  | xFD4, rese   | t 0x0000.0  | 000 |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    | PI | D5 |    |      |     |
| SSIPeriphII | D6, type R  | O, offset 0  | xFD8, rese   | t 0x0000.0  | 000 |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    | PI | D6 |    |      |     |
| SSIPeriphII | D7, type R  | O, offset 0  | xFDC, rese   | et 0x0000.0 | 000 |    | -   |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    | PI | D7 |    |      |     |
| SIPeriphil  | D0, type R  | O, offset 0  | xFE0, rese   | t 0x0000.00 | 022 |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    | PI | D0 |    |      |     |
| SIPeriphII  | D1, type R  | O, offset 0  | xFE4, rese   | t 0x0000.00 | 000 |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    | PI | D1 |    |      |     |
| SIPeriphII  | D2, type R  | O, offset 0  | xFE8, rese   | t 0x0000.00 | 018 |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    | PI | D2 |    |      |     |
| SIPeriphII  | D3, type R  | O, offset 0  | xFEC, rese   | et 0x0000.0 | 001 |    | -   |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    | PI | D3 |    |      |     |
| SSIPCellID  | 0, type RO  | , offset 0x  | FF0, reset   | 0x0000.000  | D   | -  |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    | CI | D0 |    |      |     |
| SIPCellID   | 1, type RO  | , offset 0x  | FF4, reset   | 0x0000.00   | =0  |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    | CI | D1 |    |      |     |
| SIPCellID   | 2, type RO  | , offset 0x  | FF8, reset   | 0x0000.000  | )5  |    | -   |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    | CI | D2 |    |      |     |
| SSIPCellID  | 3, type RO  | , offset 0x  | FFC, reset   | 0x0000.00   | B1  |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    | CI | D3 |    |      |     |
| Analog (    | Compar      | ators        |              |             |     |    |     |    |    |    |    |    |    |      |     |
| Base 0x40   |             |              |              |             |     |    |     |    |    |    |    |    |    |      |     |
| ACMIS, typ  | e R/W1C,    | offset 0x0   | 0, reset 0x( | 0000.0000   |     |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    |    |    |    | IN1  | IN0 |
| ACRIS, typ  | e RO, offs  | et 0x04, re  | set 0x0000   | 0.0000      |     |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    |    |    |    | IN1  | IN0 |
| ACINTEN, t  | type R/W, o | offset 0x08  | B, reset 0x0 | 0000.0000   |     |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    |    |    |    | IN1  | IN0 |
| ACREFCTL    | , type R/W  | l, offset 0x | (10, reset 0 | ×0000.0000  | )   |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     | EN | RNG |    |    |    |    |    | VF | REF  |     |
| CSTATO, 1   | type RO, o  | ffset 0x20   | , reset 0x0  | 000.0000    |     |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    |    |    |    |      |     |
|             |             |              |              |             |     |    |     |    |    |    |    |    |    | OVAL |     |

| 31      | 30  | 29           | 28         | 27      | 26  | 25  | 24 | 23 | 22 | 21 | 20     | 19  | 18 | 17   | 16 |
|---------|---|--------------|------------|---------|-----|-----|----|----|----|----|--------|-----|----|------|----|
| 15      | 14  | 13           | 12         | 11      | 10  | 9   | 8  | 7  | 6  | 5  | 4      | 3   | 2  | 1    | 0  |
| ACSTAT1 | CSTAT1, type RO, offset 0x40, reset 0x0000.0000 |              |            |         |     |     |    |    |    |    |        |     |    |      |    |
|         |   |              |            |         |     |     |    |    |    |    |        |     |    |      |    |
|         |   |              |            |         |     |     |    |    |    |    |        |     |    | OVAL |    |
| ACCTL0, | type R/W, c                                     | offset 0x24, | reset 0x00 | 00.0000 |     |     |    |    |    |    |        |     |    |      |    |
|         |   |              |            |         | ASF | RCP |    |    |    |    | ISLVAL | ISI | EN | CINV |    |
| ACCTL1, | CCTL1, type R/W, offset 0x44, reset 0x0000.0000 |              |            |         |     |     |    |    |    |    |        |     |    |      |    |
|         |   |              |            |         |     |     |    |    |    |    |        |     |    |      |    |
|         |   |              |            |         | ASF | RCP |    |    |    |    | ISLVAL | ISI | EN | CINV |    |

# **C** Ordering and Contact Information

## C.1 Ordering Information



#### Table C-1. Part Ordering Information

| Orderable Part Number | Description                                     |
|-----------------------|---|
| LM3S1110-IBZ25        | Stellaris <sup>®</sup> LM3S1110 Microcontroller |
| LM3S1110-IBZ25 (T)    | Stellaris <sup>®</sup> LM3S1110 Microcontroller |
| LM3S1110-EQC25        | Stellaris <sup>®</sup> LM3S1110 Microcontroller |
| LM3S1110-EQC25 (T)    | Stellaris <sup>®</sup> LM3S1110 Microcontroller |
| LM3S1110-IQC25        | Stellaris <sup>®</sup> LM3S1110 Microcontroller |
| LM3S1110-IQC25 (T)    | Stellaris <sup>®</sup> LM3S1110 Microcontroller |

## C.2 Kits

The Luminary Micro Stellaris<sup>®</sup> Family provides the hardware and software tools that engineers need to begin development quickly.

 Reference Design Kits accelerate product development by providing ready-to-run hardware, and comprehensive documentation including hardware design files:

http://www.luminarymicro.com/products/reference\_design\_kits/

 Evaluation Kits provide a low-cost and effective means of evaluating Stellaris<sup>®</sup> microcontrollers before purchase:

http://www.luminarymicro.com/products/kits.html

 Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box:

http://www.luminarymicro.com/products/development\_kits.html

See the Luminary Micro website for the latest tools available, or ask your Luminary Micro distributor.

## C.3 Company Information

Luminary Micro, Inc. designs, markets, and sells ARM Cortex-M3-based microcontrollers (MCUs). Austin, Texas-based Luminary Micro is the lead partner for the Cortex-M3 processor, delivering the world's first silicon implementation of the Cortex-M3 processor. Luminary Micro's introduction of the Stellaris® family of products provides 32-bit performance for the same price as current 8- and 16-bit microcontroller designs. With entry-level pricing at \$1.00 for an ARM technology-based MCU, Luminary Micro's Stellaris product line allows for standardization that eliminates future architectural upgrades or software tool changes.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com sales@luminarymicro.com

## C.4 Support Information

For support on Luminary Micro products, contact:

support@luminarymicro.com +1-512-279-8800, ext. 3