

# DATA SHEET



凌陽科技  
SUNPLUS

## **SPC500A3**

---

### **512KB Sound Controller**

JUL. 30, 2001

Version 1.0

SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provided by SUNPLUS TECHNOLOGY CO. is believed to be accurate and reliable. However, SUNPLUS TECHNOLOGY CO. makes no warranty for any errors which may appear in this document. Contact SUNPLUS TECHNOLOGY CO. to obtain the latest version of device specifications before placing your order. No responsibility is assumed by SUNPLUS TECHNOLOGY CO. for any infringement of patent or other rights of third parties which may result from its use. In addition, SUNPLUS products are not authorized for use as critical components in life support devices/ systems or aviation devices/systems, where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user, without the express written approval of Sunplus.

## Table of Contents


	<u>PAGE</u>
<b>1. GENERAL DESCRIPTION</b> .....	<b>3</b>
<b>2. BLOCK DIAGRAM</b> .....	<b>3</b>
<b>3. FEATURES</b> .....	<b>3</b>
<b>4. APPLICATION FIELD</b> .....	<b>3</b>
<b>5. SIGNAL DESCRIPTIONS*</b> .....	<b>4</b>
<b>6. FUNCTIONAL DESCRIPTIONS</b> .....	<b>5</b>
6.1. CPU.....	5
6.2. OSCILLATOR .....	5
6.3. MASK OPTION .....	5
6.4. ROM AREA .....	5
6.5. RAM AREA .....	5
6.6. VOLUME CONTROL FUNCTION.....	5
6.7. MAP OF MEMORY AND I/OS.....	5
6.8. I/O PORT CONFIGURATIONS* .....	5
6.9. POWER SAVINGS MODE .....	6
6.10. LOW VOLTAGE RESET .....	7
6.11. TIMER/COUNTER .....	7
6.12. SPEECH AND MELODY .....	7
6.13. SERIAL INTERFACE I/O.....	7
6.14. MULTI-DUTY CYCLE MODE.....	8
6.15. 1/2, 1/3, 1/4 DUTY CYCLE OUTPUTS .....	8
<b>7. ELECTRICAL SPECIFICATIONS</b> .....	<b>9</b>
7.1. ABSOLUTE MAXIMUM RATINGS.....	9
7.2. AC CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ ).....	9
7.3. DC CHARACTERISTICS ( $V_{DD} = 3.0\text{V}$ , $T_A = 25^\circ\text{C}$ ).....	9
7.4. DC CHARACTERISTICS ( $V_{DD} = 5.0\text{V}$ , $T_A = 25^\circ\text{C}$ ).....	9
7.5. THE RELATIONSHIP BETWEEN THE $R_{OSC}$ AND THE $F_{CPU}$ .....	10
<b>8. APPLICATION CIRCUITS</b> .....	<b>11</b>
8.1. APPLICATION CIRCUIT - (1).....	11
8.2. APPLICATION CIRCUIT - (2).....	12
8.3. APPLICATION CIRCUIT - (3).....	13
8.4. APPLICATION CIRCUIT - (4).....	14
<b>9. PACKAGE/PAD LOCATIONS</b> .....	<b>15</b>
9.1. PAD ASSIGNMENT .....	15
9.2. ORDERING INFORMATION.....	15
9.3. PAD LOCATIONS.....	16
<b>10. DISCLAIMER</b> .....	<b>17</b>
<b>11. REVISION HISTORY</b> .....	<b>18</b>

## 512KB SOUND CONTROLLER

### 1. GENERAL DESCRIPTION

The SPC500A3 is a CPU based two-channel speech/melody synthesizer including CMOS 8-bit microprocessor with 69 instructions, 512K-byte ROM for speech and melody data (Speech is compressed by a 4-bit ADPCM with approx. 170 sec speech duration @ 6KHz sampling rate) and 128-byte working SRAM. It includes two Timer/Counters, 23 Software Selectable I/Os, two 8-bit current outputs D/A (or one PWM audio output) and serial interface I/O port. It provides Multi-Duty-Cycle output for remote control purposes. For audio processing, melody and speech can be mixed into one output. It operates over a wide voltage range of 2.4V - 5.5V and includes Low Voltage Reset function. The Low Voltage Reset automatically resets when the working voltage is less than 2.2V. Volume control is provided. In addition, the SPC500A3 has a Clock Stop mode for power savings. The power savings mode saves the RAM contents, but freezes the oscillator, causing all other chip functions to be inoperative. The Max. CPU clock frequency is 8.0MHz. It has an Instruction Cycle Rate of 2 clock cycles (min.) - 6 clock cycles (max.). The SPC500A3 includes, not only the latest technology, but also the full commitment and technical support of Sunplus.

### 2. BLOCK DIAGRAM



### 3. FEATURES

- 8-bit microprocessor
- Provides 512K-byte ROM for program and audio data
- 128-byte working SRAM
- Software-based audio processing
- Wide operating voltage: 2.4V - 3.6V @ 5.0MHz  
3.6V - 5.5V @ 8.0MHz
- Supports Crystal Resonator or Rosc (with Mask option)
- Max. CPU clock: 5.0MHz @ 2.4V - 3.6V  
8.0MHz @ 3.6V - 5.5V
- Two 12-bit timer/counters
- Standby mode (Clock Stop mode) for power savings.  
Max. 2μA @ 5.0V
- 500ns instruction cycle time @ 4.0MHz CPU clock
- 6 INT sources
- Key wake-up function
- Provides 23 general I/Os
- Serial interface I/O
- Approx. 170 sec speech  
@ 6KHz sampling rate with 4-bit ADPCM
- One PWM audio output (single speaker)
- Two DA output
- Multi-duty cycle mode
- Low voltage reset
- Volume control function

### 4. APPLICATION FIELD

- Intelligent education toys  
Ex. Pattern to voice (animal, car, color, etc.)  
Spelling (English or Chinese)  
Math
- High end toy controller
- Talking instrument controller
- General speech synthesizer
- Industrial controller

**5. SIGNAL DESCRIPTIONS\***

Mnemonic	PIN No.	Type	Description
VDD	11, 15	I	Positive supply for logic and I/O pins
VSS	1, 10	I	Ground reference for logic and I/O pins
XI	13	I	Oscillator crystal input or RESISTOR (Resistor should be connected to VDD)
XO	12	O	Oscillator crystal output
TEST	17	I	TEST MODE
RESET	2	I	This pin is an active low reset to the chip
AUD1	14	O	AUDIO OUTPUT
AUD2	16		
IOA0	30	I/O	Port A is a 4-bit bi-directional programmable Input / Output port with Pull-high or Open-drain option. As inputs, Port A can be in either the Pure or Pull-high states. As outputs, Port A can be either Buffer or Open-drain NMOS types (Sink current). IOA0: Serial programming clock output IOA2: Multi-duty cycle output **See note 1 and 2 below.
IOA1	31	I/O	
IOA2	32	I/O	
IOA3	33	I/O	
IOB0	26	I/O	Port B is a 4-bit bi-directional programmable Input / Output port with Pull-low or Open-drain option. As inputs, Port B can be in either the Pure or Pull-low states. As outputs, Port B can be either Buffer or Open-drain NMOS types (Sink current). **See note 1 and 2 below.
IOB1	27	I/O	
IOB2	28	I/O	
IOB3	29	I/O	
IOC0	3	I/O	Port C is a 7-bit bi-directional Input / Output port with Pull-high or Open-drain option. As inputs, Port C can be in either the Pure or Pull-high states. As outputs Port C can be a Buffer type or Open-drain NMOS type (sink current). IOC0: Serial programming Data IOC1: Can also be selected as an external interrupt PIN IOC2: EXT COUNT IN **See note 1 and 2 below.
IOC1	4	I/O	
IOC2	5	I/O	
IOC3	6	I/O	
IOC4	7	I/O	
IOC5	8	I/O	
IOC6	9	I/O	
IOD0	18	I/O	Port D is an 8-bit bi-directional programmable Input / Output port with Pull-low or Open-drain option. As inputs, Port D can be either Pure or Pull-low states. As outputs, Port D can be either Buffer or Open-drain PMOS type (send current). (Port D can be software programmed for wake up I/O PIN) (Programmable I/O, Key change, Wake up I/O) **See note 1 and 2 below.
IOD1	19	I/O	
IOD2	20	I/O	
IOD3	21	I/O	
IOD4	22	I/O	
IOD5	23	I/O	
IOD6	24	I/O	
IOD7	25	I/O	

\* Refer to SPC Programming Guide for complete information.

\*\*Note: 1.) Two input states can be specified; Pure Input, Pull-High or Pull Low.

2.) Three output states can be specified, Buffer output, Open Drain PMOS output <send>, Open Drain NMOS output <sink>.


## 6. FUNCTIONAL DESCRIPTIONS

### 6.1. CPU

The 8-bit microprocessor of SPC500A3 is a high performance processor equipped with Accumulator, Program Counter, X Register, Stack pointer and Processor Status Register (this is the same as the 6502 instruction structure). SPC500A3 is able to perform with 8.0MHz (max.) depending on the application specifications.

### 6.2. Oscillator

The SPC500A3 supports AT-cut parallel resonant oscillated Crystal / Resonator or RC Oscillator or external clock sources by mask option (select one from those three types). The design of application circuit should follow the vendors' specifications or recommendations. The diagrams listed below are typical X'TAL/ROSC circuits for most applications:



### 6.3. Mask Option

The SPC500A3 has the following mask option:

- Supports Crystal Resonator or Rosc (with mask option).

### 6.4. ROM Area

The SPC500A3 provides a 512K-byte ROM that can be defined as the program area, audio data area, or both. To access ROM, users should program the BANK SELECT Register, choose bank, and access address to fetch data.


### 6.5. RAM Area

The SPC500A3 total RAM consists of 128 bytes (including Stack) at locations from \$80 through \$FF.

### 6.6. Volume Control Function


The SPC500A3 contains a volume control function that provides an 8-step volume controller to control current D/A output. A volume control function selector (Enable/Disable) register and controller register is provided.

### 6.7. Map of Memory and I/Os




### 6.8. I/O Port Configurations\*


Input/Output IOA port : IOA3 - 0




Input/Output IOB port : IOB3 - 0




Input/Output IOC port : IOC3 - 0




Input/Output IOD port : IOD3 - 0



Input/Output IOC port : IOC6 - 4



Input/Output IOD port : IOD7 - 4



\*Values shown are for VDD = 5.0V test conditions only.

### 6.9. Power Savings Mode

The SPC500A3 provides a power savings mode (Standby mode) for those applications that require very low stand-by current. To enter standby mode, the Wake-Up Register should be enabled and then stop the CPU clock by writing the STOP CLOCK Register. The CPU will then go to the stand-by mode. In such a mode, RAM and I/Os will remain in their previous states until being

awakened. Port IOD7 - 0 is the only wake-up source in the SPC500A3. After the SPC500A3 is awakened, the internal CPU will go to the RESET State ( $T_w \geq 65536 \times T_1$ ) and then continue processing the program. Wakeup Reset will not affect RAM or I/Os (See FIG.1).





FIG. 1

$$T_1 = 1 / (F_{CPU}), T_w \geq 65536 \times T_1$$

### 6.10. Low Voltage Reset

The SPC500A3 provides a Low Voltage Reset (LVR) function. Below the minimum power-supply voltage of 2.2V, the CPU system will become unstable and malfunction. Low Voltage

Reset will reset all functions into the initial operational (stable) state if the VDD power-supply voltage drops below 2.2V (See FIG.2).



(The LVR function is the same as Power ON Reset or External Reset.)

FIG. 2

### 6.11. Timer/Counter

The SPC500A3 contains two 12-bit timer/counters, TMA and TMB respectively. TMA can be specified as a timer or a counter, but TMB can only be used as a timer. In the timer mode, TMA and TMB are re-loaded up-counters. When timer overflows from \$0FFF to \$0000, the carry signal will make the timer automatically reload to the user's pre-set value and be up-counted again. At the same time, the carry signal will generate the INT signal if the corresponding bit is enabled in the INT ENABLE Register. If TMA is specified as a counter, users can reset by loading #0 into the counter. After the counter has been activated, the value of the counter can also be read from the counters at the same time.

Clock source of Timer/Counter can be selected as follows:

Timer/Counter		Clock Source
TMA	12-BIT TIMER	CPU CLOCK (T) or T/4
	12-BIT COUNTER	T/64, T/8192, T/65536 or EXT CLK
TMB	12-BIT TIMER	T or T/4
MODE SELECT REGISTER		TMA only, select timer or counter
TIMER CLOCK SELECTOR		Select T or T/4

### 6.12. Speech and Melody

Since the SPC500A3 provides a large ROM and wide range of CPU operation speeds, it is most suitable for speech and melody synthesis. For speech synthesis, the SPC500A3 can provide NMI for accurate sampling frequency. Users can record or synthesize the sound and digitize it into the ROM. The sound data can be played back in the sequence of the control functions as designed by the user's program. Several algorithms are recommended for high fidelity and compression of sound including PCM, LOG PCM, and ADPCM. For melody synthesis, the SPC500A3 provides the dual tone mode. After selecting the dual tone mode, users only need to fill either TMA or TMB, or both TMA and TMB to generate expected frequency for each channel. The hardware will toggle the tone wave automatically without entering into an interrupt service routine. Users are able to simulate musical instruments or sound effects by simply controlling the envelope of tone output.

### 6.13. Serial Interface I/O


The SPC500A3 provides serial interface I/O mode for those applications requiring large ROM/RAM. Serial Interface I/O Port can be used to read/write data from/to extra memory. The interface I/O Register is the control register for programming interface I/O.

#### 6.14. Multi-Duty Cycle Mode

The SPC500A3 provides three output waveforms, 1/2, 1/3, and 1/4 duty cycles. The Control Register should be used to select 1/2, 1/3 or 1/4 duty cycle and the IOA2 should be programmed as

the multi-duty cycle output port. Users can use the combinations of these duty cycles for remote-control purposes.

#### 6.15. 1/2, 1/3, 1/4 Duty Cycle Outputs





## 7. ELECTRICAL SPECIFICATIONS

### 7.1. Absolute Maximum Ratings

Characteristics	Symbol	Ratings
DC Supply Voltage	$V_+$	< 7.0V
Input Voltage Range	$V_{IN}$	-0.5V to $V_+$ + 0.5V
Operating Temperature	$T_A$	0°C to +60°C
Storage Temperature	$T_{STO}$	-50°C to +150°C

**Note:** Stresses beyond those given in the Absolute Maximum Rating table may cause operational errors or damage to the device. For normal operational conditions see AC/DC Electrical Characteristics.

### 7.2. AC Characteristics ( $T_A = 25^\circ\text{C}$ )

Characteristics	Symbol	Limit			Unit	Test Condition
		Min.	Typ.	Max.		
CPU Clock	$F_{CPU}$	-	3.58	5.0	MHz	VDD = 2.4V - 3.6V, 2-battery
		-	4.0	8.0	MHz	VDD = 3.6V - 5.5V, 3-battery

### 7.3. DC Characteristics (VDD = 3.0V, $T_A = 25^\circ\text{C}$ )


Characteristics	Symbol	Limit			Unit	Test Condition
		Min.	Typ.	Max.		
Operating Voltage	VDD	2.4	-	3.6	V	For 2-battery
Operating Current	$I_{OP}$	-	1.5	2.0	mA	$F_{CPU} = 3.0\text{MHz}$ @ 3.0V, no load
Standby Current	$I_{STBY}$	-	-	2.0	$\mu\text{A}$	VDD = 3.0V
Audio output current	$I_{AUD}$	-	-1.5	-	mA	VDD = 3.0V, one-channel
Input High Level	$V_{IH}$	2.0	-	-	V	VDD = 3.0V
Input Low Level	$V_{IL}$	-	-	0.8	V	VDD = 3.0V
Output High I IOA, IOB, IOC, IOD	$I_{OH}$	-1.0	-	-	mA	VDD = 3.0V $V_{OH} = 2.0\text{V}$
Output Sink I IOA, IOB, IOC, IOD	$I_{OL}$	2.0	-	-	mA	VDD = 3.0V $V_{OL} = 0.8\text{V}$
Input Resistor IOB, IOD	$R_{IN}$	-	100	-	Kohm	Pull Low VDD = 3.0V

### 7.4. DC Characteristics (VDD = 5.0V, $T_A = 25^\circ\text{C}$ )


Characteristics	Symbol	Limit			Unit	Test Condition
		Min.	Typ.	Max.		
Operating Voltage	VDD	3.6	-	5.5	V	For 3-battery
Operating Current	$I_{OP}$	-	4.0	5.0	mA	$F_{CPU} = 4.0\text{MHz}$ @ 5.0V, no load
Standby Current	$I_{STBY}$	-	-	2.0	$\mu\text{A}$	VDD = 5.0V
Audio output current	$I_{AUD}$	-	-3.0	-	mA	VDD = 5.0V, one-channel
Input High Level	$V_{IH}$	3.0	-	-	V	VDD = 5.0V
Input Low Level	$V_{IL}$	-	-	0.8	V	VDD = 5.0V
Output High I IOA, IOB, IOC, IOD	$I_{OH}$	-1.0	-	-	mA	VDD = 5.0V $V_{OH} = 4.2\text{V}$
Output Sink I IOA, IOB, IOC, IOD	$I_{OL}$	4.0	-	-	mA	VDD = 5.0V $V_{OL} = 0.8\text{V}$
Input Resistor IOB, IOD	$R_{IN}$	-	70	-	Kohm	Pull Low VDD = 5.0V

7.5. The Relationship between the  $R_{OSC}$  and the  $F_{CPU}$


7.5.1.  $V_{DD} = 3.0V$ ,  $T_A = 25^\circ C$




7.5.4. Frequency vs.  $V_{DD}$




7.5.2.  $V_{DD} = 5.0V$ ,  $T_A = 25^\circ C$



7.5.5. Operating current vs. frequency vs.  $V_{DD}$




7.5.3. Frequency vs. temperature





8. APPLICATION CIRCUITS


8.1. Application circuit - (1)



SPC500A3 Application circuit (D/A Output)




8.2. Application circuit - (2)



SPC500A3 Application circuit with Serial Interface I/O Application




8.3. Application circuit - (3)



SPC500A3 Application circuit (PWM Output)




8.4. Application circuit - (4)



SPC500A3 Application circuit with Serial Interface I/O Application

## 9. PACKAGE/PAD LOCATIONS

### 9.1. PAD Assignment



Chip Size: 2650 $\mu$ m x 3530 $\mu$ m

This IC substrate should be connected to VSS

**Note1:** Chip size included scribe line.

**Note2:** To ensure that the IC functions properly, please bond all of VDD and VSS pins.

**Note3:** The 0.1 $\mu$ F capacitor between VDD and VSS should be placed to IC as close as possible.

### 9.2. Ordering Information

Product Number	Package Type
SPC500A3-nnnnV-C	Chip form

**Note1:** Code number (nnnnV) is assigned for customer.

**Note2:** Code number (nnnn = 0000 - 9999); version (A = A - Z).

**9.3. PAD Locations**

PAD No.	PAD Name	X	Y
1	VSS	-1116	-1041
2	RESET	-1130	-1317
3	IOC6	-1130	-1473
4	IOC5	-1130	-1624
5	IOC4	-1130	-1779
6	IOC3	-814	-1774
7	IOC2	-659	-1774
8	IOC1	-507	-1774
9	IOC0	-352	-1774
10	VSS	-201	-1802
11	VDD	-51	-1743
12	XO	144	-1802
13	XI	361	-1802
14	AUD1	663	-1781
15	VDD	1090	-1791
16	AUD2	1063	-1457
17	TEST	1121	-1174
18	IOD7	1121	-1023
19	IOD6	1121	-864
20	IOD5	1121	-713
21	IOD4	1121	-555
22	IOD3	1121	-403
23	IOD2	1121	-245
24	IOD1	1121	-93
25	IOD0	1121	65
26	IOB3	1121	217
27	IOB2	1121	375
28	IOB1	1121	527
29	IOB0	1121	685
30	IOA3	1121	836
31	IOA2	1121	992
32	IOA1	1121	1143
33	IOA0	1121	1298



**10. DISCLAIMER**

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Sunplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. SUNPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, SUNPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. SUNPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by SUNPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

11. REVISION HISTORY

Date	Revision #	Description	Page
JUL. 07, 2000	0.1	Original	
DEC. 18, 2000	0.2	1. VDD = 2.4V - 3.6V for 2-battery application. 2. Speech duration @ 6KHz sampling rate with 4-bit ADPCM 3. Approx. 170 sec. speech.	
JUL. 30, 2001	1.0	1. Delete " <u>PRELIMINARY</u> " 2. Correct chip size 3. Add Note1 and Note3 in the " <u>9.1 PAD Assignment</u> " 4. Add " <u>11. REVISION HISTORY</u> " 5. Renew to a new document format	15 15 18