## General Description

The MIC2593 is a power controller supporting power distribution requirements for Peripheral Component Interconnect hot plug systems compliant to PCl v2.3 and $\mathrm{PCI}-\mathrm{X} \mathrm{1.0b}$. The MIC2593 provides complete power control support for two PCl slots, including the $3.3 \mathrm{~V}_{\text {AUx }}$ defined by the PCI v2.3 specification. Support for $+5 \mathrm{~V},+3.3 \mathrm{~V},+12 \mathrm{~V}$, and -12 V supplies is provided and includes programmable current limit, voltage supervision, fault reporting, and circuit breaker functions which provide fault isolation. The MIC2593 also incorporates an SMBus interface that provides complete status and control of power within each slot.

## Features

- Supports two completely independent PCI slots:
- Compliant to PCI v2.3 and PCI-X 1.0b power control requirements
- Provides all major power control functions for two independent PCI-X 2.0 slots
- Five voltage supplies supported: $+12 \mathrm{~V},-12 \mathrm{~V},+5 \mathrm{~V}$, +3.3 V , and $+3.3 \mathrm{~V}_{\mathrm{AUX}}$
- Integrated gate driver circuits, current sense, and power MOSFETs for $3.3 \mathrm{~V}_{\text {AUX }},+12 \mathrm{~V}$, and -12 V
- High-side +5 V and +3.3 V gate driver circuits for external N-Channel MOSFETs
- Overcurrent protection with adjustable timeout eliminates false tripping of circuit breakers
- Dual-level, dual-speed overcurrent detection circuitry for quick fault response without nuisance tripping
- Slot power control with "Power-is-Good" and Fault status reporting
- Via software over an SMBus interface or
- Via dedicated hardware input/output lines: Hot Plug Interface (HPI)
- Complete thermal isolation between circuitry for Slot A and Slot B
- One General Purpose Input (GPI) pin per slot for mechanical switch or plug-in card retention/removal input


## Applications

- PCI hot plug power distribution


## Ideal Applications:

- Mid- and High-end Server Applications compliant to PCI v2.3, PCI-X 1.0b, and PCI-X 2.0


## Ordering Information

| Part Number | 5V \& 3V Fast-trip <br> Threshold | +12V \& -12V Fast-trip <br> Threshold | Operating Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| MIC2593-2BTQ | 100 mV | $1.5 \mathrm{~A} / 0.4 \mathrm{~A}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 48 -Pin TQFP |
| MIC2593-5BTQ | Disabled $^{*}$ | $1.5 \mathrm{~A} / 0.4 \mathrm{~A}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 48 -Pin TQFP |

[^0]LITTLE FOOT is a registered trademark of Siliconix Incorporated.

## Typical Application



* Values for $R_{5 V G A T E[A B]}$ and $R_{3 V G A T E[A / B]}$ may vary depending upon the $\mathrm{C}_{G S}$ of the external MOSFETs.
** Values determined by design requirements. See "Functional Description" section for detailed information.
\# MBRS140T3 or equivalent is recommended.
Bold lines indicate high current paths


## Pin Configuration



## 48-Pin TQFP

## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| $\begin{gathered} 5 \\ 32 \end{gathered}$ | $\begin{aligned} & \text { 12VINA } \\ & \text { 12VINB } \end{aligned}$ | +12 V Supply Power [A/B]: Pin 5 is the input to the drain side of the internal MOSFET switch for +12 V Slot A . Pin 32 is the input to the drain side of the internal MOSFET switch for +12 V Slot B . These two pins must ultimately connect to each other within 10 cm of the MIC2593. An undervoltage lockout circuit (UVLO) prevents the switches from turning on while this input is less than its lockout threshold. |
| $\begin{aligned} & 10 \\ & 27 \end{aligned}$ | 12VOUTA <br> 12VOUTB | +12 V Output $[\mathrm{A} / \mathrm{B}]$ : Pin 10 is connected to the source terminal of the internal MOSFET switch for +12 V Slot A and pin 27 is connected similarly for Slot B. |
| $\begin{aligned} & 17 \\ & 18 \end{aligned}$ | 12MVINA <br> 12MVINB | $-12 V$ Supply Power [A/B]: Pin 17 is the input to the drain side of the internal MOSFET switch for +12 V Slot A . Pin 18 is the input to the drain side of the internal MOSFET switch for -12 V Slot B. These two pins must ultimately connect to each other within 10 cm of the MIC2593. An undervoltage lockout circuit (UVLO) prevents the switches from turning on while this input is less than its lockout threshold. |
| $\begin{aligned} & 19 \\ & 20 \end{aligned}$ | 12MVOUTA 12MVOUTB | -12 V Output [A/B]: Pin 19 is connected to the source terminal of the internal MOSFET switch for -12 V Slot A and pin 20 is connected similarly for Slot B. |
| $\begin{gathered} 3 \\ 34 \end{gathered}$ | 12VSLEWA <br> 12VSLEWB | 12V Slew Rate Control [A/B]: Connect capacitors between these pins and ground to set the output slew rates of the +12 V and -12 V supplies. See the "Functional Description" section for more details. |
| $\begin{gathered} 6 \\ 31 \end{gathered}$ | 5VINA 5VINB | 5V Supply Power and Sense Input [A/B]: Pin 6 is the (+) Kelvin-sense connection to the supply side of the sense resistor for 5 V Slot A. Pin 31 is the (+) Kelvin sense connection to the supply side of the sense resistor for 5 V Slot B . These two pins must ultimately connect to each other within 10 cm of the MIC2593. An undervoltage lockout circuit (UVLO) prevents the switches from turning on while this input is less than its lockout threshold. |
| $\begin{gathered} 7 \\ 30 \end{gathered}$ | 5VSENSEA <br> 5VSENSEB | 5V Circuit Breaker Sense Input [A/B]: The current limit thresholds are set by connecting sense resistors between these pins and 5VIN[A/B]. When the current limit threshold of $I R=50 \mathrm{mV}$ is reached, the $5 \mathrm{VGATE}[A / B]$ pin is modulated to maintain a constant voltage across the sense resistor and therefore a constant current into the load. If the 50 mV threshold is exceeded for $\mathrm{t}_{\text {FLT }}$ (see CFILTER[A/B] pin description), the circuit breaker is tripped and the GATE pin for the affected supply's external MOSFET is immediately pulled low. |
| $\begin{gathered} 9 \\ 28 \end{gathered}$ | 5VOUTA 5VOUTB | 5V Power-Good Sense Inputs: Connect to 5V[A/B] outputs. Used to monitor the 5 V output voltages for Power-is-Good status. |
| $\begin{gathered} 8 \\ 29 \end{gathered}$ | 5VGATEA 5VGATEB | 5 V Gate Drive Output [A/B]: Each pin connects to the gate of an external N -Channel MOSFET. During power-up, the $\mathrm{C}_{\mathrm{GATE}}$ and the $\mathrm{C}_{\mathrm{GS}}$ of the MOSFETs are charged by a $25 \mu \mathrm{~A}$ current source. This controls the value of $\mathrm{dv} / \mathrm{dt}$ seen at the source of the MOSFETs, and hence the current flowing into the load capacitance. <br> During current-limit events, the voltage at the pin is adjusted to maintain constant current through the switch for a period of $t_{\text {FLT }}$. Whenever an overcurrent, thermal shutdown, or input undervoltage fault condition occurs, the GATE pin for the affected slot is immediately brought low. <br> During power-down, these pins are discharged by an internal current source. |
| $\begin{aligned} & 12 \\ & 25 \end{aligned}$ | 3VINA 3VINB | 3.3V Supply Power and Sense Input [A/B]: Pin 12 is the (+) Kelvin-sense connection to the supply side of the sense resistor for 3.3V Slot A. Pin 25 is the (+) Kelvin-sense connection to the supply side of the sense resistor for 3.3V Slot B. These two pins must ultimately connect to each other within 10 cm of the MIC2593. An undervoltage lockout circuit (UVLO) prevents the switches from turning on while this input is less than its lockout threshold. |

## Pin Description (cont)

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| $\begin{aligned} & 13 \\ & 24 \end{aligned}$ | 3VSENSEA 3VSENSEB | 3V Circuit Breaker Sense Input [A/B]: The current limit thresholds are set by connecting sense resistors between these pins and 3VIN[A/B]. When the current limit threshold of $I R=50 \mathrm{mV}$ is reached, the 3VGATE[A/B] pin is modulated to maintain a constant voltage across the sense resistor and therefore a constant current into the load. If the 50 mV threshold is exceeded for $t_{\text {FLT }}$ (see CFILTER[A/B] pin description), the circuit breaker is tripped and the GATE pin for the affected supply's external MOSFET is immediately pulled low. |
| $\begin{aligned} & 16 \\ & 21 \end{aligned}$ | 3VOUTA 3VOUTB | 3.3V Power-Good Sense Inputs: Connect to $3.3 \mathrm{~V}[\mathrm{~A} / \mathrm{B}]$ outputs. Used to monitor the 3.3 V output voltages for Power-is-Good status. |
| $\begin{aligned} & 14 \\ & 23 \end{aligned}$ | 3VGATEA <br> 3VGATEB | 3V Gate Drive Output [A/B]: Each pin connects to the gate of an external N -channel MOSFET. During power-up, the $\mathrm{C}_{\mathrm{GATE}}$ and the $\mathrm{C}_{\mathrm{GS}}$ of the MOSFETs are connected to a $25 \mu \mathrm{~A}$ current source. This controls the value of $\mathrm{dv} / \mathrm{dt}$ seen at the source of the MOSFETs, and hence the current flowing into the load capacitance. <br> During current limit events, the voltage at this pin is adjusted to maintain constant current through the switch for a period of $t_{\text {FLT }}$. Whenever an overcurrent, thermal shutdown, or input undervoltage fault condition occurs, the GATE pin for the affected slot is immediately brought low. During power down, these pins are discharged by an internal current source. |
| $\begin{aligned} & 11 \\ & 26 \end{aligned}$ | VSTBYA VSTBYB | 3.3V Standby Input Voltage: Required to support PCI VAUX output. Additionally, the SMBus logic and internal registers run off of VSTBY[A/B] to ensure that the MIC2593 is accessible during standby modes. A UVLO circuit prevents turn-on of this supply until VSTBY[A/B] rises above its UVLO threshold. Both pins must be connected together externally at the IC. |
| $\begin{aligned} & 15 \\ & 22 \end{aligned}$ | VAUXA <br> VAUXB | 3.3VAUX[A/B] Output to PCI Card Slot: These outputs connect the 3.3AUX pin of the PCI connectors to VSTBY[A/B] via internal $400 \mathrm{~m} \Omega$ MOSFETs. These outputs are current limited and protected against short-circuit faults. |
| $\begin{aligned} & 44 \\ & 43 \end{aligned}$ | ONA ONB | Enable Inputs: Rising-edge triggered. Used to enable or disable the MAINA and MAINB (5V, 3.3V, +12V and -12 V ) outputs. Taking ON[A/B] low after a fault resets the $5 \mathrm{~V}, 3.3 \mathrm{~V},+12 \mathrm{~V}$ and/or -12 V fault latches for the affected slot. Tie these pins to GND if using SMI power control. Also, see pin description for /FAULTA and /FAULTB. |
| $\begin{aligned} & 45 \\ & 42 \end{aligned}$ | AUXENA AUXENB | Enable Inputs: Rising-edge triggered. Used to enable or disable VAUXA and VAUXB outputs. Taking AUXEN[A/B] low after a fault resets the respective slot's Aux Output Fault Latch. Tie these pins to GND if using SMI power control. Also, see pin description for /FAULTA and /FAULTB. |
| $\begin{gathered} 2 \\ 35 \end{gathered}$ | CFILTERA CFILTERB | Overcurrent Timer (Filter) Capacitor [A/B]: Capacitors connected between these pins and GND set the duration of $\mathrm{t}_{\mathrm{FLT}} \cdot \mathrm{t}_{\mathrm{FLT}}$ is the amount of time for which a slot remains in current limit before its circuit breaker is tripped. |
| $\begin{gathered} 1 \\ 36 \end{gathered}$ | /FAULTA /FAULTB | /FAULT[A/B] Outputs: Open-drain, active-low. Asserted whenever the circuit breaker trips due to a fault condition (overcurrent, input undervoltage, overtemperature). Each pin requires an external pull-up resistor to VSTBY. Bringing the slot's ON[A/B] pin low resets /FAULT[A/B] if /FAULT[A/B] was asserted in response to a fault condition on one of the slot's MAIN outputs ( $5 \mathrm{~V}, 3.3 \mathrm{~V},+12 \mathrm{~V}$, or -12 V ). <br> /FAULT[A/B] is reset by bringing the slot's AUXEN[A/B] pin low if /FAULT[A/B] was asserted in response to a fault condition on the slot's $\mathrm{V}_{\text {AUX }}$ output. If a fault condition occurred on both the MAIN and VAUX[A/B] outputs of the same slot, then both ON[A/B] and AUXEN[A/B] must be brought low to de-assert the /FAULT[A/B] output. |

Pin Description (cont)

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| $\begin{gathered} 4 \\ 38 \end{gathered}$ | $\begin{aligned} & \text { GPIA } \\ & \text { GPIB } \end{aligned}$ | General Purpose Inputs: The states of these two inputs are available by reading the Common Status Register, Bits [4:5]. If not used, connect each pin to GND. |
| $\begin{aligned} & 40 \\ & 41 \end{aligned}$ | $\begin{aligned} & \text { A1 } \\ & \text { A0 } \\ & \text { A0 } \end{aligned}$ | SMBus Address Select Pins: Connect to ground or leave open in order to program device SMBus base address. These inputs have internal pull-up resistors to VSTBY[A/B]. |
| 48 | SDA | SMBus Data: Bidirectional SMBus data line. |
| 47 | SCL | SMBus Clock: Input. |
| 37 | /INT | Interrupt Output: Open-drain, active-low. Asserted whenever a power fault is detected if the INTMSK bit (CS Register Bit D[3]) is a logical "0". This output is de-asserted by performing an "echo reset" to the appropriate fault bit(s) in the STAT[A/B] and/or CS registers. This pin requires an external pull-up resistor to $\mathrm{V}_{\text {STBY }}$. |
| $\begin{aligned} & \hline 33 \\ & 46 \end{aligned}$ | GND | IC Ground Connections: Tie directly to the system's analog ground plane directly at the device. |

## Absolute Maximum Ratings ${ }^{(1)}$

| Supply Voltage |
| :---: |
| 12VIN ............................................................+14V |
| 12MVIN .........................................................-14V |
| 5VIN ...............................................................+7V |
| 3VIN, VSTBY ....................................................77V |
| Any Logic Pin ...................................... -0.5V to 3.6V |
| Output Current (/FAULT[A/B], /INT, SDA) ................ 10 mA |
| Lead Temperature |
| IR Reflow, Peak Temperature ................. $2400^{\circ} \mathrm{C} /-5^{\circ} \mathrm{C}$ |
| Storage Temperature ............................ $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| ESD Rating ${ }^{(3)}$ |
| Human Body Model ............................................ 2kV |
| Machine Model .................................................200V |

## Operating Ratings ${ }^{(2)}$

Supply Voltage
12 VIN+11.65 V to +12.6 V
12MVIN ..... -11.0 V to -13.2 V
5VIN ..... +4.85 V to +5.25 V
3VIN ..... +3.1 V to +3.6 V
VSTBY ..... +3.15 V to +3.6 V
Ambient Temperature $\left(T_{A}\right)$ ..... $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) ..... $125^{\circ} \mathrm{C}$
Package Thermal Resistance TQFP $\left(\theta_{\mathrm{JA}}\right)$ ..... $56.5^{\circ} \mathrm{C} / \mathrm{W}$

## Electrical Characteristics ${ }^{(4)}$

$12 \mathrm{~V}_{I N[A / B]}=12 \mathrm{~V}, 12 \mathrm{MV}^{\operatorname{IN}[A / B]}=-12 \mathrm{~V}, 5 \mathrm{~V}_{I N[A / B]}=5 \mathrm{~V}, 3 \mathrm{~V}_{I N[A / B]}=3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{STBY}[\mathrm{A} / \mathrm{B}]}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; unless otherwise noted. Bold indicates specification applies over the full operating temperature range from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Control and Logic Sections |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{CC} 12 \mathrm{~V}}$ ICC5V $I_{\text {CC3.3V }}$ ICC12MV ICCVStBy | Supply Currents |  |  | $\begin{gathered} \hline 0.6 \\ 1.2 \\ 0.5 \\ -1.0 \\ 2.5 \end{gathered}$ | $\begin{gathered} 2.0 \\ 2.0 \\ 0.7 \\ -2.0 \\ 5.0 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> mA |
| $\mathrm{V}_{\text {UVLO(12V) }}$ <br> $\mathrm{V}_{\text {UVLO(3V) }}$ <br> $\mathrm{V}_{\text {UVLO(5V) }}$ <br> $\mathrm{V}_{\text {UVLO(12MV) }}$ <br> $\mathrm{V}_{\text {UVLO(STBY) }}$ | Undervoltage Lockout Thresholds 12VIN[A/B] <br> $3 \mathrm{VIN}[\mathrm{A} / \mathrm{B}]$ <br> 5VIN[A/B] <br> 12MVIN[A/B] <br> VSTBY[A/B] | $12 \mathrm{~V}_{\text {IN }}$ increasing <br> $3 \mathrm{~V}_{\text {IN }}$ increasing <br> $5 \mathrm{~V}_{\text {IN }}$ increasing <br> $12 \mathrm{MV}_{\text {IN }}$ decreasing <br> $\mathrm{V}_{\text {STBY }}$ increasing | $\begin{gathered} 8 \\ 2.2 \\ 3.7 \\ -10 \\ 2.8 \end{gathered}$ | $\begin{gathered} 9 \\ 2.5 \\ 4.0 \\ -9 \\ 2.9 \end{gathered}$ | $\begin{gathered} 10 \\ 2.75 \\ 4.3 \\ -8 \\ 3.0 \end{gathered}$ | $\begin{aligned} & V \\ & V \\ & V \\ & V \\ & V \\ & V \end{aligned}$ |
| $\mathrm{V}_{\text {HYSUV }}$ | Undervoltage Lockout Hysteresis 12VIN, 12MVIN, 5VIN, 3VIN |  |  | 180 |  | mV |
| $\mathrm{V}_{\text {HYSSTBY }}$ | Undervoltage Lockout Hysteresis VSTBY |  |  | 50 |  | mV |
| $\mathrm{V}_{\text {UVTH(12V) }}$ <br> $\mathrm{V}_{\text {UVTH(12MV) }}$ <br> V UVTH(3V) <br> $\mathrm{V}_{\text {UVTH(5V) }}$ <br> $\mathrm{V}_{\text {UVTH(VAUX) }}$ | Power-Good Undervoltage Threshold 12VOUT[A/B] <br> 12MVOUT[A/B] <br> 3VOUT[A/B] <br> 5VOUT[A/B] <br> VAUX[A/B] | $12 \mathrm{~V}_{\text {out }}[\mathrm{A} / \mathrm{B}]$ decreasing $12 \mathrm{MV} \mathrm{V}_{\text {OUT }}[\mathrm{A} / \mathrm{B}]$ increasing $3 \mathrm{~V}_{\text {out }}[\mathrm{A} / \mathrm{B}]$ decreasing <br> $5 \mathrm{~V}_{\text {OUT }}[\mathrm{A} / \mathrm{B}]$ decreasing <br> $\mathrm{V}_{\text {AUX }}[\mathrm{A} / \mathrm{B}]$ decreasing | $\begin{gathered} 10.2 \\ -10.8 \\ 2.7 \\ 4.4 \\ 2.7 \end{gathered}$ | $\begin{gathered} 10.5 \\ -10.6 \\ 2.8 \\ 4.5 \\ 2.8 \end{gathered}$ | $\begin{gathered} 10.8 \\ -10.2 \\ 2.9 \\ 4.7 \\ 2.9 \end{gathered}$ | $\begin{aligned} & V \\ & V \\ & V \\ & V \\ & V \\ & V \end{aligned}$ |
| $\mathrm{V}_{\text {HYSPG }}$ | Power-Good Detect Hysteresis |  |  | 30 |  | mV |
| $\mathrm{V}_{\text {GATE }}$ | 5VGATE/3VGATE Voltage |  | $12 \mathrm{~V}_{\mathrm{IN}^{-1.5}}$ |  | $12 \mathrm{~V}_{\text {IN }}$ | V |
| IGATE(SOURCE) | 5VGATE/3VGATE Charge Current | Start cycle | 15 | 25 | 35 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {GATE(SINK) }}$ | 5VGATE/3VGATE Sink Current (Fault Off) | Any fault condition $\mathrm{V}_{\text {GATE }}=5 \mathrm{~V}$ |  | 70 |  | mA |
| $\mathrm{V}_{\text {FILTER }}$ | CFILTER Threshold Voltage |  | 1.20 | 1.25 | 1.30 | V |
| $\mathrm{I}_{\text {Filter }}$ | CFILTER[A/B] Charge Current | $\begin{aligned} & \mathrm{V}_{5 \mathrm{VIN[A/B]}}-\mathrm{V}_{5 \mathrm{VSENSE}[\mathrm{~A} / \mathrm{B}]}>\mathrm{V}_{\text {THILIMIT }} \\ & \mathrm{V}_{5 \mathrm{VIN}[\mathrm{~A} / \mathrm{B}]}-\mathrm{V}_{5 \mathrm{VSENSE[A/B]}}>\mathrm{V}_{\text {THILIMIT }} \\ & \hline \end{aligned}$ | 1.80 | 2.5 | 5.0 | $\mu \mathrm{A}$ |
| $\underline{\text { ISLEW }}$ | 12VSLEW[A/B] Charge Current | During turn-on only | 13 | 22 | 35 | $\mu \mathrm{A}$ |

## Notes:

1. Exceeding the absolute maximum ratings may damage the device.
2. The device is not guaranteed to function outside its operating ratings.
3. Devices are ESD sensitive. Employ proper handling precautions. Human body model, $1.5 \mathrm{k} \Omega$ in series with 100 pF .
4. Specification for packaged product only.

## Electrical Characteristics (continued) ${ }^{(5)}$

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {THILIMIT }}$ | Current Limit Threshold Voltage 5V[A/B] Supplies <br> 3.3V[A/B] Supplies | $\begin{aligned} & V_{5 V I N[A / B]}-V_{5 V S E N S E[A / B]} \\ & V_{3 V I N[A / B]}-V_{3 V S E N S E[A / B]} \end{aligned}$ | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\mathrm{V}_{\text {THFAST }}$ | Fast-Trip Current Limit Thresholds $5 \mathrm{~V}[\mathrm{~A} / \mathrm{B}]$ and $3 \mathrm{~V}[\mathrm{~A} / \mathrm{B}]$ | $\begin{aligned} & \text { MIC2593-2BTQ } \\ & \text { MIC2593-5BTQ } \end{aligned}$ | 90 | $\begin{gathered} 113 \\ \text { Disabled } \end{gathered}$ | 135 | mV |
| I SVSENSE[A/B] | 5VSENSE[A/B] Input Current | $\mathrm{V}_{5 \mathrm{VIN}[\mathrm{A} / \mathrm{B}]}-\mathrm{V}_{5 \mathrm{VIN}[\mathrm{A} / \mathrm{B}]}=50 \mathrm{mV}{ }^{(6)}$ |  | 0.5 |  | $\mu \mathrm{A}$ |
| I 3VSENSE[A/B] | 3VSENSE[A/B] Input Current | $\mathrm{V}_{3 \mathrm{VIN}[\mathrm{A} / \mathrm{B}]}-\mathrm{V}_{3 \mathrm{VIN}[\mathrm{A} / \mathrm{B}]}=50 \mathrm{mV}{ }^{(6)}$ |  | 0.5 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | LOW-Level Input Voltage ON[A/B], AUXEN[A/B], GPI[A/B], SCL, SDA, A[0-2] |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage /FAULT[A/B], /INT, SDA | $\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-Level Input Voltage ON[A/B], AUXEN[A/B], GPI[A/B], SCL, SDA, A[0-2] |  | 2.1 |  |  | V |
| $\mathrm{R}_{\text {PULL-UP }}$ | Internal Pullups from A[0-2] to $\mathrm{V}_{\text {STBY }}$ |  |  | 40 |  | $\mathrm{k} \Omega$ |
| $1_{\text {LKG,OFF(12VIN[AB] }}$ | 12VIN[A/B] Input Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{STBY}[\mathrm{~A} / \mathrm{B}]}=+3.3 \mathrm{~V} \\ & 12 \mathrm{~V}_{\text {IN[A/B] }}=\mathrm{OFF}^{(6)} \end{aligned}$ |  | 1 |  | $\mu \mathrm{A}$ |
| $L_{\text {LKG,OFF(12MVINABB) }}$ | 12MVIN[A/B] Input Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{STBY}[\mathrm{~A} / \mathrm{B}]}=+3.3 \mathrm{~V} \\ & 12 \mathrm{M} V_{[\mathrm{N}[\mathrm{~A} / \mathrm{B}]}=\mathrm{OFF}^{(6)} \end{aligned}$ |  | 60 |  | $\mu \mathrm{A}$ |
| $L_{\text {LKG,OFF(5VIN[AB]) }}$ | 5VIN[A/B] Input Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{STBY}[\mathrm{~A} / \mathrm{B}]}=+3.3 \mathrm{~V} \\ & 5 \mathrm{~V}_{\operatorname{IN}[\mathrm{A} / \mathrm{B}]}=\mathrm{OFF}^{(6)} \end{aligned}$ |  | 200 |  | $\mu \mathrm{A}$ |
| $\mathrm{L}_{\text {LKG,OFF(3VIN[AB]) }}$ | 3VIN[A/B] Input Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{STBY}[\mathrm{~A} / \mathrm{B}]}=+3.3 \mathrm{~V} \\ & 3 \mathrm{~V}_{\mathrm{IN}[\mathrm{~A} / \mathrm{B}]}=\mathrm{OFF}^{(6)} \\ & \hline \end{aligned}$ |  | 1 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input Leakage Current SCL, ON[A/B], AUXEN[A/B], GPI[A/B] |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LKG(OFF) }}$ | Off-State Leakage Current SDA, /FAULT[A/B], /INT |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| Tov | Overtemperature Shutdown \& Reset Thresholds, with Overcurrent on Slot | $\mathrm{T}_{\mathrm{J}}$ Increasing, each slot ${ }^{(7)}$ <br> $T_{J}$ Decreasing, each slot ${ }^{(7)}$ |  | $\begin{aligned} & 140 \\ & 130 \end{aligned}$ |  | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
|  | Overtemperature Shutdown \& Reset Thresholds, all Other Conditions (All Outputs will Latch OFF) | $T_{J}$ Increasing, both slots ${ }^{(7)}$ <br> $\mathrm{T}_{\mathrm{J}}$ Decreasing, both slots ${ }^{(7)}$ |  | $\begin{aligned} & 160 \\ & 150 \end{aligned}$ |  | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{R}_{\mathrm{ON}(12 \mathrm{~V})}$ $\mathrm{R}_{\mathrm{ON}(12 \mathrm{MV})}$ RON(AUX) | ```Output MOSFET Resistance +12V MOSFET -12V MOSFET VAUX MOSFET``` | $\begin{aligned} & \mathrm{I}_{\mathrm{DS}}=500 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C} \\ & \mathrm{I}_{\mathrm{DS}}=100 \mathrm{~mA}, \mathrm{~T}_{J}=125^{\circ} \mathrm{C} \\ & \mathrm{I}_{\mathrm{DS}}=375 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 500 \\ 2 \\ 400 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{m} \Omega \\ \Omega \\ \mathrm{~m} \Omega \\ \hline \end{gathered}$ |
| $\mathrm{V}_{\text {OFF (12V) }}$ <br> $\mathrm{V}_{\mathrm{OFF}(12 \mathrm{MV})}$ <br> $\mathrm{V}_{\text {OFF(VAUX) }}$ | Off-State Output Offset Voltage 12VOUT[A/B] <br> 12MVOUT[A/B] <br> VAUX[A/B] | $\begin{aligned} & 12 \mathrm{~V}_{\text {OUT }}[\mathrm{A} / \mathrm{B}]=\mathrm{Off}, \mathrm{~T}_{J}=125^{\circ} \mathrm{C} \\ & 12 \mathrm{MV}_{\text {OUT }}[\mathrm{A} / \mathrm{B}]=\mathrm{Off}, \mathrm{~T}_{J}=125^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\text {AUX }}[\mathrm{A} / \mathrm{B}]=\mathrm{Off}, \mathrm{~T}_{J}=125^{\circ} \mathrm{C} \end{aligned}$ | -50 |  | 50 <br> 50 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| IIM(12V) ILIM(12MV) | Current Limit Slow Trip Threshold +12V MOSFET <br> -12V MOSFET | $\begin{aligned} & 12 \mathrm{~V}_{\mathrm{OUT}}[\mathrm{~A} / \mathrm{B}]=0 \mathrm{~V} \\ & 12 \mathrm{MV}_{\text {OUT }}[\mathrm{A} / \mathrm{B}]=0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.52 \\ -0.11 \end{gathered}$ | $\begin{gathered} 1.0 \\ -0.2 \end{gathered}$ | $\begin{gathered} 1.5 \\ -0.3 \end{gathered}$ | $\begin{aligned} & \text { A } \\ & \text { A } \end{aligned}$ |
| IFASTLIM(12V) <br> ${ }^{\text {FASTLIM(12MV) }}$ | Current Limit Fast-Trip Threshold +12V MOSFET -12V MOSFET | $\begin{aligned} & \text { MIC2593-2BTQ } \\ & 12 \mathrm{~V}_{\text {OUT }}[\mathrm{A} / \mathrm{B}] \\ & 12 \mathrm{MV}_{\text {OUT }}[\mathrm{A} / \mathrm{B}] \\ & \hline \end{aligned}$ | 1.0 -0.20 | $\begin{gathered} 2.15 \\ -0.45 \end{gathered}$ | 3.0 -0.6 | $\begin{aligned} & \text { A } \\ & \text { A } \end{aligned}$ |

## Notes:

5. Specification for packaged product only.
6. Schottky diode clamp used for $-12 \mathrm{VIN}[\mathrm{A} / \mathrm{B}]$ power bus. See the typical applications circuit.
7. Parameters guaranteed by design. Not $100 \%$ production tested.

Electrical Characteristics (continued) ${ }^{(8)}$

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {AUX(THRESH) }}$ | Auxiliary Output Current Limit Threshold Figure 4 | Current which must be drawn from $\mathrm{V}_{\text {AUX }}$ to register as a fault |  | 0.84 |  | A |
| $\underline{\text { ISC(TRAN) }}$ | Maximum Transient Short Circuit Current | $\mathrm{V}_{\text {AUX }}$ Enabled, then Grounded | $\mathrm{I}_{\mathrm{MAX}}=\mathrm{V}_{\text {STBY }} / \mathrm{R}_{\text {DS(AUX }}$ |  |  | A |
| $\underline{\text { ILIM(AUX) }}$ | Regulated Current after Transient | From end of $\mathrm{I}_{\text {SC(TRAN) }}$ to $\mathrm{C}_{\text {FILTER }}$ Time Out | 0.375 | 0.7 | 1.35 | A |
| $\mathrm{R}_{\text {DIS(12V) }}$ <br> $R_{\text {DIS(12MV) }}$ <br> $\mathrm{R}_{\text {DIS(3V) }}$ <br> $\mathrm{R}_{\text {DIS(5V) }}$ <br> $\mathrm{R}_{\text {DIS(VAUX) }}$ | Output Discharge Resistance 12VOUT[A/B] <br> 12MVOUT[A/B] <br> 3VOUT[A/B] <br> 5VOUT[A/B] <br> VAUX[A/B] | $\begin{aligned} & \left.12 \mathrm{~V}_{\text {OUT }} \mathrm{A} / B\right] \\ & 12 \mathrm{MV}_{\text {OUT[A/B] }}=6.0 \mathrm{~V} \\ & 3 \mathrm{~V}_{\text {OUT }[\mathrm{A} / \mathrm{B}]}=1.65 \mathrm{~V} \\ & 5 \mathrm{~V}_{\text {OUT }[\mathrm{A} / \mathrm{B}]}=2.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {AUX[A/B] }}=1.65 \mathrm{~V} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1600 \\ & 600 \\ & 150 \\ & 150 \\ & 430 \end{aligned}$ |  | $\begin{aligned} & \Omega \\ & \Omega \\ & \Omega \\ & \Omega \\ & \Omega \end{aligned}$ |
| $t_{\mathrm{OFF}(3 \mathrm{~V})}$ $\mathrm{t}_{\mathrm{OFF}}(5 \mathrm{~V})$ | Current Limit Response Time for 3.3V and 5V Outputs, Figure 2 | $\begin{aligned} & \text { MIC2593-2 } \\ & \mathrm{C}_{\mathrm{GATE}}=10 \mathrm{nF}, \\ & \mathrm{~V}_{\text {IN }}-\mathrm{V}_{\text {SENSE }}=200 \mathrm{mV} \\ & \hline \end{aligned}$ |  | 1 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {SC(TRAN }}$ | $\mathrm{V}_{\text {AUX }}$ Current Limiter Response Time, Figure 5 | $\mathrm{V}_{\mathrm{AUX}[\mathrm{A} / \mathrm{B}]}=0 \mathrm{~V}^{(9)}$ |  | 33 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {OFF (12V) }}$ | 12V Current Limit Response, Figure 3 | $12 \mathrm{~V}_{\text {OUT }[\mathrm{A} / \mathrm{B}]}=0 \mathrm{~V}^{(9)}$ |  | 1 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {OFF (12MV) }}$ | -12V Current Limit Response, Figure 3 | $12 \mathrm{MV} \mathrm{OUT}[\mathrm{A} / \mathrm{B}]=0 \mathrm{~V}^{(9)}$ |  | 1 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {PROP(3VFAULT) }}$ | Delay from 3V[A/B] Overcurrent Limit to FAULT Output | $\begin{aligned} & \text { MIC2593-2 } \\ & \mathrm{V}_{\text {SENSE }}-\mathrm{V}_{\text {THLIMIT }}=200 \mathrm{mV} \\ & \text { C }_{\text {FILTER }}=0 \end{aligned}$ |  | 1 |  | $\mu \mathrm{s}$ |
| $t_{\text {PROP(5VFAULT) }}$ | Delay from 5V[A/B] Overcurrent Limit to FAULT Output | $\begin{aligned} & \text { MIC2593-2 } \\ & \mathrm{V}_{\text {SENSE }}-\mathrm{V}_{\text {THLIMIT }}=200 \mathrm{mV} \\ & \text { C }_{\text {FILTER }}=0 \end{aligned}$ |  | 1 |  | $\mu \mathrm{S}$ |
| $t_{\text {w }}$ | ON[A/B], AUXEN[A/B] Pulse Width | Note 9 |  | 100 |  | ns |
| $\mathrm{t}_{\text {POR }}$ | MIC2593 Power-On Reset Time after $\mathrm{V}_{\text {STBY }}$ becomes valid | Note 9 |  | 500 |  | $\mu \mathrm{S}$ |
| SMBus Timing ${ }^{(9)}$ |  |  |  |  |  |  |
| $\mathrm{t}_{1}$ | SCL (Clock) Period | Figure 1 | 2.5 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{2}$ | Data In Set-Up Time to SCL HIGH | Figure 1 | 100 |  |  | ns |
| $t_{3}$ | Data Out Stable After SCL LOW | Figure 1 | 300 |  |  | ns |
| $\mathrm{t}_{4}$ | Data LOW Set-Up Time to SCL LOW | Start Condition, Figure 1 | 100 |  |  | ns |
| $t_{5}$ | Data HIGH Hold Time After SCL HIGH | Stop Condition, Figure 1 | 100 |  |  | ns |

## Notes:

8. Specification for packaged product only.
9. Parameters guaranteed by design. Not $100 \%$ production tested.

## Timing Diagrams



Figure 1. SMBus Timing


Figure 2. 12V Current Limit Response Timing


## 0 Amps

Figure 4. $\mathrm{V}_{\mathrm{AUX}}$ Current Limit Threshold


Figure 3. 3V Current Limit Response Timing


0 Amps


Figure 5. $\mathrm{V}_{\mathrm{AUX}}$ Current Limit Response Timing

## Functional Description

## Hot Swap Insertion

When circuit boards are inserted into systems carrying live supply voltages ("hot-plugged"), high inrush currents often result due to the charging of bulk capacitance that resides across the circuit board's supply pins. This transient inrush current can cause the system's supply voltages to temporarily go out of regulation, causing data loss or system lock-up. In more extreme cases, the transients occurring during a hot plug event may cause permanent damage to connectors or on-board components.
The MIC2593 addresses these issues by limiting the inrush currents to the load ( PCI Board), and thereby controlling the rate at which the load's circuits turn-on. In addition to this inrush current control, the MIC2593 offers input and output voltage supervisory functions and current limiting to provide robust protection for both the system and circuit board.

## System Interface

The MIC2593 employs two system interfaces: the hardware Hot Plug Interface (HPI) and the System Management Interface (SMI). The HPI includes ON[A/B], AUXEN[A/B], as well as /FAULT[A/B]; the SMI consists of SDA, SCL, and /INT, whose signals conform to the levels and timing of the SMBus specification. The MIC2593 can be operated exclusively from the SMI, or can employ the HPI for power control while continuing to use the SMI for access to all but the power control registers.
In addition to the basic power control features of the MIC2593 accessible by the HPI, the SMI also gives the host access to the following information from the part:

- Fault conditions occurring on each supply
- GPI[A/B] pin status

When using the System Management Interface for power control, do not use the Hot Plug Interface. Conversely, when using the Hot Plug Interface for power control, do not execute power control commands over the System Management Interface bus (all other register accesses via the SMI bus remain permissible while in the HPI control mode). When utilizing the SMI exclusively, the HPI input pins ON[A/B] and AUXEN[A/B] should be tied to ground as shown below in Figure 6 (Disabling HPI when SMI control is used). This configuration safeguards the power slots in the event that the SMBus communication link is disconnected for any reason.


Disabling SMI when HPI Control is used

Additionally, when utilizing the HPI exclusively, the SMBus (or SMI) will be inactive if the input pins (SDA, SCL, A0, A1, and A2) are configured as shown in Figure 6 below (disabling SMI when HPI Control is used).

## Power-On Reset and Power Cycling

The MIC2593 utilizes VSTBY[A/B] as the main supply input source. VTSBY[A/B] is required for proper operation of the MIC2593 SMBus interface and registers and must be applied at all times. A Power-On Reset (POR) cycle is initiated after VSTBY[A/B] rises above its UVLO threshold and remains valid at that voltage for $500 \mu \mathrm{~s}$. All internal registers are cleared after POR. If VSTBY[A/B] is recycled, the MIC2593 enters a new power-on reset cycle. VSTBY[A/B] must be the first supply input applied followed by the MAIN supply inputs of $12 \mathrm{~V}_{\mathbb{I N}}, 12 \mathrm{MV} \mathrm{I}_{\mathbb{I}}, 5 \mathrm{~V}_{\text {IN }}$, and $3 \mathrm{~V}_{\mathbb{I N}}$. The MAIN supply inputs may be applied in any order. The SMBus is ready for access at the end of the POR interval ( $500 \mu \mathrm{~s}$ after VSTBY[A/B] is valid). All outputs remain off during $t_{\text {POR }}$.

## Power-Up Cycle

When a slot is off, the 5VGATE and 3VGATE pins are held low with an internal pull-down current source. When a slot's MAIN outputs are enabled by applying a rising-edge signal at the $O N[A / B]$ control input and all input voltages are above their respective undervoltage lockout thresholds, all four main supplies will then execute a controlled turn on. The 5VGATE and 3VGATE pins are each connected to a constant current source of $25 \mu \mathrm{~A}$, nominal. Both the 5 V and 3.3 V outputs act as source followers, where:

$$
\mathrm{V}_{\text {SOURCE }}=\left[\mathrm{V}_{\mathrm{GATE}}-\mathrm{V}_{\mathrm{TH}(\mathrm{ON})}\right]
$$

until the associated output is equal to its input. The voltages on the gates of the external MOSFETs for the 5 V and 3.3 V MAIN supplies will continue to rise to approximately 11.5 V , ensuring minimum $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the MOSFET. Note that a delay exists between the ON command to a slot and the appearance of voltage at the slot's 3.3 V or 5 V MAIN output. This delay is the time required to charge the 3 V or 5 V GATE output up to the threshold voltage of the external MOSFET (typically about 4V). For the 5 V and 3.3 V MAIN supplies, the source (output) side of the external MOSFET will reach the drain (input) voltage in a time given by:

$$
\mathrm{t}_{\text {DELAY }}=\frac{\left(\mathrm{C}_{\text {GATE }} \times \mathrm{V}_{\text {DRAIN }}\right)}{\mathrm{I}_{\text {GATE }}(\text { SOURCE })}
$$

Table 1 provides a reference list of the expected GATE output slew rate for the 3.3 V and 5 V supplies using several


Figure 6. Input Pin Configuration for Disabling HPI/SMI Control
(decade-scale) standard capacitors.

| $\mathrm{I}_{\text {GATE(SOURCE }}=25 \mu \mathrm{~A}$ |  |
| :--- | :---: |
| $\mathrm{C}_{\mathrm{GATE}}$ | $\mathrm{dv} / \mathrm{dt}$ (GATE) |
| $0.001 \mu \mathrm{~F}$ | $25 \mathrm{~V} / \mathrm{ms}$ |
| $0.01 \mu \mathrm{~F}$ | $2.5 \mathrm{~V} / \mathrm{ms}$ |
| $0.1 \mu \mathrm{~F}$ | $0.25 \mathrm{~V} / \mathrm{ms}$ |
| $1 \mu \mathrm{~F}$ | $0.025 \mathrm{~V} / \mathrm{ms}$ |

Table 1. $3.3 \mathrm{~V} / 5 \mathrm{~V}$ GATE Output Slew Rate Selection
For the +12 V and -12 V supplies, the output slew rate is controlled by capacitors connected to the 12VSLEWA and 12VSLEWB pins. To determine the minimum value of the slew rate capacitor, ( $\mathrm{C}_{\text {SLEW }}$ ), and to ensure the device does not enter into current limit during start-up, the following equation is used:

$$
\mathrm{C}_{\mathrm{SLEW}}(\min )=\frac{\mathrm{I}_{\mathrm{SLEW}}}{\mathrm{LLIM}[12 \mathrm{~V} / 12 \mathrm{MV}]} \times \mathrm{C}_{\text {LOAD }}
$$

where $\mathrm{C}_{\text {LOAD }}$ is the load capacitance connected to the +12 V and -12 V outputs, $\mathrm{I}_{\mathrm{LIM}[12 \mathrm{~V} / 12 \mathrm{MV}]}$ are the current limit slow-trip thresholds and $\mathrm{I}_{\text {SLEW }}$ is the slew rate charge current found in the "Electrical Characteristics" table. The slew rate dv/dt is computed by:

$$
d v / d t(\text { at load })=\frac{I_{\text {SLEW }}}{\mathrm{C}_{\text {SLEW }} \times 10^{6}}
$$

By appropriately selecting the value of $\mathrm{C}_{\text {SLEW }}$, the magnitude of the inrush current will not exceed the current limit for a given load capacitance. Since one capacitor fixes the slew rate for both +12 V and -12 V , the capacitor value should be chosen to provide the slower slew rate of the two. Table 2 depicts the $\pm 12 \mathrm{~V}$ output slew rate for various values of $\mathrm{C}_{\text {SLEW }}$.

| $\mathbf{I}_{\text {SLEW }}=\mathbf{2 2 \mu A}$ |  |
| :--- | :--- |
| $\mathbf{C}_{\text {GATE }}$ | $\mathbf{d v} / \mathbf{d t}$ (load) |
| $0.001 \mu \mathrm{~F}$ | $22 \mathrm{~V} / \mathrm{ms}$ |
| $0.01 \mu \mathrm{~F}$ | $2.2 \mathrm{~V} / \mathrm{ms}$ |
| $0.1 \mu \mathrm{~F}$ | $0.22 \mathrm{~V} / \mathrm{ms}$ |
| $1 \mu \mathrm{~F}$ | $0.022 \mathrm{~V} / \mathrm{ms}$ |

Table 2. $\pm 12 \mathrm{~V}$ Output Slew Rate Selection

## Power Down Cycle

When a slot is turned off, internal switches are connected to each of the outputs to discharge the PCI board's bypass capacitors to ground.

## Standby Mode

Standby mode is entered when any (one or more) enabled MAIN supply input ( $12 \mathrm{~V}_{\mathbb{I N}}, 12 \mathrm{MV} \mathrm{IN}, 5 \mathrm{~V}_{\text {IN }}$ and/or $3 \mathrm{~V}_{\text {IN }}$ ) drops below its respective UVLO threshold. The MIC2593 supplies two 3.3 V auxiliary outputs, VAUX[A/B], satisfying PCI $2 . x$ specifications. These outputs are fed via the VSTBY[A/B] input and controlled by the AUXEN[A/B] inputs or via their SMI bus Control Registers. These outputs are independent of the MAIN outputs: should one or more of the MAIN supply inputs move below its UVLO thresholds, VAUX[A/B] will still function as long as VSTBY[A/B] is present. Prior to entering standby mode, ONA and ONB (or the MAINA and MAINB bits in the Control Registers) inputs should be de-asserted. If this is not done, the MIC2593 will assert /FAULT and also /INT if interrupts are enabled, when the MIC2593 detects an undervoltage condition on a supply input.

## Circuit Breaker Functions

The MIC2593 provides an electronic circuit breaker function that protects against excessive loads, such as short circuits, at each supply. When the current from one or more of a slot's MAIN outputs exceeds the current limit threshold $\left(50 \mathrm{mV} / \mathrm{R}_{\text {SENSE }}\right.$ for 3.3 V and $5 \mathrm{~V}, 1.0 \mathrm{~A}$ for +12 V , and/or 0.2 A for -12 V ) for a duration greater than the overcurrent timer, $\mathrm{t}_{\mathrm{FLT}}$, the circuit breaker is tripped and all MAIN supplies (all outputs except VAUX[A/B]) are shut off. Should the load current exceed $\mathrm{I}_{\text {THFAST }}(+12 \mathrm{~V}$ and -12 V ), or cause a MAIN output's $\mathrm{V}_{\text {SENSE }}$ to exceed $\mathrm{V}_{\text {THFAST }}(+3.3 \mathrm{~V}$ and +5 V ), the outputs are shut off with no delay. Undervoltage conditions on the MAIN supply inputs also trip the circuit breaker, but only when the MAIN outputs are enabled (to signal a supply input brown-out condition).
The VAUX[A/B] outputs have their own separate circuit breaker functions. VAUX[A/B] do not incorporate a fast-trip threshold, but instead regulate the output current into a fault to avoid exceeding their operating current limit. The circuit breaker will trip due to overcurrents on VAUX[A/B] when the overcurrent fault timer ( $\mathrm{t}_{\mathrm{FLT}}$ ) expires. This use of the overcurrent timer prevents the circuit breaker from tripping prematurely due to brief current transients.
Following a fault condition, the outputs can be turned on again via the ON inputs (if the fault occurred on one of the MAIN outputs), via the AUXEN inputs (if the fault occurred on the AUX outputs), or by cycling both ON and AUXEN (if faults occurred on both the MAIN and AUX outputs). A fault condition can alternatively be cleared under SMI control of the ENABLE bits in the CNTRL[A/B] registers (See Register Bits $\mathrm{D}[1: 0]$ ). When the circuit breaker trips, /FAULT[A/B] will be asserted if the outputs were enabled through the Hot Plug Interface inputs. At the same time, /INT will be asserted (unless interrupts are masked). Note that/INT is de-asserted by writing a Logic 1 back into the respective fault bit position(s) in the STAT[A/B] register or the Common Status Register.
The response time ( $\mathrm{F}_{\mathrm{FLT}}$ ) of the MIC2593's primary overcurrent detector is setby external capacitors at the CFILTER[A/B] pins to GND. For Slot A, CFILTER[A] is located at Pin 2; for

Slot $B$, CFILTER $[B]$ is located at Pin 35. For a given response time, the value for CFILTER[A/B] is given by:

$$
\operatorname{CFILTER}[\mathrm{A} / \mathrm{B}](\mu \mathrm{F})=\frac{\mathrm{t}_{\mathrm{FLTL} \mid A / B]}(\mathrm{ms}) \times \mathrm{I}_{\mathrm{FILTER}}(\mu \mathrm{~A})}{\mathrm{V}_{\mathrm{FILTER}}(\mathrm{~V}) \times 10^{3}}
$$

where $t_{F L T[A / B]}$ is the selected overcurrent response time and $I_{\text {FILTER }}$ and $V_{\text {FILTER }}$ are specified in the "Electrical Characteristics" table.

## Thermal Shutdown

The internal $+12 \mathrm{~V},-12 \mathrm{~V}$, and $\mathrm{V}_{\text {AUX }}$ MOSFETs are protected against damage not only by current limiting, but by dual-mode overtemperature protection as well. Each slot controller on the MIC2593 is thermally isolated from the other. Should an overcurrent condition raise the junction temperature of one slot's controller and internal pass elements to $140^{\circ} \mathrm{C}$, all of the outputs for that slot (including $\mathrm{V}_{\text {AUX }}$ ) will be shut off, and the slot's /FAULT output will be asserted. The other slot's operation will remain unaffected. However, should the MIC2593's overall die temperature exceed $160^{\circ} \mathrm{C}$, both slots (all outputs, including $\mathrm{V}_{\text {AUXA }}$ and $\mathrm{V}_{\text {AUXB }}$ ) will be shut off, whether or not a current limit condition exists. A $160^{\circ} \mathrm{C}$ overtemperature condition additionally sets the overtemperature bit (OT_INT) in the Common Status Register.

## Output Power-Good Status

For the MIC2593, "Power-is-Good" is valid on a slot when the outputs of the four MAIN supplies ( $12 \mathrm{~V},-12 \mathrm{~V}, 5 \mathrm{~V}$, and 3.3 V ) and the auxiliary supply output are all above their respective power-good thresholds specified in the "Electrical Characteristics" table. The power-good status of either slot is verified by polling the CNTRL[A/B] Register Bits D[7:6]. CNTRL[A/B] Register Bits D[7] and D[6] indicate output power-good status for the AUX supply and MAIN supplies, respectively. Figure 7 below illustrates an equivalent logic circuit that determines the output power-good status for the MAIN and AUX supplies.

## General Purpose Input (GPI) Pins

Two pins on the MIC2593 are available for use as GPI pins. The logic state of each of these pins can be determined by polling Bits [4:5] of Common Status Register. Both of these
inputs are compliant to 3.3V. If unused, connect the GPI[A/B] pins to GND.

## Fault Reporting and /INT Interrupt Generation

 SMI-only Control ApplicationsIn applications where the MIC2593 is controlled only by the SMI, the ON[A/B] and AUXEN[A/B] should be connected to GND as shown in Figure 6. In this case, the MIC2593's /FAULT[A/B] outputs and STAT[A/B] Register Bit D[7] (FAULT[A/B]) are not activated, as fault status is determined by polling STAT[A/B] Register Bits D[4:0] and CS (Common Status) Register Bits D[2:1]. Individual fault bits in STAT[A/B] and CS are asserted after power-on-reset when:
Either or both CNTRL[A/B] Register Bits D[1:0] are asserted, AND

- $12 \mathrm{VIN}[A / B], 12 \mathrm{MVIN}[A / B], 5 \mathrm{VIN}[A / B], 3 \mathrm{VIN}[A / B]$, or VSTBY[A/B] input voltage is lower than its respective ULVO threshold, OR
- The fast OC circuit breaker[A/B] has tripped, OR
- The slow OC circuit breaker $[A / B]$ has tripped AND its filter timeout has expired, OR
- The slow OC circuit breaker[A/B] has tripped AND Slot[A/B] die temperature exceeds $140^{\circ} \mathrm{C}$, OR
- The MIC2593's global die temperature exceeds $160^{\circ} \mathrm{C}$
To clear any one or all STAT[A/B] Register Bits D[4:0] and/or CS Register Bits D[2:1] once asserted, a software subroutine can perform an "echo reset" where a Logical "1" is written back to those register bit locations that have indicated a fault.
The open-drain, active-LOW /INT output signal is activated after power-on-reset when the INTMSK bit (CS Register Bit $D[3]$ ) has been reset to Logical " 0 ". Once activated, the /INT output is asserted by any one of the fault conditions listed above and de-asserted when one or all STAT[A/B] Register Bits D[4:0] and/or CS Register Bits D[2:1] are reset upon the execution of an SMBus "echo reset" WRITE_BYTE cycle.


Figure 7. Power-Good Status Logic Diagram

## HPI-only Control Applications

In applications where the MIC2593 is controlled only by the HPI, SMBus signals SCL, SDA, and /INT signals are connected to VSTBY as shown in Figure 6. In this configuration, the MIC2593's/FAULT[A/B] outputs are activated after power-on-reset and become asserted when:
Either or both external ON[A/B] and AUXEN[A/B] input signals are asserted, AND

- $12 \mathrm{VIN}[A / B], 12 \mathrm{MVIN}[\mathrm{A} / \mathrm{B}], 5 \mathrm{VIN}[\mathrm{A} / \mathrm{B}], 3 \mathrm{VIN}[\mathrm{A} / \mathrm{B}]$, or VSTBY[A/B] input voltage is lower than its respective ULVO threshold, OR
- The fast OC circuit breaker[A/B] has tripped, OR
- The slow OC circuit breaker[A/B] has tripped AND its filter timeout[ $A / B]$ has expired, OR
- The slow OC circuit breaker[A/B] has tripped AND Slot[A/B] die temperature exceeds $140^{\circ} \mathrm{C}$, OR
- The MIC2593's global die temperature exceeds $160^{\circ} \mathrm{C}$
In order to clear/FAULT[A/B] outputs once asserted, ON[A/B] and/or AUXEN[A/B] inputsignals must be de-asserted. Please see the /FAULT[A/B] pin description for additional information.


## Hot Plug Interface (HPI) Operation

Once the input supplies are above their respective UVLO thresholds, the Hot Plug Interface can be utilized for power control by enabling the control input pins (AUXEN[A/B] and ON[A/B]) for each slot. In order for the MIC2593 to switch on the VAUX supply for either slot, the AUXEN[A/B] control must be enabled after the power-on-reset delay, $\mathrm{t}_{\mathrm{POR}}$ (typically $500 \mu \mathrm{~s})$, has elapsed. The MAIN output supplies can also be
enabled after $t_{\text {POR }}$. The timing response diagram of Figure 8 illustrates a Hot Plug Interface operation where an overcurrent fault is detected by the MIC2593 controller after initiating a power-up sequence. The figure illustrates the output response of/FAULT, /INT, VAUX[A/B] supplies, and an external MOSFET control MAIN[A/B] output supply, either 3.3 V or 5 V .

## MIC2593 SMBus Address Configuration

The MIC2593 responds to its own unique address which is assigned using A2, A1, and A0. These represent the 3 LSBs of its 7-bit address, as shown in Table 3. These address bits are assigned only during power up of the VSTBY[A/B] supply input. These three bits allow up to eight MIC2593 devices in a single system. These pins are either grounded or left unconnected to specify a logical 0 or 1 , respectively. A pin designated as a logical 1 may also be pulled up to $\mathrm{V}_{\text {STBY }}$.

## Serial Port Operation

The MIC2593 uses standard SMBus Write_Byte and Read_Byte operations for communication with its host. The SMBus Write_Byte operation involves sending the device's slave address, with the $\mathrm{R} / \overline{\mathrm{W}}$ bit (LSB) set to the low (write) state, followed by a command byte and a data byte. The SMBus Read_Byte operation is similar, but is a composite write and read operation: the host first sends the device's slave address followed by the command byte, as in a write operation. A new "Start" bit must then be sent to the MIC2593, followed by a repeat of the slave address with the $\mathrm{R} / \overline{\mathrm{W}}$ bit set to the high (read) state. The data to be read from the part may then be clocked out. There is one exception to this rule: If the location latched in the pointer register from the last write operation is known to be correct (i.e., points to the desired register within the MIC2593), then the "Receive_Byte" proce-


Figure 8. Hot Plug Interface Operation
dure may be used. To perform a Receive_Byte operation, the host sends an address byte to select the slave MIC2593, with the $R / \bar{W}$ bit set to the high (read) state, and then retrieves the data byte. Figures 9 through 11 show the formats for these data read and data write procedures.
The Command Register is eight bits (one byte) wide. This byte carries the address of the MIC2593's register to be operated upon. The command byte values corresponding to the various MIC2593 register addresses are shown in Table 4. Command byte values other than $00000 \mathrm{XXX}_{\mathrm{b}}=00_{\mathrm{h}}-07_{\mathrm{h}}$ are reserved and should not be used.

| Inputs |  |  | MIC2593 Slave Address |  |
| :---: | :---: | :---: | :---: | :---: |
| A2 | A1 | A0 | Binary | Hex |
| 0 | 0 | 0 | $1000000_{b}$ | $80_{\mathrm{h}}$ |
| 0 | 0 | 1 | $1000001_{\mathrm{b}}$ | $82_{\mathrm{h}}$ |
| 0 | 1 | 0 | $1000010_{\mathrm{b}}$ | $84_{\mathrm{h}}$ |
| 0 | 1 | 1 | $1000011_{\mathrm{b}}$ | $86_{\mathrm{h}}$ |
| 1 | 0 | 0 | $1000100_{\mathrm{b}}$ | $88_{\mathrm{h}}$ |
| 1 | 0 | 1 | $1000101_{\mathrm{b}}$ | $8 \mathrm{~A}_{\mathrm{h}}$ |
| 1 | 1 | 0 | $1000110_{\mathrm{b}}$ | $8 \mathrm{C}_{\mathrm{h}}$ |
| 1 | 1 | 1 | $1000{1111_{\mathrm{b}}}^{8}$ | $8 \mathrm{E}_{\mathrm{h}}$ |

Table 3. MIC2593 SMBus Addressing

MIC2593 Register Set and Programmer's Model

| Target Register |  | Command Byte Value |  | Power-On <br> Default |
| :--- | :--- | :---: | :---: | :---: |
| Label | Description | Read | Write |  |
| RESERVED | Do not Use | $00_{h}$ | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| RESERVED | Do not Use | $01_{\mathrm{h}}$ | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| CNTRLA | Control Register Slot A | $02_{\mathrm{h}}$ | $02_{\mathrm{h}}$ | $00_{\mathrm{h}}$ |
| CNTRLB | Control Register Slot B | $03_{\mathrm{h}}$ | $03_{\mathrm{h}}$ | $00_{\mathrm{h}}$ |
| STATA | Slot A Status | $04_{\mathrm{h}}$ | $04_{\mathrm{h}}$ | $00_{\mathrm{h}}$ |
| STATB | Slot B Status | $05_{\mathrm{h}}$ | $05_{\mathrm{h}}$ | $00_{\mathrm{h}}$ |
| CS | Common Status Register | $06_{\mathrm{h}}$ | $06_{\mathrm{h}}$ | $\mathrm{xxxx} 0000_{\mathrm{b}}$ |
| Reserved | Reserved / Do Not Use | $07_{\mathrm{h}}-\mathrm{FF}_{\mathrm{h}}$ | $07_{\mathrm{h}}-\mathrm{FF}_{\mathrm{h}}$ | Undefined |

Table 4. MIC2593 Register Addresses


Master to slave transfer, i.e., DATA driven by master.

Slave to master transfer, i.e., DATA driven by slave.

Figure 9. WRITE_BYTE Protocol


Figure 10. READ_BYTE Protocol


Figure 11. RECEIVE_BYTE Protocol

## Detailed Register Descriptions

## Control Register, Slot A (CNTRLA)

8-Bits, Read/Write

| Control Register, Slot A (CNTRLA) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}[7]$ | $\mathrm{D}[6]$ | $\mathrm{D}[5]$ | $\mathrm{D}[4]$ | $\mathrm{D}[3]$ | $\mathrm{D}[2]$ | $\mathrm{D}[1]$ | $\mathrm{D}[0]$ |
| read-only | read-only | read only | read only | read-only | read only | read/write | read/write |
| AUXAPG | MAINAPG | Reserved | Reserved | Reserved | Reserved | MAINA | VAUXA |


| Fit(s) |  | Operation |
| :---: | :--- | :--- |
| AUXAPG | AUX output power-good status, Slot A | $1=$ Power-is-Good <br> (VAUXA Output is above its UVLO threshold) |
| MAINAPG | MAIN output power-good status, Slot A | $1=$ Power-is-Good <br> (MAINA Outputs are above their UVLO <br> thresholds) |
| D[5] | Reserved | Always read as zero |
| D[4] | Reserved | Always read as zero |
| D[3] | Reserved | Always read as zero |
| D[2] | Reserved | Always read as zero |
| MAINA | MAIN enable control, Slot A | $0=$ Off, $1=$ On |
| VAUXA | VAUX enable control, Slot A | $0=$ Off, $1=$ On |

Power-Up Default Value: $00000000_{b}=00_{h}$
Read Command_Byte Value (R/W): $00000010_{b}=02_{h}$
The power-up default value is $00_{h}$. Slot is disabled upon power-up, i.e., all supply outputs are off.

Control Register, Slot B (CNTRLB)
8-Bits, Read/Write

| Control Register, Slot B (CNTRLB) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $D[7]$ | $D[6]$ | $D[5]$ | $D[4]$ | $D[3]$ | $D[2]$ | $D[1]$ | $\mathrm{D}[0]$ |
| read-only | read-only | read only | read only | read-only | read-only | read/write | read/write |
| AUXBPG | MAINBPG | Reserved | Reserved | Reserved | Reserved | MAINB | VAUXB |


| Fit(s) |  | Operation |
| :---: | :--- | :--- |
| AUXBPG | AUX output power-good status, Slot B | $1=$ Power-is-Good <br> (VAUXB Output is above its UVLO threshold) |
| MAINBPG | MAIN output power-good status, Slot B | $1=$ Power-is-Good <br> (MAINB Outputs are above their UVLO <br> thresholds) |
| $D[5]$ | Reserved | Always read as zero |
| $D[4]$ | Reserved | Always read as zero |
| $D[3]$ | Reserved | Always read as zero |
| D[3] | Reserved | Always read as zero |
| MAINB | MAIN enable control, Slot B | $0=$ Off, $1=$ On |
| VAUXB | VAUX enable control, Slot B | $0=$ Off, $1=$ On |

Power-Up Default Value: $00000000_{b}=00_{h}$
Command_Byte Value (R/W): $00000011_{b}=03_{h}$
The power-up default value is $00_{h}$. Slot is disabled upon power-up, i.e., all supply outputs are off.

Status Register Slot A (STATA)
8-Bits, Read-Only

| Status Register, Slot A (STATA) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $D[7]$ | $D[6]$ | $D[5]$ | $D[4]$ | $D[3]$ | $D[2]$ | $D[1]$ | $D[0]$ |
| read-only | read-only | read-only | read/write | read/write | read/write | read/write | $\mathrm{read} / \mathrm{write}$ |
| FAULTA | MAINA | VAUXA | VAUXAF | 12 MVAF | 12 VAF | 5 VAF | 3 VAF |


| Bit(s) | Function | Operation |
| :---: | :---: | :---: |
| FAULTA | FAULT Status - Slot A | 1 =/FAULTA pin asserted <br> (/FAULTA pin is LOW) <br> $0=/$ FAULTA pin de-asserted <br> (/FAULTA pin is HIGH) <br> See Notes 1 and 2 |
| MAINA | MAIN Enable Status - Slot A | Represents the actual state (on/off) of the four Main Power outputs for Slot A $\begin{aligned} & (+12 \mathrm{~V},-12 \mathrm{~V},+5 \mathrm{~V} \text { and }+3.3 \mathrm{~V}) \\ & 1=\text { Main Power ON } \\ & 0=\text { Main Power OFF } \\ & \hline \end{aligned}$ |
| VAUXA | VAUX Enable Status - Slot A | Represents the actual state (on/off) of the Auxiliary Power output for Slot A <br> 1 = AUX Power ON <br> 0 = AUX Power OFF |
| VAUXAF | Overcurrent Fault: VAUXA supply A | 1 = Fault $0=$ No fault |
| 12MVAF | Overcurrent Fault: -12V supply A | $1=$ Fault $0=$ No fault |
| 12 VAF | Overcurrent Fault: +12V supply A | 1 = Fault $0=$ No fault |
| 5VAF | Overcurrent Fault: 5 V supply A | 1 = Fault $0=$ No fault |
| 3VAF | Overcurrent Fault: 3.3V supply A | 1 = Fault $0=$ No fault |

Power-Up Default Value: $00000000_{b}=00_{h}$
Command_Byte Value (R/W): $00000100_{b}=04_{h}$
The power-up default value is $00_{h}$. Both slots are disabled upon power-up, i.e., all supply outputs are off. In response to an overcurrent fault condition, writing a logical 1 back into the active (or set) bit position will clear the bit and de-assert /INT. The status of the /FAULTA pin is not affected by reading the Status Register or by clearing active status bits.

## Notes:

1. If FAULTA has been set by an overcurrent condition on one or more of the MAIN outputs, the ONA input must go LOW to reset FAULTA.

If FAULTA has been set by a VAUXA overcurrent event, the AUXENA input must go LOW to reset FAULTA.
If an overcurrent has occurred on both a MAIN output and the VAUX output of slot A, both ONA and AUXENA of the slot must go low to reset FAULTA.
2. Neither the FAULTA bit nor the /FAULTA pin is active when the MIC2593 power paths are controlled by the System Management Interface. When using SMI power path control, AUXENA and ONA pins for that slot must be tied to GND.

Status Register Slot B (STATB)
8-Bits, Read-Only

| Status Register, Slot B (STATB) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}[7]$ | $\mathrm{D}[6]$ | $\mathrm{D}[5]$ | $\mathrm{D}[4]$ | $\mathrm{D}[3]$ | $\mathrm{D}[2]$ | $\mathrm{D}[1]$ | $\mathrm{D}[0]$ |
| read-only | read-only | read-only | read/write | read/write | read/write | read/write | $\mathrm{read} / \mathrm{write}$ |
| FAULTB | MAINB | VAUXB | VAUXBF | 12 MVBF | 12 VBF | 5 VBF | 3 VBF |


| Bit(s) | Function | Operation |
| :---: | :---: | :---: |
| FAULTB | FAULT Pin Status - Slot B | 1 =/FAULTB pin asserted (/FAULTB pin is LOW) $0=/$ FAULTB pin de-asserted (/FAULTB pin is HIGH) See Notes 1 and 2 |
| MAINB | MAIN Enable Status - Slot B | Represents the actual state (on/off) of the four Main Power outputs for Slot B $\begin{aligned} & (+12 \mathrm{~V},-12 \mathrm{~V},+5 \mathrm{~V} \text { and }+3.3 \mathrm{~V}) \\ & 1=\text { MAIN Power ON } \\ & 0=\text { MAIN Power OFF } \end{aligned}$ |
| VAUXB | VAUX Enable Status - Slot B | Represents the actual state (on/off) of the Auxiliary Power output for Slot B <br> 1 = AUX Power ON <br> 0 = AUX Power OFF |
| VAUXBF | Overcurrent Fault: VAUXB supply B | 1 = Fault $0=$ No fault |
| 12VMBF | Overcurrent Fault: -12 V supply B | $1=$ Fault $0=$ No fault |
| 12 VBF | Overcurrent Fault: +12V supply B | $1=$ Fault $0=$ No fault |
| 5VBF | Overcurrent Fault: 5 V supply B | 1 = Fault $0=$ No fault |
| 3VBF | Overcurrent Fault: 3.3V supply B | 1 = Fault $0=$ No fault |

Power-Up Default Value: $00000000_{b}=00_{h}$
Command_Byte Value (R/W): $00000101_{b}=05_{h}$
The power-up default value is $00_{h}$. Both slots are disabled upon power-up, i.e., all supply outputs are off. In response to an overcurrent fault condition, writing a logical 1 back into the active (or set) bit position will clear the bit and de-assert /INT. The status of the /FAULTB pin is not affected by reading the Status Register or by clearing active status bits.

## Notes:

1. If FAULTB has been set by an overcurrent condition on one or more of the MAIN outputs, the ONB input must go LOW to reset FAULTB. If FAULTB has been set by a VAUXB overcurrent event, the AUXENB input must go LOW to reset FAULTB.

If an overcurrent has occurred on both a MAIN output and the VAUX output of slot B, both ONB and AUXENB of the slot must go low to reset FAULTB.
2. Neither the FAULTB bit nor the /FAULTB pin is active when the MIC2593 power paths are controlled by the System Management Interface. When using SMI power path control, the AUXENB and ONB pins for that slot must be tied to GND.

## Common Status Register (CS)

## 8-Bits, Read/Write

| Common Status Register (CS) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $D[7]$ | $D[6]$ | $D[5]$ | $D[4]$ | $D[3]$ | $D[2]$ | $D[1]$ | $D[0]$ |
| read-write | read-write | read-only | read-only | read-write | read-write | read-write | read-only |
| Reserved | Reserved | GPI_B | GPI_A | INTMSK | UV_INT | OT_INT | Reserved |


| Bit(s) | Function | Operation |
| :---: | :---: | :---: |
| D[7] | Reserved | Always read as zero |
| D[6] | Reserved | Always read as zero |
| GPI_B | General Purpose Input 0, Slot B | State of GPIB pin |
| GPI_A | General Purpose Input 0, Slot A | State of GPIA pin |
| INTMSK | Interrupt Mask | $0=/$ INT generation is enabled. <br> $1=$ /INT generation is disabled. The MIC2593 does not participate in the SMBus Alert Response Address (ARA) protocol. |
| UV_INT | Undervoltage Interrupt | $0=$ No UVLO fault <br> 1 = UVLO fault <br> Set whenever a circuit breaker fault condition occurs as a result of an undervoltage lockout condition on one of the main supply inputs. This bit is only set if a UVLO condition occurs while the $O N[A / B]$ pin is asserted or the MAIN[A/B] control bits are set. |
| OT_INT | Overtemperature Interrupt | $0=\text { Die Temp }<160^{\circ} \mathrm{C} .$ <br> 1 = Fault: Die Temp > $160^{\circ} \mathrm{C}$. <br> Set if a fault occurs as a result of the MIC2593's die temperature exceeding $160^{\circ} \mathrm{C}$. |
| D[0] | Reserved | Undefined. |

Power-Up Default Value: $00000000_{b}=00_{h}$
Command_Byte Value (R/W): 00000110 $=06_{h}$
To reset the OT_INT and UV_INT fault bits, a logical 1 must be written back to these bits.

## Application Information

## Current Sensing

For the three power supplies switched with internal MOSFETs (+12V, -12 V , and $\mathrm{V}_{\mathrm{AUX}}$ ), the MIC2593 provides all necessary current sensing functions to protect the IC, the load, and the power supply. For the remaining four supplies which the part is designed to control, the high currents at which these supplies typically operate make sensing the current inside the MIC2593 impractical. Therefore, each of these supplies, $3 V[A / B]$ and $5 V[A / B]$, requires an external current sensing resistor. The $\mathrm{V}_{I N}$ connection to the IC from each supply (e.g., 5VINA) is connected to the positive terminal of the slot's current sense amplifier, and the corresponding SENSE input (in this case, 5VSENSEA) is connected to the negative terminal of the current sense amplifier.

## Sense Resistor Selection

The MIC2593 uses low-value sense resistors to measure the current flowing through the MOSFET switches to the loads. These sense resistors are nominally valued at $50 \mathrm{mV} / \mathrm{I}_{\text {LOAD (CONT) }}$. To accommodate worst-case tolerances for the sense resistor (allow $\pm 3 \%$ over time and temperature for a resistor with $\pm 1 \%$ initial tolerance) and still supply the maximum required steady-state load current, a slightly more detailed calculation must be used.
The current limit threshold voltage (i.e., the "trip point") for the MIC2593 may be as low as 35 mV , which would equate to a sense resistor value of $35 \mathrm{mV} / \mathrm{I}_{\text {LOAD (CONT) }}$. Carrying the numbers through for the case where the value of the sense resistor is $3 \%$ high yields this:

$$
\mathrm{R}_{\text {SENSE }}=\frac{35 \mathrm{mV}}{(1.03)\left(\mathrm{l}_{\mathrm{LOAD}(\mathrm{CONT})}\right)}=\frac{34 \mathrm{mV}}{\mathrm{~L}_{\mathrm{LOAD}(\mathrm{CONT})}}
$$

Once the value of $R_{\text {SENSE }}$ has been chosen in this manner, it is good practice to check the maximum I LOAD(CONT) which the circuit may let through in the case of tolerance build-up in the opposite direction. Here, the worst-case maximum current is found using a 65 mV trip voltage and a sense resistor which is $3 \%$ low in value. The resulting current is:
$\mathrm{L}_{\text {LOAD(CONT, MAX) }}=\frac{65 \mathrm{mV}}{(0.97)\left(\mathrm{R}_{\text {SENSE(NOM) }}\right)}=\frac{67 \mathrm{mV}}{\mathrm{R}_{\text {SENSE(NOM) }}}$
As an example, if an output must carry a continuous 4.5A without nuisance trips occurring, $R_{\text {SENSE }}$ for that output should be $34 \mathrm{~m} \Omega / 4.5 \mathrm{~A}=7.55 \mathrm{~m} \Omega$. The nearest standard value is $7.5 \mathrm{~m} \Omega$, so a $7.5 \mathrm{~m} \Omega \pm 1 \%$ resistor would be a good choice. At the other set of tolerance extremes for the output in question, $\mathrm{L}_{\text {LOAD (CONT, max }}=67 \mathrm{mV} / 7.5 \mathrm{~m} \Omega=8.93 \mathrm{~A}$. Knowing this final datum, we can determine the necessary wattage of the sense resistor, using $P=I^{2} R$, where I is ILOAD(CONT, MAX), and $R$ is $(0.97)\left(R_{\text {SENSE }}(N O M)\right.$ ). These numbers yield the following:

$$
\mathrm{P}_{\mathrm{MAX}}=(8.93 \mathrm{~A})^{2}(7.28 \mathrm{~m} \Omega)=0.581 \mathrm{~W}
$$

A 1W sense resistor would work well in this application.

## Kelvin Sensing

Because of the low values of the sense resistors, special attention to the layout must be used in order for the MIC2593's circuit breaker function to operate properly. Specifically, the use of a 4-wire Kelvin connection to measure the voltage across $\mathrm{R}_{\text {SENSE }}$ is highly recommended. Kelvin sensing is simply a means of making sure that any voltage drops in the power traces connecting to the resistors does not get picked up by the traces themselves. The Kelvin connections should be isolated from all other signal traces to avoid introducing noise onto these sensitive nodes. Additionally, a high-frequency noise filter across the sense inputs is highly recommended to avoid nuisance tripping of the (overcurrent) circuit breaker on the opposite slot to the slot that incurred an overcurrent event. Due to the variation of each system's susceptibility to noise, the exact value of this filter is experimentally determined. A value between 10 pF to 100 pF is a good starting point.
Figure 12 illustrates how Kelvin sensing is performed. All the high current in the circuit (from the 5 V supply through $\mathrm{R}_{\text {SENSE }}$ and then to the drain of the 5 V (Slot A ) output MOSFET) flows directly through the power PCB traces and $R_{\text {SENSE }}$. The voltage drop resulting across $R_{\text {SENSE }}$ is sampled in such a way that the high currents through the power traces will not introduce any extraneous IR drops.


Figure 12. Kelvin Sense Connections for $\mathbf{R}_{\text {SENSE }}$ (Applicable to $5 \mathrm{~V}[\mathrm{~A} / \mathrm{B}]$ and $3 \mathrm{~V}[\mathrm{~A} / \mathrm{B}]$ )

## MOSFET Selection

Selecting the proper MOSFET for use as a current pass and switching element for each of the 3 V and 5 V slots of the MIC2593 primarily involves three straightforward tasks:

1. Choice of a MOSFET which meets the minimum voltage requirements.
2. Selection of a device to handle the maximum continuous current (steady-state thermal issues).
3. Verification that the selected part can withstand any current peaks (transient thermal issues).

## MOSFET Voltage Requirements

The first voltage requirement for each MOSFET is easily stated: the drain-source breakdown voltage of the MOSFET
must be greater than $\mathrm{V}_{\operatorname{IN}(\operatorname{MAX})}$ for the slot in question. For instance, the 5 V input may reasonably be expected to see high-frequency transients as high as 6.5 V . Therefore, the drain-source breakdown voltage of the MOSFET must be at least 7 V .
The second breakdown voltage criteria which must be met is a bit subtler than simple drain-source breakdown voltage, but is not hard to meet. Low-voltage MOSFETs generally have low breakdown voltage ratings from gate to source as well. In MIC2593 applications, the gates of the external MOSFETs are driven from the +12 V input to the MIC2593 controller. That supply may well be at $12 \mathrm{~V}+(5 \% \times 12 \mathrm{~V})=12.6 \mathrm{~V}$. At the same time, if the output of the MOSFET (its source) is suddenly shorted to ground, the gate-source voltage will go to $(12.6 \mathrm{~V}-0 \mathrm{~V})=12.6 \mathrm{~V}$. This means that the external MOSFETs must be chosen to have a gate-source breakdown voltage in excess of 13 V ; after 12 V absolute maximum, the next commonly available voltage class has a 20 V maximum gate-source voltage. At the present time, most power MOSFETs with a 20 V gate-source voltage rating have a 30 V drain-source breakdown rating or higher. As a general tip, look to surface mount devices with a drain-source rating of 30 V as a starting point.

## MOSFET Steady-State Thermal Issues

The selection of a MOSFET to meet the maximum continuous current is a fairly straightforward exercise. First, arm yourself with the following data:

- The value of $\mathrm{I}_{\mathrm{LOAD}(\mathrm{CONT}, \mathrm{MAX})}$ for the output in question (see "Sense Resistor Selection").
- The manufacturer's data sheet for the candidate MOSFET.
- The maximum ambient temperature in which the device will be required to operate.
- Any knowledge you can get about the heat sinking available to the device (e.g., Can heat be dissipated into the ground plane or power plane if using a surface mount part? Is any airflow available?).
The data sheet will almost always give a value of on resistance given for the MOSFET at a gate-source voltage of 4.5 V , and another value at a gate-source voltage of 10 V . As a first approximation, add the two values together and divide by two to get the on-resistance of the part with 7 V to 8 V of enhancement ( 11.5 V nominal $\mathrm{V}_{\text {GATE }}$ minus the 3.5 V to 4.5 V gate threshold of the MOSFET). Call this value $\mathrm{R}_{\mathrm{ON}}$. Since a heavily enhanced MOSFET acts as an ohmic (resistive) device, almost all that's required to determine steady-state power dissipation is to calculate $I^{2} R$. The one addendum to this is that MOSFETs have a slight increase in $R_{O N}$ with increasing die temperature. A good approximation for this value is $0.5 \%$ increase in $\mathrm{R}_{\mathrm{ON}}$ per ${ }^{\circ} \mathrm{C}$ rise in junction temperature above the point at which $\mathrm{R}_{\mathrm{ON}}$ was initially specified by the manufacturer. For instance, if the selected MOSFET has a
calculated $\mathrm{R}_{\mathrm{ON}}$ of $10 \mathrm{~m} \Omega$ at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ and the actual junction temperature ends up at $110^{\circ} \mathrm{C}$, a good first cut at the operating value for $\mathrm{R}_{\mathrm{ON}}$ would be:

$$
\mathrm{R}_{\mathrm{ON}} \cong 10 \mathrm{~m} \Omega[1+(110-25)(0.005)] \cong 14.3 \mathrm{~m} \Omega
$$

Next, approximate the steady-state power dissipation ( ${ }^{2} \mathrm{R}$ ) using $\mathrm{I}_{\mathrm{LOAD}(\mathrm{CONT}, \text { max })}$ and the approximated $\mathrm{R}_{\mathrm{ON}}$.

$$
\begin{aligned}
& \mathrm{P}_{\mathrm{D}} \cong\left[\mathrm{I}_{\mathrm{LOAD}(\mathrm{CONT}, \mathrm{MAX})}\right]^{2} \times \mathrm{R}_{\mathrm{ON}} \\
& \cong(8.93 \mathrm{~A})^{2} \times 14.3 \mathrm{~m} \Omega \cong 1.14 \mathrm{~W}
\end{aligned}
$$

The final step is to make sure that the heat sinking available to the MOSFET is capable of dissipating at least as much power (rated in ${ }^{\circ} \mathrm{C} / \mathrm{W}$ ) as that with which the MOSFET's performance was specified by the manufacturer. Here are a few practical tips:

1. The heat from a surface-mount device such as an SO-8 MOSFET flows almost entirely out of the drain leads. If the drain leads can be soldered down to one square inch or more, the copper trace will act as the heat sink for the part. This copper trace must be on the same layer of the board as the MOSFET drain.
2. Airflow works. Even a few LFM (linear feet per minute) of air will cool a MOSFET down substantially. If you can, position the MOSFET(s) near the inlet of a power supply's fan, or the outlet of a processor's cooling fan.
3. The best test of a surface-mount MOSFET for an application (assuming the above tips show it to be a likely fit) is an empirical one. Check the MOSFET's temperature in the actual layout of the expected final circuit, at full operating current. The use of a thermocouple on the drain leads, or infrared pyrometer on the package, will then give a reasonable idea of the device's junction temperature.

## MOSFET Transient Thermal Issues

Having chosen a MOSFET that will, a) withstand both the applied voltage stresses, and b) handle the worst-case continuous $I^{2} \mathrm{R}$ power dissipation that it will endure; verifying the MOSFET's ability to handle short-term overload power dissipation without overheating is the lone item to be determined. A MOSFET can handle a much higher pulsed power without damage than its continuous dissipation ratings would imply. The reason for this is that thermal devices (silicon die, lead frames, etc.) have thermal inertia.
In terms related directly to the specification and use of power MOSFETs, this is known as "transient thermal impedance." Almost all power MOSFET data sheets give a Transient Thermal Impedance Curve. For example, take the case where $\mathrm{t}_{\mathrm{FLT}}$ for the 5 V supply has been set to 50 ms , $I_{\text {LOAD(CONT, MAX) }}$ is 5.0 A , the slow-trip threshold is 50 mV nominal, and the fast-trip threshold is 100 mV . If the output is connected to a $0.60 \Omega$ load, the output current from the MOSFET for the slot in question will be regulated to 5.0 A for

50 ms before the MIC2593 circuit breaker trips. During that time, the dissipation in the MOSFET is given by:

$$
\begin{aligned}
& \mathrm{P}=\mathrm{E} \times \mathrm{I} ; \mathrm{E}_{\text {MOSFET }}=[5 \mathrm{~V}-5 \mathrm{~A}(0.6 \Omega)]=2 \mathrm{~V} \\
& \mathrm{P}_{\text {MOSFET }}=(2 \mathrm{~V} \times 5 \mathrm{~A})=10 \mathrm{~W} \text { for } 50 \mathrm{~ms}
\end{aligned}
$$

At first glance, it would appear that a really hefty MOSFET is required to withstand this sort of fault condition. This is where the transient thermal impedance curves become very useful. Figure 13 shows the curve for the Vishay (Siliconix) Si4430DY, a commonly used SO-8 power MOSFET.
Taking the simplest case first, we'll assume that once a fault event such as the one in question occurs, it will be a long time, several seconds, before the fault is isolated and the channel is reset. In such a case, we can approximate this as a "single pulse" event, that is to say, there's no significant duty cycle. Then, reading up from the X -axis at the point where "Square Wave Pulse Duration" is equal to $0.1 \mathrm{sec}(=100 \mathrm{msec})$, we see that the $\mathrm{Z}_{\theta(J-A)}$ of this MOSFET to a highly infrequent event of this duration is only $7 \%$ of its continuous $R_{\theta(J-A)}$.
This particular part is specified as having an $R_{\theta(J-A)}$ of $35^{\circ} \mathrm{C} / \mathrm{W}$ for intervals of 10 seconds or less. Thus:
Assume $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ maximum, 1 square inch of copper at the drain leads, no airflow.
Recalling from our previous approximation hint, the part has an $\mathrm{R}_{\mathrm{ON}}$ of $(0.014 / 2)=7 \mathrm{~m} \Omega$ at $25^{\circ} \mathrm{C}$.
Assume it has been carrying just about 5A for some time.
When performing this calculation, be sure to use the highest anticipated ambient temperature $\left(\mathrm{T}_{\mathrm{A}(\mathrm{MAX})}\right)$ in which the

MOSFET will be operating as the starting temperature, and find the operating junction temperature increase ( $\Delta \mathrm{T}_{\mathrm{J}}$ ) from that point. Then, as shown next, the final junction temperature is found by adding $\mathrm{T}_{\mathrm{A}(\mathrm{MAX})}$ and $\Delta \mathrm{T}_{J}$. Since this is not a closedform equation, getting a close approximation may take one or two iterations, but it's not a hard calculation to perform and tends to converge quickly.
Then the starting (steady-state) $T_{J}$ is:

$$
\begin{aligned}
& T_{J} \cong \cong T_{A(M A X)}+\Delta T_{J} \\
& \cong T_{A(M A X)}+\left[R_{O N}+\left(T_{A(M A X)}-T_{A}\right)\left(0.005 /{ }^{\circ} \mathrm{C}\right)\left(R_{O N}\right)\right] \\
& \times I^{2} \times R_{\theta(J-A)} \\
& T_{J} \cong 55^{\circ} \mathrm{C}+\left[7 \mathrm{~m} \Omega+\left(55^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)(0.005)(7 \mathrm{~m} \Omega)\right] \\
& \times(5 \mathrm{~A})^{2} \times\left(35^{\circ} \mathrm{C} / \mathrm{W}\right) \\
& \mathrm{T}_{J} \cong\left(55^{\circ} \mathrm{C}+(0.20125 \mathrm{~W})\left(35^{\circ} \mathrm{C} / \mathrm{W}\right)\right. \\
& \cong \cong 22.0^{\circ} \mathrm{C}
\end{aligned}
$$

Iterate the calculation once to see if this value is within a few percent of the expected final value. For this iteration we will start with $T_{J}$ equal to the already calculated value of $62.0^{\circ} \mathrm{C}$ :

$$
\begin{aligned}
\mathrm{T}_{J} \cong & \mathrm{~T}_{\mathrm{A}}+\left[7 \mathrm{~m} \Omega+\left(62.0^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)(0.005)(7 \mathrm{~m} \Omega)\right] \\
& \times(5 \mathrm{~A})^{2} \times\left(35^{\circ} \mathrm{C} / \mathrm{W}\right) \\
\mathrm{T}_{\mathrm{J}} \cong & \left(55^{\circ} \mathrm{C}+(0.21008 \mathrm{~W})\left(35^{\circ} \mathrm{C} / \mathrm{W}\right) \cong 62.35^{\circ} \mathrm{C}\right.
\end{aligned}
$$

So our original approximation of $62.0^{\circ} \mathrm{C}$ was very close to the correct value. We will use $\mathrm{T}_{\mathrm{J}}=62^{\circ} \mathrm{C}$.
Finally, add $(10 \mathrm{~W})\left(35^{\circ} \mathrm{C} / \mathrm{W}\right)(0.07)=24.5^{\circ} \mathrm{C}$ to the steady-state $T_{j}$ to get $T_{\text {J(TRANSIENT MAX. }}=86.5^{\circ} \mathrm{C}$. This is an acceptable maximum junction temperature for this part.


Figure 13. Si4430DY MOSFET Transient Thermal Impedance Curve

## MOSFET and Sense Resistor Selection Guide

Listed in Table 5 below, by Manufacturer and Type Number, are some of the more popular MOSFET and resistor types used in PCI hot plug applications. Although far from comprehensive, this information will constitute a good starting point for most designs.

## Power Supply Decoupling

In general, prudent system design requires that power supplies used for logic functions should have less than 100 mV of noise at frequencies of 100 kHz and above. In particular, the -12 V supply should have less than 100 mV of peak-to-peak noise at frequencies of 1 MHz or higher. This is because the -12 V supply is the most negative potential applied to the IC, and is therefore connected to the device's substrate. All of the subcircuits integrated onto the silicon chip are hence subjected by capacitive coupling to any HF noise on the -12 V supply. While individual capacitances are quite low, the amount of injected energy required to cause a "glitch" can also be quite low at the internal nodes of high speed logic circuits.
Less obviously, but equally important, is the fact that the internal charge pump for the $3.3 \mathrm{~V}_{\mathrm{AUX}}$ supplies is somewhat susceptible to noise on the +12 V input when that input is at or near zero volts. The +12 V supply should not carry HF noise in excess of 200 mV peak-to-peak with respect to chip ground when it is in the "off" state.
If either the -12 V input, the +12 V input, of both supplies do carry significant HF noise (as can happen when they are locally derived by a switching converter), the solution is both small and inexpensive. An LC filter made of a ferrite bead between the noisy power supply input and the MIC2593, followed by a "composite capacitor" from the affected MIC2593 input pin to ground, will suffice for almost any situation. A good composite capacitor for this purpose is the parallel combination of a $47 \mu \mathrm{~F}$ tantalum bulk decoupling capacitor, and one $1 \mu \mathrm{~F}$ and one $0.01 \mu \mathrm{~F}$ ceramic capacitor for highfrequency bypass. A suggested ferrite bead for such use is Fair-Rite Products Corporation part number 2743019447 (this is a surface-mountable part). Similar parts from other vendors or a $0.27 \mu \mathrm{H}$ air-core coil can also be used.


Figure 14. Filter Circuit for Noisy Supplies (+3.3V and/or -12V)
It is theoretically possible that high-amplitude, HF noise reflected back into one or both of the MIC2593's-12V outputs could interfere with proper device operation, although such noisy loads are unlikely to occur in the real world. If this becomes an application-specific concern, a pair of filters similar to that in Figure 14 will provide the required HF bypassing. The capacitors would be connected to the MIC2593's -12 V output pins, and the ferrite beads would be placed between the -12 V output pins and the loads.

## -12V Input Clamp Diode

The -12 V input to the MIC2593 is the most negative potential on the part and is therefore connected to the chip's substrate (as described in "Power Supply Decoupling," above). Although no particular sequencing of the -12 V supply relative to the other MIC2593 supplies is required for normal operation, this substrate connection does mean that the -12 V input must never exceed the voltage on the GROUND pin of the IC by more than 0.3 volts. Small amounts of internal leakage current can cause this to happen when the VSTBY pins are energized and the 12MVIN pins are not energized. In addition, power supply output ringing or $\mathrm{L}(\mathrm{di} / \mathrm{dt})$ effects in the wiring and on the PCB itself will cause brief transient voltages in excess of +0.3 V to appear at the -12 V input. For this reason, it is required to clamp the -12 V input to ground with a Schottky diode. A diode rated at 1 amp and 20 V to 40 V as shown in our application schematic diagram is suggested. The diode's anode should be physically placed directly at the -12 V input to the MIC2593, and its cathode should have as short a path as possible back to the part's ground. A good SMT part for this application is a type MBRS140T3 ( $1 \mathrm{~A}, 40 \mathrm{~V}$ ).

| MOSFET Vendors | Key MOSFET Type(s) | Web Address |
| :--- | :--- | :--- |
| Vishay (Siliconix) | Si4430DY ("LITTLE FOOT |  |
|  | Si4420DY ("LITTLE FOOT" Series) | www.series) |


| Resistor Vendors | Sense Resistors | Web Address |
| :--- | :--- | :--- |
| Vishay (Dale) | WSL Series |  |
|  | WSL 3637 Series | www.vishay.com/docs/wsl_30100.pdf |
| IRC | OARS Series | irctt.com/pdf_files/OARS.pdf <br> irctt.com/pdf_files/LRC.pdf |
|  | LR Series |  |
|  | (second source to WSL) |  |

Table 5. Power MOSFET and Resistor Values

## Gate Capacitor and Resistor Guidelines

The MIC2593 controls four external power MOSFETs, that handle the high currents for each of the two 3.3 V and 5 V outputs. A capacitor is connected in the application circuit from each GATE pin of the MIC2593 to ground. However, an external capacitor, $\mathrm{C}_{\mathrm{GATE}}$, is not required for operation of the MIC2593. Each $\mathrm{C}_{\text {GATE }}$ controls the ramp-up rate of its respective power output (e.g., 5VOUTB). These capacitors, which are typically in the 10 nF range, cause the GATE outputs of the MIC2593 to have very low AC impedances to ground at any significant frequency. It is therefore necessary to place a modest value of gate damping resistance ( $\mathrm{R}_{\mathrm{GATE}}$ ) between each $\mathrm{C}_{\text {GATE }}$ and the gate of its associated MOSFET as shown in Figure 15. These resistances prevent high-
frequency MOSFET source-follower oscillations from occurring. The exact value of the resistors used is not critical; $10 \Omega$ to $33 \Omega$ is usually a sufficient choice. Each $\mathrm{R}_{\text {GATE }}$ should be physically located directly adjacent to the MOSFET gate lead to which it connects.


Figure 15. $\mathrm{C}_{\text {GATE }}$ and $\mathrm{R}_{\text {GATE }}$ Connection

## Package Information



MICREL, INC. 1849 FORTUNE DRIVE SAN JOSE, CA 95131 USA
TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 web http://www.micrel.com
The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify

Micrel for any damages resulting from such use or sale.
© 2004 Micrel, Incorporated.


[^0]:    *Contact factory for availability.

