


Ultralow Quiescent Current, 150 mA, CMOS Linear Regulator

ADP160/ADP161



TYPICAL APPLICATION CIRCUITS

Figure 1. 5-Lead TSOT ADP160 with Fixed Output Voltage, 1.8 V





Figure 2. 5-Lead TSOT ADP161 with Adjustable Output Voltage, 3.2 V



APPLICATIONS

FEATURES

Ultralow quiescent current

Initial accuracy: ±1%

Logic-control enable

5-lead TSOT package 4-ball, 0.5 mm pitch WLCSP

Adjustable output available

 $I_Q = 560 \text{ nA with } 0 \mu \text{A load}$

 $I_Q = 860 \text{ nA}$ with 1 μ A load

Maximum output current: 150 mA

Input voltage range: 2.2 V to 5.5 V

Low shutdown current: <50 nA typical

PSRR performance of 72 dB @ 100 Hz

Integrated output discharge resistor

Low dropout voltage: 195 mV @ 150 mA load

15 fixed output voltage options: 1.2 V to 4.2 V

Current limit and thermal overload protection

Accuracy over line, load, and temperature: ±3.5%

Stable with 1 µF ceramic input and output capacitors

Mobile phones Digital cameras and audio devices Portable and battery-powered equipment Post dc-to-dc regulation Portable medical devices

GENERAL DESCRIPTION

The ADP160/ADP161 are ultralow quiescent current, low dropout, linear regulators that operate from 2.2 V to 5.5 V and provide up to 150 mA of output current. The low 195 mV dropout voltage at 150 mA load improves efficiency and allows operation over a wide input voltage range.

The ADP160/ADP161 are specifically designed for stable operation with tiny 1 $\mu F\pm$ 30% ceramic input and output capacitors to meet the requirements of high performance, space-constrained applications.

Figure 3. 4-Ball WLCSP ADP160 with Fixed Output Voltage, 2.8 V

The ADP160 is available in 15 fixed output voltage options, ranging from 1.2 V to 4.2 V. The ADP160/ADP161 also include a switched resistor to discharge the output automatically when the LDO is disabled.

The ADP161 is available as an adjustable output voltage regulator. It is only available in a 5-lead TSOT package.

Short-circuit and thermal overload protection circuits prevent damage in adverse conditions. The ADP160 is available in a tiny 5-lead TSOT and a 4-ball, 0.5 mm pitch WLCSP package for the smallest footprint solution to meet a variety of portable power applications.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2010 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features 1
Applications1
Typical Application Circuits1
General Description 1
Revision History
Specifications
Input and Output Capacitor, Recommended Specifications 4
Absolute Maximum Ratings 5
Thermal Data 5
Thermal Resistance
ESD Caution

Typical Performance Characteristics	8
Theory of Operation	12
Applications Information	13
Capacitor Selection	13
Enable Feature	14
Current Limit and Thermal Overload Protection	14
Thermal Considerations	15
PCB Layout Considerations	17
Outline Dimensions	19
Ordering Guide	20

REVISION HISTORY

6/10—Revision 0: Initial Version

SPECIFICATIONS

 $V_{IN} = (V_{OUT} + 0.5 \text{ V}) \text{ or } 2.2 \text{ V}$, whichever is greater; $EN = V_{IN}$, $I_{OUT} = 10 \text{ mA}$, $C_{IN} = C_{OUT} = 1 \mu F$, $T_A = 25^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
INPUT VOLTAGE RANGE	VIN	T _J = -40°C to +125°C	2.2		5.5	V
OPERATING SUPPLY CURRENT		$I_{OUT} = 0 \ \mu A$		560	1250	nA
		$I_{OUT} = 0 \ \mu A, T_J = -40^{\circ}C \text{ to } +125^{\circ}C$			2.3	μA
		$I_{OUT} = 1 \mu A$		860	1800	nA
		$I_{OUT} = 1 \ \mu A$, $T_J = -40^{\circ}C \text{ to } +125^{\circ}C$			2.8	μA
		$I_{OUT} = 100 \mu A$		2.6	4.5	μΑ
		$I_{OUT} = 100 \mu\text{A}, T_J = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$			5.8	μA
		$I_{OUT} = 10 \text{ mA}$		11		μA
		$I_{OUT} = 10 \text{ mA}, T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$			19	μA
		$I_{OUT} = 150 \text{ mA}$		42		μA
		$I_{OUT} = 150 \text{ mA}, T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$			65	μA
SHUTDOWN CURRENT	I _{GND-SD}	EN = GND		50		nA
		$EN = GND, T_J = -40^{\circ}C \text{ to } +125^{\circ}C$			1	μA
OUTPUT VOLTAGE ACCURACY					-	P
	Vout	$I_{OUT} = 10 \text{ mA}$	-1		+1	%
	- 001	$0 \mu A < I_{OUT} < 150 \text{mA}, V_{IN} = (V_{OUT} + 0.5 \text{V}) \text{ to } 5.5 \text{V}$	-2		+2	%
		$0 \ \mu A < I_{OUT} < 150 \ mA, V_{IN} = (V_{OUT} + 0.5 \ V) \ to \ 5.5 \ V,$	-3.5		+3.5	%
		$T_{J} = -40^{\circ}$ C to $+125^{\circ}$ C	5.5			, , , , , , , , , , , , , , , , , , , ,
ADJUSTABLE-OUTPUT VOLTAGE	V _{ADJ}	l _{ουτ} = 10 mA	0.99	1.0	1.01	V
ACCURACY (ADP161) ¹						
		0 $\mu A < I_{\text{OUT}} < 150$ mA, $V_{\text{IN}} = (V_{\text{OUT}} + 0.5 \text{ V})$ to 5.5 V	0.98		1.02	V
		$0 \ \mu A < I_{OUT} < 150 \ mA, V_{IN} = (V_{OUT} + 0.5 \ V) \ to \ 5.5 \ V,$	0.97		1.03	V
		$T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$				
REGULATION						
Line Regulation	$\Delta V_{OUT}/\Delta V_{IN}$	$V_{IN} = (V_{OUT} + 0.5 \text{ V})$ to 5.5 V, $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	-0.1		+0.1	%/V
Load Regulation ²	ΔVουτ/ΔΙουτ	I _{OUT} = 100 μA to 150 mA		0.004		%/m
		$I_{OUT} = 100 \ \mu A \text{ to } 150 \ \text{mA}, T_J = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$			0.01	%/m
DROPOUT VOLTAGE ³		V _{OUT} = 3.3 V				
4-Ball WLCSP	VDROPOUT	$I_{OUT} = 10 \text{ mA}$		7		mV
		$I_{OUT} = 10 \text{ mA}, T_J = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$			13	mV
		$I_{OUT} = 150 \text{ mA}$		105		mV
		I _{OUT} = 150 mA, T _J = -40°C to +125°C			195	mV
5-Lead TSOT		$I_{OUT} = 10 \text{ mA}$		8		mV
		$I_{OUT} = 10 \text{ mA}, T_J = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$			15	mV
		$I_{OUT} = 150 \text{ mA}$		120		mV
		$I_{OUT} = 150 \text{ mA}, T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$			225	mV
ADJ INPUT BIAS CURRENT (ADP161)	ADJI-BIAS	$2.2 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$, ADJ connected to VOUT		10		nA
ACTIVE PULL-DOWN RESISTANCE	T _{SHUTDOWN}	$V_{OUT} = 2.8 \text{ V}, \text{ R}_{LOAD} = \infty, \text{ ADP160 only}$		300	600	Ω
START-UP TIME ⁴	TSTART-UP	V _{OUT} = 3.3 V		1100		μs
CURRENT LIMIT THRESHOLD ⁵			220	320	500	mA
THERMAL SHUTDOWN			220	520	500	
Thermal Shutdown Threshold	TS _{SD}	T _J rising		150		°C
Thermal Shutdown Hysteresis	TS _{SD-HYS}			15		°C
EN INPUT			1			
En Input Logic High	VIH	$2.2 \text{ V} \leq V_{\text{IN}} \leq 5.5 \text{ V}$	1.2			V
EN Input Logic Low	VIL	$2.2 \text{ V} \leq V_{\text{IN}} \leq 5.5 \text{ V}$			0.4	V
EN Input Leakage Current	VI-LEAKAGE	$EN = V_{IN} \text{ or } GND$		0.1		μΑ
		$EN = V_{IN}$ or GND , $T_J = -40^{\circ}C$ to $+125^{\circ}C$			1	μA

Rev. 0 | Page 3 of 20

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
UNDERVOLTAGE LOCKOUT	UVLO					
Input Voltage Rising	UVLORISE				2.19	V
Input Voltage Falling	UVLOFALL		1.60			V
Hysteresis	UVLO _{HYS}			100		mV
OUTPUT NOISE	OUT _{NOISE}	10 Hz to 100 kHz, V _{IN} = 5 V, V _{OUT} = 3.3 V		105		μV rms
		10 Hz to 100 kHz, $V_{IN} = 5 V$, $V_{OUT} = 2.5 V$		100		μV rms
		10 Hz to 100 kHz, $V_{IN} = 5 V$, $V_{OUT} = 1.2 V$		80		μV rms
POWER SUPPLY REJECTION RATIO	PSRR	100 Hz, V _{IN} = 5 V, V _{OUT} = 3.3 V		60		dB
		$100 \text{ Hz}, V_{IN} = 5 \text{ V}, V_{OUT} = 2.5 \text{ V}$		65		dB
		$100 \text{ Hz}, V_{IN} = 5 \text{ V}, V_{OUT} = 1.2 \text{ V}$		72		dB
		$1 \text{ kHz}, \text{V}_{IN} = 5 \text{ V}, \text{V}_{OUT} = 3.3 \text{ V}$		50		dB
		$1 \text{ kHz}, V_{IN} = 5 \text{ V}, V_{OUT} = 2.5 \text{ V}$		50		dB
		$1 \text{ kHz}, V_{IN} = 5 \text{ V}, V_{OUT} = 1.2 \text{ V}$		62		dB

¹ Accuracy when VOUT is connected directly to ADJ. When the VOUT voltage is set by external feedback resistors, the absolute accuracy in adjust mode depends on the tolerances of resistors used.

 2 Based on an end-point calculation using 0 μA and 150 mA loads.

³ Dropout voltage is defined as the input-to-output voltage differential when the input voltage is set to the nominal output voltage. This applies only for output voltages above 2.2 V.

⁴ Start-up time is defined as the time between the rising edge of EN to V_{OUT} being at 90% of its nominal value. ⁵ Current limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 3.0 V output voltage is defined as the current that causes the output voltage to drop to 90% of 3.0 V or 2.7 V.

INPUT AND OUTPUT CAPACITOR, RECOMMENDED SPECIFICATIONS

Table 2.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
MINIMUM INPUT AND OUTPUT CAPACITANCE ¹	C _{MIN}	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$	0.7			μF
CAPACITOR ESR	R _{ESR}	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	0.001		0.2	Ω

¹ The minimum input and output capacitance should be greater than 0.7 μF over the full range of operating conditions. The full range of operating conditions in the application must be considered during device selection to ensure that the minimum capacitance specification is met. X7R and X5R type capacitors are recommended; however, Y5V and Z5U capacitors are not recommended for use with any LDO.

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
VIN to GND	–0.3 V to +6.5 V
VOUT to GND	–0.3 V to VIN
EN to GND	–0.3 V to VIN
Storage Temperature Range	–65°C to +150°C
Operating Junction Temperature Range	-40°C to +125°C
Operating Ambient Temperature Range	-40°C to +125°C
Soldering Conditions	JEDEC J-STD-020

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL DATA

Absolute maximum ratings only apply individually; they do not apply in combination. The ADP160/ADP161 can be damaged when the junction temperature limits are exceeded. Monitoring ambient temperature does not guarantee that T_J is within the specified temperature limits. In applications with high power dissipation and poor thermal resistance, the maximum ambient temperature may have to be derated.

In applications with moderate power dissipation and low PCB thermal resistance, the maximum ambient temperature can exceed the maximum limit as long as the junction temperature is within specification limits. The junction temperature (T_J) of the device is dependent on the ambient temperature (T_A) , the power dissipation of the device (P_D) , and the junction to ambient thermal resistance of the package (θ_{JA}) .

Maximum junction temperature (T_J) is calculated from the ambient temperature (T_A) and power dissipation (P_D) using the formula

 $T_J = T_A + (P_D \times \theta_{JA})$

Junction-to-ambient thermal resistance (θ_{JA}) of the package is based on modeling and calculation using a 4-layer board. The junction-to-ambient thermal resistance is highly dependent on the application and board layout. In applications where high maximum power dissipation exists, close attention to thermal board design is required. The value of θ_{JA} may vary, depending on PCB material, layout, and environmental conditions. The specified values of θ_{JA} are based on a 4-layer, 4 inches × 3 inches, circuit board. Refer to JESD 51-7 and JESD 51-9 for detailed information on the board construction. For additional information, see Application Note AN-617, *MicroCSP*TM Wafer Level Chip Scale Package.

 Ψ_{JB} is the junction to board thermal characterization parameter with units of °C/W. Ψ_{JB} of the package is based on modeling and calculation using a 4-layer board. The JESD51-12, *Guidelines for Reporting and Using Electronic Package Thermal Information*, states that thermal characterization parameters are not the same as thermal resistances. Ψ_{JB} measures the component power flowing through multiple thermal paths rather than a single path as in thermal resistance, θ_{JB} . Therefore, Ψ_{JB} thermal paths include convection from the top of the package as well as radiation from the package, factors that make Ψ_{JB} more useful in real-world applications. Maximum junction temperature (T_J) is calculated from the board temperature (T_B) and power dissipation (P_D) using the formula

$$T_J = T_B + (P_D \times \Psi_{\rm JB})$$

Refer to JESD51-8 and JESD51-12 for more detailed information about $\Psi_{\text{JB}}.$

THERMAL RESISTANCE

 θ_{JA} and Ψ_{JB} are specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

Package Type	θ _{JA}	Ψ _{JB}	Unit
5-Lead TSOT	170	43	°C/W
4-Ball, 0.4 mm Pitch WLCSP	260	58	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 4. 5-Lead TSOT, Fixed Output Pin Configuration, ADP160

Table 5. 5-Lead TSOT Pin Function Descriptions, ADP160

Pin No.	Mnemonic	Description
1	VIN	Regulator Input Supply. Bypass VIN to GND with a 1 μ F or greater capacitor.
2	GND	Ground.
3	EN	Enable Input. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. For automatic startup, connect EN to VIN.
4	NC	No Connect. This pin is not connected internally.
5	VOUT	Regulated Output Voltage. Bypass VOUT to GND with a 1 μ F or greater capacitor.




Figure 5. 5-Lead TSOT, Adjustable Output Pin Configuration, ADP161

Table 6. 5-Lead TSOT Pin Function Descriptions, ADP161

Pin No.	Mnemonic	Description
1	VIN	Regulator Input Supply. Bypass VIN to GND with a 1 μ F or greater capacitor.
2	GND	Ground.
3	EN	Enable Input. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. For automatic startup, connect EN to VIN.
4	ADJ	Output Voltage Adjust Pin. Connect the midpoint of the voltage divider between VOUT and GND to this pin to set the output voltage.
5	VOUT	Regulated Output Voltage. Bypass VOUT to GND with a 1 μ F or greater capacitor.





Figure 6. 4-Ball WLCSP Pin Configuration, ADP160


Table 7. 4-Ball WLCSP Pin Function Descriptions, ADP160

Pin No.	Mnemonic	Description
A1	VIN	Regulator Input Supply. Bypass VIN to GND with a 1 μ F or greater capacitor.
B1	EN	Enable Input. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. For automatic startup, connect EN to VIN.
A2	VOUT	Regulated Output Voltage. Bypass VOUT to GND with a 1 μ F or greater capacitor.
B2	GND	Ground.

TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} = 3.8 V, V_{OUT} = 3.3 V, I_{OUT} = 1 mA, C_{IN} = C_{OUT} = 1 μ F, T_A = 25°C, unless otherwise noted.





Rev. 0 | Page 8 of 20




Figure 13. Shutdown Current vs. Temperature at Various Input Voltages




Figure 15. Output Voltage (V_{OUT}) vs. Input Voltage (in Dropout)




Figure 16. Ground Current vs. Input Voltage(V_{IN}) in Dropout




Figure 17. Power Supply Rejection Ratio vs. Frequency, $V_{OUT} = 1.2 V$, $V_{IN} = 2.2 V$




Figure 18. Power Supply Rejection Ratio vs. Frequency, $V_{OUT} = 2.5 V$, $V_{IN} = 3.5 V$






Figure 19. Power Supply Rejection Ratio vs. Frequency, $V_{OUT} = 3.3 V$, $V_{IN} = 4.3 V$








Figure 21. Adjustable ADP161 Power Supply Rejection Ratio vs. Frequency, $V_{\rm OUT}$ = 3.3 V, $V_{\rm IN}$ = 4.3 V






Figure 22. Output Noise vs. Load Current and Output Voltage, $V_{IN} = 5 V$, $C_{OUT} = 1 \mu F$








Figure 24. Load Transient Response, C_{IN} , $C_{OUT} = 1 \ \mu$ F, $I_{LOAD} = 1 \ m$ A to 150 mA, 200 ns Rise Time, CH1 = Load Current, CH2 = V_{OUT}




Figure 25. Load Transient Response, C_{IN} , $C_{OUT} = 1 \ \mu$ F, $I_{LOAD} = 1 \ m$ A to 50 mA, 200 ns Rise Time, CH1 = Load Current, CH2 = V_{OUT}




Figure 26. Line Transient Response, $V_{IN} = 4 V \text{ to } 5 V$, C_{IN} , $C_{OUT} = 1 \mu F$, $I_{LOAD} = 150 \text{ mA}$, $CH1 = V_{IN}$, $CH2 = V_{OUT}$




Figure 27. Line Transient Response, $V_{IN} = 4 V \text{ to } 5 V$, C_{IN} , $-1\mu F$, $C_{OUT} = 10 \mu F$, $I_{LOAD} = 150 \text{ mA}$, $CH1 = V_{IN}$, $CH2 = V_{OUT}$

THEORY OF OPERATION

The ADP160/ADP161 are ultralow quiescent current, low dropout linear regulators that operate from 2.2 V to 5.5 V and can provide up to 150 mA of output current. Drawing only 560 nA (typical) at no load and a low 42 μ A of quiescent current (typical) at full load makes the ADP160 ideal for battery-operated portable equipment. Shutdown current consumption is typically 50 nA.

Using new innovative design techniques, the ADP160 provides ultralow quiescent current and superior transient performance for digital and RF applications. The ADP160 is also optimized for use with small 1 μ F ceramic capacitors.




Figure 28. Internal Block Diagram, Fixed Output with Output Discharge Function




Figure 29. Internal Block Diagram, Adjustable Output with Output Discharge Function

Internally, the ADP160 consists of a reference, an error amplifier, a feedback voltage divider, and a PMOS pass transistor. Output current is delivered via the PMOS pass device, which is controlled by the error amplifier. The error amplifier compares the reference voltage with the feedback voltage from the output and amplifies the difference. If the feedback voltage is lower than the reference voltage, the gate of the PMOS device is pulled lower, allowing more current to pass and increasing the output voltage. If the feedback voltage is higher than the reference voltage, the gate of the PMOS device is pulled higher, allowing less current to pass and decreasing the output voltage.

The adjustable ADP161 has an output voltage range of 1.0 V to 4.2 V. The output voltage is set by the ratio of two external resistors, as shown in Figure 2. The device servos the output to maintain the voltage at the ADJ pin at 1.0 V referenced to ground. The current in R1 is then equal to 1.0 V/R2, and the current in R1 is the current in R2 plus the ADJ pin bias current. The ADJ pin bias current, 10 nA at 25°C, flows through R1 into the ADJ pin.

The output voltage can be calculated using the equation:

 $V_{OUT} = 1.0 V(1 + R1/R2) + (ADJ_{I-BIAS})(R1)$

The value of R1 should be less than 200 k Ω to minimize errors in the output voltage caused by the ADJ pin bias current. For example, when R1 and R2 each equal 200 k Ω , the output voltage is 2.0 V. The output voltage error introduced by the ADJ pin bias current is 2 mV or 0.10%, assuming a typical ADJ pin bias current of 10 nA at 25°C.

Note that in shutdown, the output is turned off and the divider current is zero.


The ADP160/ADP161 also include an output discharge resistor to force the output voltage to zero when the LDO is disabled. This ensures that the output of the LDO is always in a well-defined state, whether it is enabled or not.

The ADP160 is available in 15 output voltage options, ranging from 1.2 V to 4.2 V. The ADP160/ADP161 use the EN pin to enable and disable the VOUT pin under normal operating conditions. When EN is high, VOUT turns on, and when EN is low, VOUT turns off. For automatic startup, EN can be tied to VIN.

APPLICATIONS INFORMATION CAPACITOR SELECTION

Output Capacitor

The ADP160/ADP161 are designed for operation with small, space-saving ceramic capacitors, but functions with most commonly used capacitors as long as care is with regard to the effective series resistance (ESR) value. The ESR of the output capacitor affects stability of the LDO control loop. A minimum of 1 μ F capacitance with an ESR of 1 Ω or less is recommended to ensure stability of the ADP160/ADP161. Transient response to changes in load current is also affected by output capacitance. Using a larger value of output capacitance improves the transient response of the ADP160/ADP161 to large changes in load current. Figure 30 and Figure 31 show the transient responses for output capacitance values of 1 μ F and 10 μ F, respectively.




Input Bypass Capacitor

Connecting a 1 μ F capacitor from VIN to GND reduces the circuit sensitivity to the printed circuit board (PCB) layout, especially when long input traces or high source impedance are encountered. If greater than 1 μ F of output capacitance is required, the input capacitor should be increased to match it.

Input and Output Capacitor Properties

Any good quality ceramic capacitors can be used with the ADP160/ ADP161, as long as they meet the minimum capacitance and maximum ESR requirements. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior over temperature and applied voltage. Capacitors must have a dielectric adequate to ensure the minimum capacitance over the necessary temperature range and dc bias conditions. X5R or X7R dielectrics with a voltage rating of 6.3 V or 10 V are recommended. Y5V and Z5U dielectrics are not recommended due to their poor temperature and dc bias characteristics.

Figure 32 depicts the capacitance vs. voltage bias characteristic of a 0402, 1 μ F, 10 V, X5R capacitor. The voltage stability of a capacitor is strongly influenced by the capacitor size and voltage rating. In general, a capacitor in a larger package or higher voltage rating exhibits better stability. The temperature variation of the X5R dielectric is about ±15% over the -40°C to +85°C temperature range and is not a function of package or voltage rating.



Use Equation 1 to determine the worst-case capacitance accounting for capacitor variation over temperature, component tolerance, and voltage.

$$C_{EFF} = C_{BIAS} \times (1 - TEMPCO) \times (1 - TOL)$$
(1)

where:

*C*_{BIAS} is the effective capacitance at the operating voltage. *TEMPCO* is the worst-case capacitor temperature coefficient. *TOL* is the worst-case component tolerance.

In this example, the worst-case temperature coefficient (TEMPCO) over -40° C to $+85^{\circ}$ C is assumed to be 15% for an X5R dielectric. The tolerance of the capacitor (TOL) is assumed to be 10%, and C_{BIAS} is 0.94 µF at 1.8 V, as shown in Figure 32.

Substituting these values in Equation 1 yields


$$C_{EFF} = 0.94 \ \mu\text{F} \times (1 - 0.15) \times (1 - 0.1) = 0.719 \ \mu\text{F}$$

Therefore, the capacitor chosen in this example meets the minimum capacitance requirement of the LDO over temperature and tolerance at the chosen output voltage.

To guarantee the performance of the ADP160/ADP161, it is imperative that the effects of dc bias, temperature, and tolerances on the behavior of the capacitors are evaluated for each.


ENABLE FEATURE

The ADP160/ADP161 use the EN pin to enable and disable the VOUT pin under normal operating conditions. As shown in Figure 33, when a rising voltage on EN crosses the active threshold, VOUT turns on. When a falling voltage on EN crosses the inactive threshold, VOUT turns off.




As shown in Figure 33, the EN pin has hysteresis built in. This prevents on/off oscillations that can occur due to noise on the EN pin as it passes through the threshold points.

The EN pin active/inactive thresholds are derived from the VIN voltage. Therefore, these thresholds vary with changing input voltage. Figure 34 shows typical EN active/inactive thresholds when the input voltage varies from 2.2 V to 5.5 V.



The start-up and shutdown behavior of the ADP160 is shown in Figure 35 and Figure 36.



CURRENT LIMIT AND THERMAL OVERLOAD PROTECTION

The ADP160/ADP161 are protected against damage due to excessive power dissipation by current and thermal overload protection circuits. The ADP160/ADP161 are designed to current limit when the output load reaches 320 mA (typical). When the output load exceeds 320 mA, the output voltage is reduced to maintain a constant current limit.

Thermal overload protection is included, which limits the junction temperature to a maximum of 150°C (typical). Under extreme conditions (that is, high ambient temperature and power dissipation), when the junction temperature starts to rise above 150°C, the output is turned off, reducing the output current to zero. When the junction temperature drops below 135°C, the output is turned on again and the output current is restored to its nominal value.

Consider the case where a hard short from OUT to ground occurs. At first, the ADP160/ADP161 current limits so that only 320 mA is conducted into the short. If self-heating of the junction is great enough to cause its temperature to rise above 150°C, thermal shutdown activates, turning off the output and reducing the output current to zero. As the junction temperature cools and drops below 135°C, the output turns on and conducts 320 mA into the short, again causing the junction temperature to rise above 150°C. This thermal oscillation between 135°C and 150°C causes a current oscillation between 320 mA and 0 mA that continues as long as the short remains at the output.

Current and thermal limit protections are intended to protect the device against accidental overload conditions. For reliable operation, device power dissipation must be externally limited so junction temperatures do not exceed 125°C.

THERMAL CONSIDERATIONS

In most applications, the ADP160/ADP161 do not dissipate much heat due to their high efficiency. However, in applications with high ambient temperature and high supply voltage to output voltage differential, the heat dissipated in the package is large enough that it can cause the junction temperature of the die to exceed the maximum junction temperature of 125°C.

When the junction temperature exceeds 150°C, the converter enters thermal shutdown. It recovers only after the junction temperature has decreased below 135°C to prevent any permanent damage. Therefore, thermal analysis for the chosen application is very important to guarantee reliable performance over all conditions. The junction temperature of the die is the sum of the ambient temperature of the environment and the temperature rise of the package due to the power dissipation, as shown in Equation 2.

To guarantee reliable operation, the junction temperature of the ADP160/ADP161 must not exceed 125°C. To ensure the junction temperature stays below this maximum value, the user needs to be aware of the parameters that contribute to junction temperature changes. These parameters include ambient temperature, power dissipation in the power device, and thermal resistances between the junction and ambient air (θ_{JA}). The θ_{JA} number is dependent on the package assembly compounds that are used and the amount of copper used to solder the package GND pins to the PCB. Table 8 shows the typical θ_{JA} values of the 5-lead TSOT and the 4-ball WLCSP for various PCB copper sizes. Table 9 shows the typical Ψ_{JB} value of the 5-lead TSOT and 4-ball WLCSP.

Table 8. Typical θ_{JA} Values

		θ _{JA} (°C/W)			
Copper Size (mm ²)	TSOT	WLCSP			
0 ¹	170	260			
50	152	159			
100	146	157			
300	134	153			
500	131	151			

¹ Device soldered to minimum size pin traces.

Ψ _{JB} (°C/W)			
тѕот	WLCSP		
42.8	58.4		

The junction temperature of the ADP160/ADP161 can be calculated from the following equation:

$$T_J = T_A + (P_D \times \theta_{JA}) \tag{2}$$

where:

 T_A is the ambient temperature.

 P_D is the power dissipation in the die, given by

$$P_D = [(V_{IN} - V_{OUT}) \times I_{LOAD}] + (V_{IN} \times I_{GND})$$
(3)

where:

ILOAD is the load current.

 I_{GND} is the ground current.

V_{IN} and V_{OUT} are input and output voltages, respectively.

Power dissipation due to ground current is quite small and can be ignored. Therefore, the junction temperature equation simplifies to the following:

$$T_J = T_A + \{ [(V_{IN} - V_{OUT}) \times I_{LOAD}] \times \theta_{JA} \}$$
(4)

As shown in Equation 4, for a given ambient temperature, inputto-output voltage differential, and continuous load current, there exists a minimum copper size requirement for the PCB to ensure the junction temperature does not rise above 125°C. Figure 37 to Figure 44 show the junction temperature calculations for the different ambient temperatures, load currents, V_{IN} -to- V_{OUT} differentials, and areas of PCB copper.

In the case where the board temperature is known, use the thermal characterization parameter, Ψ_{IB} , to estimate the junction temperature rise (see Figure 45 and Figure 46). Maximum junction temperature (T_I) is calculated from the board temperature (T_B) and power dissipation (P_D) using the following formula:

$$T_J = T_B + (P_D \times \Psi_{JB}) \tag{5}$$

The typical value of Ψ_{JB} is 58°C/W for the 4-ball WLCSP package and 43°C/W for the 5-lead TSOT package.








Figure 37. 500 mm² of PCB Copper, WLCSP, $T_A = 25^{\circ}C$









PCB LAYOUT CONSIDERATIONS

Heat dissipation from the package can be improved by increasing the amount of copper attached to the pins of the ADP160/ADP161. However, as listed in Table 8, a point of diminishing returns is reached eventually, beyond which an increase in the copper size does not yield significant heat dissipation benefits.

Place the input capacitor as close as possible to the VIN and GND pins. Place the output capacitor as close as possible to the VOUT and GND pins. Use of 0402 or 0603 size capacitors and resistors achieves the smallest possible footprint solution on boards where area is limited.




Figure 47. Example of 5-Lead TSOT PCB Layout





Figure 48. Example of 4-Ball WLCSP PCB Layout

OUTLINE DIMENSIONS



ORDERING GUIDE

Model ¹	Temperature Range	Output Voltage (V)	Package Description	Package Option	Branding
ADP160ACBZ-1.2-R7	-40°C to +125°C	1.2	4-Ball WLCSP	CB-4-1	5K
ADP160ACBZ-1.5-R7	-40°C to +125°C	1.5	4-Ball WLCSP	CB-4-1	5L
ADP160ACBZ-1.8-R7	-40°C to +125°C	1.8	4-Ball WLCSP	CB-4-1	5N
ADP160ACBZ-2.1-R7	-40°C to +125°C	2.1	4-Ball WLCSP	CB-4-1	5P
ADP160ACBZ-2.5-R7	-40°C to +125°C	2.5	4-Ball WLCSP	CB-4-1	5Q
ADP160ACBZ-2.75-R7	-40°C to +125°C	2.75	4-Ball WLCSP	CB-4-1	5R
ADP160ACBZ-2.8-R7	-40°C to +125°C	2.8	4-Ball WLCSP	CB-4-1	5S
ADP160ACBZ-2.85-R7	-40°C to +125°C	2.85	4-Ball WLCSP	CB-4-1	5T
ADP160ACBZ-3.0-R7	-40°C to +125°C	3.0	4-Ball WLCSP	CB-4-1	5U
ADP160ACBZ-3.3-R7	-40°C to +125°C	3.3	4-Ball WLCSP	CB-4-1	5V
ADP160ACBZ-4.2-R7	-40°C to +125°C	4.2	4-Ball WLCSP	CB-4-1	6U
ADP160AUJZ-1.2-R7	-40°C to +125°C	1.2	5-Lead TSOT	UJ-5	LDQ
ADP160AUJZ-1.5-R7	-40°C to +125°C	1.5	5-Lead TSOT	UJ-5	LDR
ADP160AUJZ-1.8-R7	-40°C to +125°C	1.8	5-Lead TSOT	UJ-5	LEO
ADP160AUJZ-2.5-R7	-40°C to +125°C	2.5	5-Lead TSOT	UJ-5	LFZ
ADP160AUJZ-2.8-R7	-40°C to +125°C	2.8	5-Lead TSOT	UJ-5	LG0
ADP160AUJZ-3.0-R7	-40°C to +125°C	3.0	5-Lead TSOT	UJ-5	Y2U
ADP160AUJZ-3.3-R7	-40°C to +125°C	3.3	5-Lead TSOT	UJ-5	LG1
ADP160AUJZ-4.2-R7	-40°C to +125°C	4.2	5-Lead TSOT	UJ-5	LGY
ADP161AUJZ-R7	-40°C to +125°C	Adjustable	5-Lead TSOT	UJ-5	LHW
ADP160UJZ-REDYKIT			Evaluation board kit		

¹ Z = RoHS Compliant Part.

©2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08628-0-6/10(0)



www.analog.com