Power MOSFET

-60 V, -2.6 A, Single P-Channel SOT-223

Features

- TMOS7 Design for low R_{DS(on)}
- Withstands High Energy in Avalanche and Commutation Modes

Applications

- Power Supplies
- PWM Motor Control
- Converters
- Power Management

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	-60	V
Gate-to-Source Voltage			V_{GS}	±20	V
Continuous Drain	Steady State	T _A = 25°C	I _D	-2.6	Α
Current (Note 1)		T _A = 85°C		-2.0	
Power Dissipation (Note 1)	Steady State	T _A = 25°C	P _D	2.3	W
Continuous Drain Current (Note 2)	Steady State	T _A = 25°C	I _D	-1.7	Α
Current (Note 2)	State	T _A = 85°C		-1.3	
Power Dissipation (Note 2)		T _A = 25°C	P _D	1.0	W
Pulsed Drain Current	tp =	= 10 μs	I _{DM}	-10.4	Α
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy (V_{DD} = 25 V, V_{G} = 10 V, I_{PK} = 6.7 A, L = 10 mH, R_{G} = 25 Ω)			EAS	225	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Tab (Drain) - Steady State (Note 2)	$R_{\theta JC}$	14	°C/W
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	65	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	150	

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

- 1. When surface mounted to an FR4 board using 1 in. pad size (Cu. area = 1.127 in² [1 oz] including traces)
- When surface mounted to an FR4 board using the minimum recommended pad size (Cu. area = 0.341 in²)




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX	
-60 V	145 mΩ @ –10 V	-2.6 A	

P-Channel






2955 = Device Code L = Location Code WW = Work Week

MARKING DIAGRAM



PIN ASSIGNMENT



ORDERING INFORMATION

Device	Package	Shipping [†]
NTF2955T1	SOT-223	1000/Tape & Reel
NTF2955T3	SOT-223	4000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_J=25°C unless otherwise stated)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$		-60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				66.4		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 \text{ V}, V_{DS} = -60 \text{ V}$	T _J = 25°C			-1.0	μА
			T _J = 125°C			-50	
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} = ±20 V				±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D}$	= -1.0 mA	-2.0		-4.0	V
Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} = -10 \text{ V}, I_{I}$	_D = -0.75 A		145	170	mΩ
		$V_{GS} = -10 \text{ V}, \text{ I}$	_D = -1.5 A		150	180	
		$V_{GS} = -10 \text{ V},$	I _D = -2.4 A		154	185	
Forward Transconductance	9FS	$V_{GS} = -15 \text{ V}, I_D = -0.75 \text{ A}$			1.77		S
CHARGES AND CAPACITANCES							
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f =			492		pF
Output Capacitance	Coss	V _{DS} = 25 V			165		1
Reverse Transfer Capacitance	C _{RSS}				50		
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 10 \text{ V}, V_{DS} = 30 \text{ V},$ $I_{D} = 1.5 \text{ A}$			14.3		nC
Threshold Gate Charge	Q _{G(TH)}				1.2		
Gate-to-Source Charge	Q _{GS}				2.3		
Gate-to-Drain Charge	Q_{GD}				5.2		
SWITCHING CHARACTERISTICS (No	ote 4)		<u>.</u>				
Turn-On Delay Time	t _{d(ON)}	V _{GS} = 10 V, V	_{DD} = 25 V,		11		ns
Rise Time	t _r	$I_D = 1.5 \text{ A, R}$ $R_L = 2$	$_{\rm G}$ = 9.1 Ω 5 Ω		7.6		
Turn-Off Delay Time	t _{d(OFF)}				65		
Fall Time	t _f			38			
DRAIN-SOURCE DIODE CHARACTE	RISTICS				•		•
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 V$	T _J = 25°C		-1.10	-1.30	V
		I _S = 1.5 A	T _J = 125°C		-0.9		
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } dI_S/dt = 100 \text{ A/}\mu\text{s,}$ $I_S = 1.5 \text{ A}$			36		
Charge Time	ta				20		ns
Discharge Time	t _b				16		
Reverse Recovery Charge	Q _{RR}				0.139		nC

 $[\]begin{array}{ll} \text{3. Pulse Test: pulse width} \leq 300 \mu s, \ \text{duty cycle} \leq 2\%. \\ \text{4. Switching characteristics are independent of operating junction temperatures.} \end{array}$

TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature





Figure 4. On-Resistance versus Drain Current and Gate Voltage



Temperature





Figure 6. Drain-to-Source Leakage Current versus Voltage

TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area





Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature

PACKAGE DIMENSIONS

SOT-223 (TO-261) CASE 318E-04 ISSUE K




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.249	0.263	6.30	6.70	
В	0.130	0.145	3.30	3.70	
C	0.060	0.068	1.50	1.75	
D	0.024	0.035	0.60	0.89	
F	0.115	0.126	2.90	3.20	
G	0.087	0.094	2.20	2.40	
Н	0.0008	0.0040	0.020	0.100	
J	0.009	0.014	0.24	0.35	
K	0.060	0.078	1.50	2.00	
L	0.033	0.041	0.85	1.05	
M	0 °	10 °	0 °	10 °	
S	0.264	0.287	6.70	7.30	

STYLE 3:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

SOLDERING FOOTPRINT



ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free LISA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

NTF2955/D