Freescale Semiconductor

Application Note

AN2757 Rev. 1, 08/2004

1 Introduction

This application note describes the "MPC5200_Quick_Start" environment for creating non-operating system applications for the Freescale Semiconductor, Inc. (formerly Motorola) MPC5200 device. The environment includes also an easy-to-use Graphical Configuration Tool (GCT) which simplifies definition of the startup configuration of the MPC5200 on-chip peripherals.

A current version of the Freescale (formerly Motorola) MPC5200_Quick_Start tool is primarily designed for and is integrated with Metrowerks CodeWarrior development tools. There are more tools likely to be supported in the future; see the RELEASE_NOTES.txt file for the up to date list of tools supported by the latest release. In this document, it is assumed the user is already familiar with the target development environment.

All MPC5200 embedded-side code was tested with the Metrowerks CodeWarrior MGT Edition Version 8 and the Freescale (formerly Motorola) Lite5200 (IceCube) evaluation board.

1.1 Features

The MPC5200_Quick_Start is composed of the following components:

- Framework for creating MPC5200 non-operating system applications
 - CodeWarrior Project Stationery (project templates)
 - Startup code enabling boot-from-flash standalone operation of Lite5200
 - Linker command files for various targets (debugging, standalone,...)
 - Interrupt Dispatcher with the support of GCT
- Graphical Configuration Tool
 - Easy-to-use Windows-based application
 - All MPC5200 modules supported except USB (to be supported in future)
 - A graphical representation of all control bits and bit-fields of supported peripheral modules
 - Generates constants to be directly written to the MPC5200 control registers
- MPC5200 Peripheral Modules Initialization Code
 - Applies GCT-created configuration to the MPC5200 peripheral registers
 - Optionally initializes the MPC5200 device before the main() is entered

Table of Contents

ropic Page
Section 1 Introduction1
Section 2 Installation2
Section 3 Your first "Hello World" application3
Section 4 MPC5200 Quick Start Projects5
Section 5 Application Framework9
Section 6 Graphical Configuration Tool15
Section 7 Module Initialization Code42
Section 8 Sample Applications43
Section 9 MPC5200 BSP44
Section 10 Conclusion45



1.2 Suggested Reading

Before starting with MPC5200 programming, it is recommended the user gets familiar with 32-bit PowerPC architecture and G2_LE PowerPC core implementation. The following books are freely available from Freescale (formerly Motorola) Literature Distribution Center in the PDF form.

- Programming Environments Manual for 32-Bit Implementations of the PowerPC Architecture (MPCFPE32B/AD) —
 Describes resources defined by the PowerPC architecture.
- G2 Core Reference Manual (G2CORERM/D) Describes the G2_LE core used in MPC5200

There are also several Application Notes related to the MPC5200 device:

- AN2551: MPC5200 Startup Code.
- AN2604: Introduction to BestComm.
- AN2458: MPC5200 Local Plus Bus Interface.

2 Installation

The MPC5200_Quick_Start tool setup pack is distributed as a single self-extracting executable file. Before installing, the Microsoft Internet Explorer 5.5 or higher must be installed on the host computer. It may also be an advantage if the CodeWarrior MGT edition is installed before the MPC5200_Quick_Start installation. The Quick Start project stationery is then installed and integrated directly into the CodeWarrior Environment.

After the MPC5200_Quick_Start is installed, **before any project or sample application is opened in the CodeWarrior**, the path to the MPC5200_Quick_Start source code must be registered in the CodeWarrior Development Environment. Unfortunately, this step can not be automated in the installation process and must be done manually by the user. The actions required are specified in detail in the "doc\todo_CW.txt" file and are also briefly described in the following section.

2.1 Configuring CodeWarrior IDE

The following procedure registers the MPC5200_Quick_Start source code path in the CodeWarrior Integrated Development Environment (IDE). This path is used by all projects created from MPC5200_Quick_Start Stationery as well as by all sample applications.

- Launch the CodeWarrior IDE and select menu "Edit / Preferences". The "IDE Preferences" dialog window should appear.
- 2. Select "Source Trees" panel in the left-hand side "IDE Preferences Panels" list as displayed in Figure 1.
- In the "Name" box, type (exactly) the string "MPC5200_Quick_Start Source" (there is a space before the "Source" word).
- 4. In the "Type" drop-down list, select the "Absolute Path" type.
- 5. Click on the "Choose" button and locate the "src" folder in the MPC5200_Quick_Start installation directory. This can be for example the "C:\Program Files\Freescale (formerly Motorola)\MPC5200_Quick_Start r1.0\src"
- Click the "Add" button, the path specified above should be added to the list.
- 7. Click "OK" to finish

2

3




Figure 1. CodeWarrior IDE Preferences Window

3 Your first "Hello World" application

After the MPC5200_Quick_Start is installed, run the CodeWarrior Development Environment and select menu "File / New". The MPC5200_Quick_Start Stationery should appear in the list of available project templates.




Figure 2. CodeWarrior Project Stationery

Select the MPC5200_Quick_Start Stationery and create project using any of the three available project templates (Figure 2). When a new project is loaded into the CodeWarrior workspace, double click the "main.c" file item in the project tree to open the file in the editor window. A typical "Hello World" application code is prepared by default (Figure 3).




Figure 3. Quick Start Project Templates

By default, all the embedded-side code of MPC5200_Quick_Start supports the Metrowerks WireTAP CCS BDM (COP) interface, which is also the default interface included with the Lite5200 board. A different BDM interface can be selected in the project settings window after pressing the Alt+F7 key (Figure 5).




Figure 4. Hello World Application in CodeWarrior

The "Hello World" application sends its output to the "console" which is initially configured as a PSC1 UART serial line of speed 115200 bps, no-parity, one stop bit. It will be described later in this document how to use the MPC5200 Graphical Configuration Tool to re-configure the PSC1 console parameters.

Use the null-modern cable to interconnect the PSC1 RS232 port of the Lite5200 with the COM port on the host PC. Then run the console terminal application (e.g. Hyperterminal for Microsoft Windows), configure the COM port for 115200-N-8-1 and open it.

The "jumper" switches on the Lite5200 board should be set in their default factory positions, otherwise there is a risk the MPC5200 Peripheral clock would run on frequency the "Hello World" application is not aware of. In that case a serial baud rate of the PSC1 interface would not match the COM port settings on a PC side and no output would be displayed on a console window.

5




Figure 5. CodeWarrior Remote Debugging Options (Selecting BDM Interface)

The "Hello World" application can be build by pressing the F7 key in the CodeWarrior IDE. The build process should finish with no errors and warnings. If everything goes well, pressing the F5 key should run the application under the CodeWarrior debugger. The Lite5200 board is first configured over the BDM, the SDRAM memory is automatically enabled and the compiled application executable is downloaded into the Lite5200 memory. Then the application is started and the execution is halted at the default breakpoint on the first line of the main() function.

When the F5 key is pressed again, the execution resumes and the "Hello World" output should be sent over the serial line and displayed on the console window.

It will be a subject of the following sections to describe the MPC5200_Quick_Start framework, Graphical Configuration Tool, project templates and other details briefly mentioned during work with the "Hello World" application.

4 MPC5200 Quick Start Projects

This section describes different kinds of CodeWarrior projects that can be created using the project templates available in the MPC5200_Quick_Start tool.

4.1 Project Stationery and Templates

Project template can be viewed as a completely prepared and configured project whose copy is saved under custom name and is used as a starting point for user's own development. Such a copying is done automatically by CodeWarrior when the user selects the project template and specifies a new project name (see Figure 2 and Figure 3). A set of different project templates grouped together is called a "Project Stationery". Currently, there are three project templates in the MPC5200_Quick_Start Stationery, differing in the BestComm DMA microcode image and DMA tasks availability:

- **DMA_Custom** there is an empty DMA microcode image by default. The user is responsible for creating his own set of tasks, building the DMA microcode and adding task C-API source files to the project. The Graphical Configuration Tool and BestComm Configuration Tool can be used to help implementing the DMA functionality.
- DMA_ImageRtos1 the precompiled "RTOS1" DMA image is included in the project. C-API files for all RTOS1 tasks
 are already included in the project and the DMA image can not be further configured by BestComm Configuration Tool.
 All MPC5200_Quick_Start sample applications are based on this template.
- DMA_ImageRtos2 same as the one above except that the "RTOS2" image is used. This image contains slightly
 modified set of DMA tasks. See BestCommAPIUserGuide.pdf document for more details about the RTOS1 and RTOS2
 images.

AN2757 MPC5200 Quick Start and Graphical Configuration Tool

4.2 Project Targets

Except the BestComm and DMA functionality, all three project templates in the MPC5200_Quick_Start Stationery are identical. This section describes the project targets available in each project and how to use the targets to debug or to prepare a standalone application.

A project "Target" is in fact a named and saved configuration of project, including the set of files to compile, actual settings of the compiler/linker and settings of the debugger environment. The following targets are available in each MPC5200_Quick_Start project:

- RAM Debug This target is primarily used for debugging of the embedded application over a BDM link. The
 CodeWarrior debugger uses the BDM interface to prepare the Lite5200 system (Clocks, SDRAM memory,...) and
 downloads the application executable directly into the RAM for debugging.
- ROM Image This target can be used for debugging without BDM interface or to deploy applications to firmware-based systems. The application is compiled into a compact self-extracting executable image (relocatable), which can be loaded and started by the Lite5200 firmware (e.g. dBug). The firmware is typically capable of loading the image over ethernet network using a TFTP protocol and of saving the image into the non-volatile memory. In case of debugging, the image is typically downloaded and run manually using the firmware console commands. When making an application standalone, the firmware can be configured to run the image automatically after the system boots up.

When the image is run (by jumping to its base address), it relocates itself into operational RAM and begins execution of its main() program. Memory relocation typically means the firmware's variables and exception vectors are lost and firmware operation can not resume if the application ever finishes.

NOTE

As the MPC5200 system is not in the post-reset state when running an application of the "ROM Image" target, it is **highly recommended** to enable the "**Generate all register values**" setting in the GCT options. Otherwise, the GCT saves modified (non-reset value) register values only into the "appconfig.h" file. And as the firmware configures some modules for its own use there is a risk the modules are only partially re-configured by the Quick Start initialization code. See Section 6.4, GCT Options for more details.

• Standalone BL - After an application is debugged using one of the targets described above, the "Standalone BL" target can be used to compile a standalone executable image. When this image is programmed to the Lite5200 Flash memory starting at Flash address 0 the application is ready for "boot-low" standalone operation not requiring any firmware. The startup code takes care of relocating the Flash memory to the end of the address space (0xFF000000), initializing SDRAM controller and SDRAM memory from address 0x00000000, relocating the code and starting the main() from RAM.

As the Lite5200 comes with the dBug firmware as a "boot-high" option by default (at address 0xFFF00000), the application image built with "Standalone BL" target can co-exist with the firmware. The user selects the "boot-low" or "boot-high" option using a jumper switch on the Lite5200 board.

	RAM Debug	ROM Image	Standalone BL
SDRAM Memory	Set up by debugger	Set up by firmware	Set up by application itself
Flash Memory	Not used	Not required (can be used by firmware to store the image)	Used for boot-low at address 0x00000000. Later relocated to 0xFF000000
Code Execution	From SDRAM only	Starts wherever the ROM Image is based, continues in SDRAM	Starts in Flash, continues in SDRAM
Executable Name	ramdebug.elf / ramdebug.mot	romimage.elf / romimage.mot	runram_bl.elf / runram_bl.mot
Entry Point	start	offset 0 of the image	Boot-low: 0x00000100 (reset)
Prefix File Macro	TARGET_RAMDEBUG	TARGET_ROMIMAGE	TARGET_RUNRAM

Table 1. Comparing MPC5200_Quick_Start Targets

AN2757 MPC5200 Quick Start and Graphical Configuration Tool

7

4.3 Making the Application Standalone

Once the application is debugged using the "RAM Debug" or "ROM Image" targets, it can be re-built using the "Standalone BL" target and programmed into the non-volatile Flash memory for a standalone operation. The following sections will briefly describe how to use the CodeWarrior's Flash Programmer to achieve the standalone operation.

4.3.1 Lite5200 Boot Process

After the system reset signal is de-asserted, the MPC5200 boot process begins at one of the two addresses 0x00000100 or 0xFFF00100 in the Boot CS space. The address selection depends on the state of the "B H/L" board configuration jumper:

- Boot-Low at address 0x00000100 with an exception prefix set to 0x00000000 (MSR.IP bit cleared).
- Boot-High at address 0xFFF00100 with an exception prefix set to 0xFFF00000 (MSR.IP bit set).

After the Lite5200 board reset is released, the Boot CS space is mapped to the small area of non-volatile Flash memory at one of the two addresses. It is a responsibility of the boot code to enable the rest of the Flash space and to remap the Flash space using CS0 signal. The CS0 signal shares the physical pin with the Boot CS while using a different address-mapping registers. Using the CS0 signal, even the Flash-running code is capable of remapping its own Flash space to the area not-overlapping with the future RAM space. As the last step, the SDRAM controller and the RAM memory should be enabled and a code should be relocated from Flash to RAM for execution.

The startup code of the MPC5200_Quick_Start "Standalone BL" target performs all the steps described above to prepare the Lite5200 board for running the application. By default, a firmware is factory-programmed at the end of non-volatile Flash memory for the "boot-high" mode. The "Standalone BL" target uses "boot-low" mode so application may co-exist with the firmware code in the Flash memory. Setting the "B H/L" jumper to the "boot-low" or "boot-high" option selects either an application or a firmware for an execution. See also the Section 5.3, *Startup Code* later in this document.

4.3.2 CodeWarrior Flash Programmer

CodeWarrior Flash Programmer is an application which can be used to program a target Flash memory over the BDM interface. In theory, the Flash Programmer performs the following tasks:

- Uses the CodeWarrior debugger initialization file to reset and set up the MPC5200 target over BDM (see Section 5.2.3, Debugger Initialization Files)
- Uses the BDM interface to download a Flash burning algorithm (a driver) suitable for the Flash memory selected by the
- Uses the BDM interface to instruct a driver to perform requested operation (Flash Blank Check, Sector Erase, Memory Write). When any data are needed to be passed to the driver, it is downloaded by the BDM interface as well.

As all the operations, including the system reset, are performed by the Flash Programmer over a BDM interface, the target MPC5200 does not need to be in known state prior programming. The Flash Content may even be totally corrupted while the Flash Programmer can still re-program it.

To make the "Standalone BL" application really standalone, select menu "Tools / Flash Programmer" in the CodeWarrior IDE. In the Flash Programmer window (Figure 6), first press the "Load Settings..." button and load the "flash_prog.xml" file located in the "sample_applications\CodeWarrior\Lite5200" folder within the MPC5200_Quick_Start installation folder (typically "C:\Program Files\MPC5200_Quick_Start").

On the first "**Target Configuration**" page, the user specifies the debugger configuration file to be used to initialize the target system. As the Flash Programmer was invoked with the CodeWarrior Project and "Standalone BL" target active, the default Debugger Configuration file for the target will be used (see Section 5.2.3, *Debugger Initialization Files*).

The "Target Memory Buffer Address" and "Size" define the RAM memory area used by the Flash Programmer for its operation. Note that addresses loaded from "flash_prog.xml" configuration file specify a post-reset location of the MPC5200 Static RAM memory, which is always valid and there is no need to use SDRAM memory.




Figure 6. CodeWarrior Flash Programmer: "Target Configuration"




Figure 7. CodeWarrior Flash Programmer: "Flash Configuration"

The second "Flash Configuration" page of the Flash Programmer (Figure 7) shows the type and address of the Flash device to be programmed. For the Lite5200, the proper device "AM29LV065D" is set already by loading the "flash_prog.xml" configuration file. A "Flash Memory Base Address" should be set to 0xFF000000, which is the address assigned to the Flash (CS0) memory space by the script in the Debugger Configuration File (Section 5.2.3, Debugger Initialization Files).

On the third "**Program / Verify**" page of the Flash Programmer (Figure 8), it is possible to specify an s-record file (.mot) to be programmed and to perform the Flash programming itself. However, before programming the Flash memory, it should be first checked whether the Flash sectors to be programmed are blank (erased). Go to the fourth "**Erase / Blank Check**" page of the Flash Programmer, select Flash sectors to be checked and press "**Blank Check**" or "**Erase**" button. The amount of memory (a number of sectors) to be checked or erased depends on the size of the s-record file to be programmed. The s-record file can be examined with a text editor - the last S3-record gives an information about how long the image is (see Figure 9). In the case of the "Hello World" application created in Section 4, the S-record is about 0x9400 bytes long.

AN2757 MPC5200 Quick Start and Graphical Configuration Tool




Figure 8. CodeWarrior Flash Programmer: "Program / Verify"



Figure 9. Examining the Image SIze in the S-Record File

Back on the "**Program / Verify**" page in the Flash Programmer, specify a path to the s-record file to be programmed ("runram_bl.mot" for the "Standalone BL" target) and press the "**Program**" button. If BDM interface is properly connected and the Lite5200 device is powered on, the Flash Programmer "**Status**" line should display the progress of the operation. The "**Show Log**" button can be used to display a detailed report of a Flash programming operation.

Now when the "B H/L" jumper switch is set to the "boot-low" option on the Lite5200 board, the "Standalone BL" application is ready for booting from the Flash memory.

5 Application Framework

This section describes the content and the key parts of each MPC5200_Quick_Start-based project.

In the CodeWarrior project tree window, a project can be seen logically divided into a tree-like structure of virtual "folders" and project files (Figure 10). The following subsections will describe each project item in detail.




Figure 10. Project Content

5.1 Application Configuration Files

The "Application Config" project folder contains two project header files, physically located in the "ApplicationConfig" subdirectory within a project folder on a hard disk.

- The "configure.h" file is included by the Freescale (formerly Motorola) MPC5200 BSP source files (see Section 9, MPC5200 BSP). For the BSP-only applications, this file can define parameters of the PSC1 console and several macros for the MPC5200 clock frequency calculations. This file is superseded by the "appconfig.h" file in the Quick Start applications and is not used at all.
- The "appconfig.h" file is the main application configuration file for the Quick Start-based applications. It contains the initialization values of all important control registers for each MPC5200 peripheral module the user wants to configure. The Graphical Configuration Tool can be used to edit the content of this file graphically. See Section 6, Graphical Configuration Tool for more details.

5.2 System Configuration Files

The "System Config" project folder contains startup files, linker command files, prefix files and some CodeWarrior configuration files required by the Quick Start project. All these files are physically located in the "SystemConfig" sub-directory within a project folder on a hard disk. The files are described in the following sections.

5.2.1 Prefix Files

Prefix file is an standard C header file included by default into every C file being compiled. A prefix file can be specified among other C compiler settings globally for all the C files in the project. When set, a prefix file behaves exactly like it is included using an #include directive at the beginning of each C file of the project.

In the Quick Start, there is a different prefix file for each project target. All prefix files are located in the "SystemConfig" subdirectory of the project folder. Each prefix file defines its macro (e.g. TARGET_RAMDEBUG in "RAM Debug" target), using which a source code identifies the target it is being compiled for. See Table 1 for prefix file-defined macros of each target.

5.2.2 Linker Command Files

Linker Command File is processed by the linker when it is placing code and data segments to specific memory locations. The linker command file defines memory areas by the means of base address and size and assigns a code and data segments declared by the C compiler into those areas.

In MPC5200_Quick_Start, there is a separate Linker Command File for each project target. All Linker Command Files are located in the SystemConfig sub-directory of the project folder on the disk. In each target, the file defines the location of the exception

AN2757 MPC5200 Quick Start and Graphical Configuration Tool

vectors, placement of code and variables into RAM and defines a software stack of a reasonable size (256kB). The Linker Command File syntax used in CodeWarrior is described in the "*Targeting Embedded PPC*" User Manual located in the CodeWarrior "*Help\PDF*" folder.

Unlike the linkers from other vendors, CodeWarrior's Linker Command File syntax does not support the "AT" or "LOAD" directives which are typically used when building a compact "image" suitable for writing into non-volatile memory. Instead of this feature, there is a "Generate ROM Image" check box in the CodeWarrior linker settings. With this option enabled, when the linking is finished, the linker walks through all initialized memory sections and puts them one after one starting at the specified ROM-image address. Simultaneously, it generates a special array of data structures in which the original and ROM-image addresses are specified for each such section.

In the MPC5200 Quick Start, there are two targets that make use of the "Generate ROM Image" feature of the linker.

- The "ROM Image" target uses this feature to build an self-extracting image, which can be run by the firmware code. In a startup code of the image, the image uses the information from the CodeWarrior Linker-generated descriptor array and copies all memory sections from the ROM Image to the destination addresses in RAM.
- The "Standalone BL" target uses this feature similarly like the "ROM Image", except that the SDRAM controller and SDRAM memory are initialized before the ROM Image is extracted. See Section 4.3.1, *Lite5200 Boot Process* for more details.




Figure 11. Project Linker Settings

5.2.3 Debugger Initialization Files

Debugger initialization and configuration files are used by the CodeWarrior whenever it is about to connect to the board over a BDM interface. There are two kinds of Debugger files, both selected for each project target in the project settings window (Figure 12).

- Target Initialization File: uses very simple language to initialize the PowerPC core registers and MPC5200 memory-mapped control registers. Typically, its job is to configure Flash access space, SDRAM controller and SDRAM memory before the Debugger downloads the application for debugging or before a Flash Programmer begins its operation.
- Memory Configuration File: describes the memory area of the target system. Using a simple language, the memory regions can be declared as Read/Write, Read Only or No-Access. A CodeWarrior Debugger uses the information from this file when it is about to display the content of a memory or memory-mapped registers. This file is applied also when processing a Target Initialization File, so the memory locations accessed by script in the Target Initialization File must also be defined as valid (Read/Write) in the Memory Configuration File being used.

There are two Target Initialization files available in the MPC5200_Quick_Start. The first one is used by all projects and project targets:

• **init_ram.cfg** - initializes Flash memory space to be in range 0xFF000000...0xFFFFFFFF; initializes SDRAM controller for 64MB RAM memory starting at address 0x00000000 and enables the PowerPC Core time-base counter (TB special purpose register).

AN2757 MPC5200 Quick Start and Graphical Configuration Tool

Application Framework

• **init_flashonly.cfg** - initializes only the Flash and TB counter only. Can be used with Flash Programmer as it does not require SDRAM memory to be valid (it uses MPC5200 static RAM for its operation).

There are two Memory Configuration Files in the MPC5200_Quick_Start. The first one is used by all projects and project targets:

- mmap_ram.mem defines the memory area for 64MB of SDRAM starting at address 0x00000000, memory area of 16MB Flash memory starting at address 0xFF000000 and two memory areas for MPC5200 memory-mapped registers. One such area is based at address 0x80000000, which is the reset value of the MBAR peripheral-base address register. This address is used by the script in the Target Initialization File. The second memory-mapped registers area is opened for MBAR at 0xF0000000, which is the default operational location of MBAR in Quick Start applications. The MBAR base is defined in the "appconfig.h" configuration file and can be set by the Graphical Configuration Tool. For proper operation of the CodeWarrior debugger, the "mmap_ram.mem" file should be updated any time the MBAR is assigned different value in GCT. See Section 6.6.2, MPC5200 Core (CORE) for more details.
- mmap_fbl.mem is similar to the "mmap_ram.mem" above, with the exception that Flash memory is defined to start at address 0x00000000 and SDRAM memory is not used. This Memory Configuration file can be used when debugging the Flash-based "boot-low" applications directly from the Flash memory.




Figure 12. Debugger Settings

5.3 Startup Code

Startup code is a key part of each MPC5200_Quick_Start project. It is implemented in the source files located in the "SystemConfig" sub-directory of the project folder on a hard disk.

- **startup.c** contains the __start global entry point. The __start function is relocatable, which means it can be run from any location and its purpose is to call several other subroutines to initialize the PowerPC Core registers, initialize board and memory, initialize EABI registers and stack pointer, relocate the code from flash ROM Image into a proper RAM destination, jump to the RAM location and continue by invoking the main() function.
- board.c contains __reset exception handler, which invokes the __start startup code. It also contains some hardware-specific operations like enabling the Flash memory in CS0 space at address 0xFF000000 and preparing the SDRAM or DDRAM memory. In the case of DDRAM, the functional tap-delay value is also detected.
- ppc_eabi_init.c contains functions to initialize or free the C++ environment (if used) and to call __pre_main() and __post_main() user functions.
- appconfig.c this file contains a default implementation of the __pre_main() and __post_main() functions. In the MPC5200_Quick_Start, the __pre_main() function can be configured by Graphical Configuration Tool to perform automatic initialization of MPC5200 peripheral modules before the main() function is entered.

AN2757 MPC5200 Quick Start and Graphical Configuration Tool

5.4 Interrupt Dispatcher

The Interrupt Dispatcher is a "thin" piece of software layer which handles all exceptions generated by the MPC5200 system, saves the EABI context and calls the user-supplied exception service routine.

For the case of external interrupts (External Interrupt, Critical Interrupt, System Management Interrupt) the Dispatcher is also capable of decoding an interrupt source which needs to be serviced with highest priority and of invoking the user-supplied service routine. Interrupt service routines can be assigned to each peripheral interrupt source either dynamically in run-time or statically using the "appconfig.h" file and the Graphical Configuration Tool. The user may also want to save Floating-Point context and to re-enable the Floating Point unit before passing an execution to the selected interrupt service routines.

In other words, the Interrupt Dispatcher effectively hides the differences between various peripheral interrupt sources of the MPC5200 and it makes the interrupt handling easy and straightforward. The Interrupt Dispatcher is also natively supported by the Graphical Configuration Tool. At each peripheral module configuration page, it is possible to specify an interrupt service routine, assign an interrupt source priority and mask or unmask the interrupt source. For more information, see the Section 6.6.6, Interrupt Controller (SIM / ICTL).

The Interrupt Dispatcher is implemented in the following files, all located in the "SystemConfig" subdirectory of the project folder on a hard disk.

- vectors.asm this file contains Reset exception "handler" (a branch to __reset in the "board.c" file) and
 prologue/epilogue code for all other PowerPC exceptions. Prologue and epilogue code take care of saving volatile EABI
 registers and exception return address onto the software stack and of invoking a user-supplied exception handler
 routine.
- **interrupt.c** this file implements an Interrupt Dispatcher functionality as described above in this section. When the Interrupt Dispatcher is used, the three external exceptions in *vectors.asm* are hard-routed to the handlers supplied in the *"interrupt.c"* file

5.5 BSP Source Code

The MPC5200_Quick_Start is based on original Freescale (formerly Motorola) BSP (Board Support Package) code for the MPC5200. To maintain compatibility with older BSP-based applications, the most of the BSP source files are included in each project created using the MPC5200_Quick_Start Stationery. All BSP files are physically located in the "src\support\bsp" folder in the MPC5200_Quick_Start installation. In the CodeWarrior project, all the BSP files used can be found in the "BSP" virtual project folder.

Section 9, MPC5200 BSP gives a brief overview of the BSP code reuse in the MPC5200 Quick Start applications.

5.6 DMA Files

Each MPC5200_Quick_Start project includes a BestComm DMA microcode image as well as a set of the C source files implementing a DMA tasks API. As described in the Section 4.2, *Project Targets*, there are three project templates in the MPC5200_Quick_Start Stationery differing only just by the DMA code.

- The projects created using the *DMA_ImageRtos1* or *DMA_ImageRtos2* project templates include all required DMA source files by default. The source code files can be found in the "DMA RTOS 1" or "DMA RTOS 2" virtual project folders in the project tree.
- The project created using the DMA_Custom project template includes only the source files containing the (empty) DMA microcode image. In this case the external tools (e.g. BestComm Configuration Tool) are used to build a DMA image and task C API files. It is then the user's responsibility to add all generated source files to the CodeWarrior project.

In any case, the DMA files are located in the "dma_image" subdirectory of the project folder on the disk.

5.7 Quick Start Source Code

The last group of files included in all MPC5200_Quick_Start projects contains the source files implementing the low-level initialization code for each MPC5200 peripheral module. All files are located in the "QS" virtual project folder in the CodeWarrior project tree.

In addition to several system files, there is a pair of ".c" and ".h" files for each MPC5200 peripheral module. The following table briefly describes the content of the "QS" source files.

Table 2. Quick Start Source Files

gs_version.h Defines Quick Start version macros Defines Suick Start version macros Defines System macros used in Quick Start applications (QSTRACE, QSASSERT,). Also defines a key locti() "system call" described in Section 7, Module Initialization Code qs_arch.h Defines the memory map, special register bit values and other architecture-dependent macros for the target device (currently, only the MPC5200 is supported). qs_arch.c Implements an architecture-dependent code which was not made "inlined" in qs_arch.h qs_ata.h, qs_ata.c ATA Controller support (includes ATA Hard Drive detection functions) qs_core.h, qs_core.c PowerPC Core Initialization Code qs_cdm.h, qs_cdm.c Clock Distribution Module support qs_fec.h, qs_fec.c Fast Ethernet Controller support qs_qpio.h, qs_gpio.c General Purpose I/O Module support qs_gpt.h, qs_gpt.c General Purpose Timers support qs_jpt.h, qs_jpt.c qs_jpt.h, qs_ipt.c Interrupt Controller support qs_jpt.h, qs_ipt.c qs_pci.h, qs_ipt.c Interrupt Controller support qs_pci.h, qs_ipt.c qs_pci.h, qs_mscan.c qs_pci.h, qs_pci.c qs_pci.h, qs_pci.c PCI Local Bus Controller support (includes port) to the low-level driver, see the mscan_demo sample application for the low-level driver usage) qs_pci.h, qs_psc.c qs_pci.h, qs_psc.c Programmable Serial Controller support qs_pci.h, qs_rtc.c qs_sdran.h, qs_adma.c gs_sdran.h, qs_sdran.c SDRAM Controller support qs_sdran.h, qs_sdran.c SDRAM Controller support qs_sdran.h, qs_sdran.c SDRAM Controller support (includes TAP-delay detection code for DDRAM memories) qs_sdran.h, qs_sdran.c SDRAM Controller support qs_sdran.h, qs_sdran.c SDRAM Controller support qs_sdran.h, qs_spi.c Serial Peripheral Interface support placeholder for the future USB support implementation. USB is not supported by the current version of MPC5200_Quick_Start	File Name	Description	
Defines system macros used in Quick Start applications (QSTRACE, QSASSERT,). Also defines a key locti() "system call" described in Section 7, Module Initialization Code qs_arch.h Defines the memory map, special register bit values and other architecture-dependent macros for the target device (currently, only the MPC5200 is supported). qs_arch.c Implements an architecture-dependent code which was not made "inlined" in qs_arch.h qs_ata.h, qs_ata.c ATA Controller support (includes ATA Hard Drive detection functions) qs_core.h, qs_core.c qs_edm.h, qs_edm.c Glock Distribution Module support qs_fec.h, qs_fec.c qs_epic.h, qs_gpic.c qs_epic.h, qs_gpic.c qs_epic.h, qs_gpic.c qs_epic.h, qs_izc.c qs_epic.h, qs_izc.c qs_ipic.h, qs_izc.c qs_ipic.h, qs_ipic.c qs_ipic.h, qs_ipic.c qs_ipic.h, qs_ipic.c qs_pc.h, qs_pc.c qs_mscan.h, qs_mscan.c qs_pci.h, qs_pci.c qs_p	qs.h		
Also defines a key iocti() "system call" described in Section 7, Module Initialization Code qs_arch.h Defines the memory map, special register bit values and other architecture-dependent macros for the target device (currently, only the MPC5200 is supported). qs_arch.c Implements an architecture-dependent code which was not made "inlined" in qs_arch.h qs_ata.h, qs_ata.c ATA Controller support (includes ATA Hard Drive detection functions) qs_core.h, qs_core.c qs_edm.h, qs_edm.c Clock Distribution Module support qs_efec.h, qs_fec.c Fast Ethernet Controller support qs_epi.h, qs_gpi.c General Purpose I/O Module support qs_gpt.h, qs_gpi.c qs_eictl.h, qs_ictl.c Interrupt Controller support qs_ictl.h, qs_ictl.c Interrupt Controller support qs_ipbi.h, qs_ipbi.c qs_pc.h, qs_ipc.c Local Plus Bus Controller support qs_mscan.h, qs_mscan.c qs_mscan.h, qs_mscan.c qs_pci.h, qs_pci.c PCI Local Bus Controller support (includes complete msCAN low-level driver, see the mscan_demo sample application for the low-level driver usage) qs_pci.h, qs_pci.c PCI Local Bus Controller support (includes PCI database lookup functions) qs_pci.h, qs_psc.c Programmable Serial Controller support qs_scan.h, qs_psc.c Programmable Serial Controller support qs_sdma.h, qs_sdma.c BestComm Module support qs_sdma.h, qs_sdma.c SDRAM Controller support (includes TAP-delay detection code for DDRAM memories) qs_scan_dflits.h Lite5200 board default values for SDRAM Controller qs_slt.h, qs_spi.c Serial Peripheral Interface support Placeholder for the future USB support implementation. USB is not supported by the current version of MPC5200_Quick_Start	qs_version.h	Defines Quick Start version macros	
macros for the target device (currently, only the MPC5200 is supported). qs_arch.c Implements an architecture-dependent code which was not made "inlined" in qs_arch.h qs_ata.h, qs_ata.c ATA Controller support (includes ATA Hard Drive detection functions) qs_core.h, qs_core.c PowerPC Core Initialization Code qs_cdm.h, qs_cdm.c Clock Distribution Module support qs_fec.h, qs_fec.c Fast Ethernet Controller support qs_qpio.h, qs_gpio.c General Purpose I/O Module support qs_gpt.h, qs_gpt.c General Purpose Timers support qs_izc.h, qs_izd.c Interrupt Controller support qs_ictl.h, qs_ictl.c Interrupt Controller support qs_ipb.h, qs_ipb.c IPBI (Memory Map) Module support qs_ipc.h, qs_lpc.c qs_mscan.h, qs_mscan.c qs_pci.h, qs_pci.c qs_pci.h, qs_pci.c qs_pci.h, qs_pci.c PCI Local Bus Controller support (includes complete msCAN low-level driver, see the mscan_demo sample application for the low-level driver usage) qs_pci.h, qs_pci.c qs_pci.h, qs_pci.c PCI Local Bus Controller support (includes PCI database lookup functions) qs_pcidb.h Content of PCI database (PCI vendor and PCI device names) qs_pci.h, qs_psc.c Real Time Clock Module support qs_strc.h, qs_rtc.c qs_sdma.h, qs_sdma.c qs_sdram.h, qs_sdma.c qs_sdram.dflts.h Lite5200 board default values for SDRAM Controller qs_spi.h, qs_psi.c Slice Timer Module support qs_usb.h, qs_spi.c Placeholder for the future USB support implementation. USB is not supported by the current version of MPC5200_Quick_Start	qs_system.h	Also defines a key ioctl() "system call" described in Section 7, Module Initialization	
ATA Controller support (includes ATA Hard Drive detection functions) qs_core.h, qs_core.c qs_core.h, qs_core.c PowerPC Core Initialization Code qs_cdm.h, qs_edm.c Clock Distribution Module support qs_fec.h, qs_fec.c Fast Ethernet Controller support qs_qpio.h, qs_gpio.c General Purpose I/O Module support qs_jpt.h, qs_gpt.c qs_jzc.h, qs_izc.c Ilec Controller support qs_ictl.h, qs_ictl.c Interrupt Controller support qs_ipbi.h, qs_ipbi.c IPBI (Memory Map) Module support qs_ipc.h, qs_lpc.c Local Plus Bus Controller support qs_mscan.h, qs_mscan.c qs_pci.h, qs_pci.c PCI Local Bus Controller support (includes complete msCAN low-level driver, see the mscan_demo sample application for the low-level driver usage) qs_pci.h, qs_pci.c PCI Local Bus Controller support (includes PCI database lookup functions) qs_psc.h, qs_psc.c Programmable Serial Controller support qs_pt.c.h, qs_rtc.c Real Time Clock Module support qs_sdma.h, qs_sdma.c qs_sdmam.h, qs_sdram.c SDRAM Controller support (includes TAP-delay detection code for DDRAM memories) qs_sdram_dfits.h Lite5200 board default values for SDRAM Controller qs_spi.h, qs_spi.c Serial Peripheral Interface support Placeholder for the future USB support implementation. USB is not supported by the current version of MPC5200_Quick_Start	qs_arch.h		
ps_core.h, qs_core.c PowerPC Core Initialization Code qs_cdm.h, qs_cdm.c Clock Distribution Module support qs_fec.h, qs_fec.c Fast Ethernet Controller support qs_qpio.h, qs_gpio.c General Purpose I/O Module support qs_gpt.h, qs_gpt.c General Purpose Timers support qs_izc.h, qs_izc.c Izc Controller support qs_ipbi.h, qs_ipbi.c Interrupt Controller support qs_ipbi.h, qs_ipbi.c IPBI (Memory Map) Module support qs_ipc.h, qs_lpc.c Local Plus Bus Controller support qs_procan.h, qs_mscan.c qs_pci.h, qs_pci.c PCI Local Bus Controller support (includes complete msCAN low-level driver, see the mscan_demo sample application for the low-level driver usage) qs_pci.h, qs_pci.c PCI Local Bus Controller support (includes PCI database lookup functions) qs_psc.h, qs_psc.c Programmable Serial Controller support qs_sdram.h, qs_sdma.c Real Time Clock Module support qs_sdram.h, qs_sdma.c gs_sdram.dfits.h Lite5200 board default values for SDRAM Controller qs_spi.h, qs_slt.c Serial Peripheral Interface support Placeholder for the future USB support implementation. USB is not supported by the current version of MPC5200_Quick_Start	qs_arch.c	Implements an architecture-dependent code which was not made "inlined" in qs_arch.h	
qs_cdm.h, qs_cdm.c Qs_fec.h, qs_fec.c qs_fec.h, qs_fec.c qs_gpio.h, qs_gpio.c qs_gpt.h, qs_gpio.c qs_gpt.h, qs_gpio.c qs_gpt.h, qs_gio.c qs_izcl.h, qs_izcl.c qs_izcl.h,	qs_ata.h, qs_ata.c	ATA Controller support (includes ATA Hard Drive detection functions)	
qs_fec.h, qs_fec.c qs_gpic.h, qs_gpic.c qs_gpt.h, qs_gpic.c qs_gpt.h, qs_gpt.c qs_izc.h, qs_izc.c qs_izc.h,	qs_core.h, qs_core.c	PowerPC Core Initialization Code	
qs_qpio.h, qs_gpio.c qs_gpt.h, qs_gpt.c qs_gpt.h, qs_gpt.c qs_izc.h, qs_izc.c qs_izc.h, qs_izc.c qs_izcl.h, qs_izcl.c qs_ipbi.h, qs_ipbi.c qs_ipbi.h, qbi.pbi.qbi.pbi.qbi.pbi.qbi.pbi.qbi.qbi.qbi.qbi.qbi.qbi.qbi.qbi.qbi.q	qs_cdm.h, qs_cdm.c	Clock Distribution Module support	
qs_gpt.h, qs_gpt.c General Purpose TImers support qs_j2c.h, qs_j2c.c I2C Controller support qs_ictl.h, qs_ictl.c Interrupt Controller support and Interrupt Dispatcher API definition qs_ipbi.h, qs_ipbi.c IPBI (Memory Map) Module support qs_lpc.h, qs_lpc.c Local Plus Bus Controller support qs_mscan.h, qs_mscan.c mscAN Module support (includes complete msCAN low-level driver, see the mscan_demo sample application for the low-level driver usage) qs_pci.h, qs_pci.c PCI Local Bus Controller support (includes PCI database lookup functions) qs_pcidb.h Content of PCI database (PCI vendor and PCI device names) qs_psc.h, qs_psc.c Programmable Serial Controller support qs_rtc.h, qs_rtc.c Real Time Clock Module support qs_sdma.h, qs_sdma.c BestComm Module support qs_sdram.h, qs_sdram.c SDRAM Controller support (includes TAP-delay detection code for DDRAM memories) qs_sdram_dflts.h Lite5200 board default values for SDRAM Controller qs_stl.h, qs_stl.c Slice Timer Module support qs_spi.h, qs_spi.c Serial Peripheral Interface support qs_usb.h, qs_usb.c Placeholder for the future USB support implementation. USB is not supported by the current version of MPC5200_Quick_Start	qs_fec.h, qs_fec.c	Fast Ethernet Controller support	
qs_izc.h, qs_izc.c I2C Controller support qs_izcl.h, qs_izcl.c Interrupt Controller support and Interrupt Dispatcher API definition qs_ipbi.h, qs_ipbi.c IPBI (Memory Map) Module support qs_lpc.h, qs_lpc.c Local Plus Bus Controller support msCAN Module support (includes complete msCAN low-level driver, see the mscan_demo sample application for the low-level driver usage) qs_pci.h, qs_pci.c PCI Local Bus Controller support (includes PCI database lookup functions) qs_pcidb.h Content of PCI database (PCI vendor and PCI device names) qs_psc.h, qs_psc.c Programmable Serial Controller support qs_rtc.h, qs_rtc.c Real Time Clock Module support qs_sdma.h, qs_sdma.c BestComm Module support qs_sdram.h, qs_sdram.c SDRAM Controller support (includes TAP-delay detection code for DDRAM memories) qs_sdram_dflts.h Lite5200 board default values for SDRAM Controller qs_slt.h, qs_spi.c Serial Peripheral Interface support qs_spi.h, qs_spi.c Placeholder for the future USB support implementation. USB is not supported by the current version of MPC5200_Quick_Start	qs_qpio.h, qs_gpio.c	General Purpose I/O Module support	
qs_ictl.h, qs_ictl.c Interrupt Controller support and Interrupt Dispatcher API definition qs_ipbi.h, qs_ipbi.c IPBI (Memory Map) Module support qs_lpc.h, qs_lpc.c Local Plus Bus Controller support qs_mscan.h, qs_mscan.c mscAN Module support (includes complete mscAN low-level driver, see the mscan_demo sample application for the low-level driver usage) qs_pci.h, qs_pci.c PCI Local Bus Controller support (includes PCI database lookup functions) qs_pcidb.h Content of PCI database (PCI vendor and PCI device names) qs_psc.h, qs_psc.c Programmable Serial Controller support qs_rtc.h, qs_rtc.c Real Time Clock Module support qs_sdma.h, qs_sdma.c BestComm Module support qs_sdram.h, qs_sdram.c SDRAM Controller support (includes TAP-delay detection code for DDRAM memories) qs_sdram_dflts.h Lite5200 board default values for SDRAM Controller qs_slt.h, qs_slt.c Slice Timer Module support qs_spi.h, qs_spi.c Serial Peripheral Interface support qs_usb.h, qs_usb.c Placeholder for the future USB support implementation. USB is not supported by the current version of MPC5200_Quick_Start	qs_gpt.h, qs_gpt.c	General Purpose Timers support	
qs_ipbi.h, qs_ipbi.c IPBI (Memory Map) Module support qs_lpc.h, qs_lpc.c Local Plus Bus Controller support qs_mscan.h, qs_mscan.c msCAN Module support (includes complete msCAN low-level driver, see the mscan_demo sample application for the low-level driver usage) qs_pci.h, qs_pci.c PCI Local Bus Controller support (includes PCI database lookup functions) qs_pcidb.h Content of PCI database (PCI vendor and PCI device names) qs_psc.h, qs_psc.c Programmable Serial Controller support qs_rtc.h, qs_rtc.c Real Time Clock Module support qs_sdma.h, qs_sdma.c BestComm Module support qs_sdram.h, qs_sdram.c SDRAM Controller support (includes TAP-delay detection code for DDRAM memories) qs_sdram_dfits.h Lite5200 board default values for SDRAM Controller qs_slt.h, qs_slt.c Slice Timer Module support qs_spi.h, qs_spi.c Serial Peripheral Interface support qs_usb.h, qs_usb.c Placeholder for the future USB support implementation. USB is not supported by the current version of MPC5200_Quick_Start	qs_i2c.h, qs_i2c.c	I2C Controller support	
qs_lpc.h, qs_lpc.c Local Plus Bus Controller support qs_mscan.h, qs_mscan.c msCAN Module support (includes complete msCAN low-level driver, see the mscan_demo sample application for the low-level driver usage) qs_pci.h, qs_pci.c PCI Local Bus Controller support (includes PCI database lookup functions) qs_pcidb.h Content of PCI database (PCI vendor and PCI device names) qs_psc.h, qs_psc.c Programmable Serial Controller support qs_rtc.h, qs_rtc.c Real Time Clock Module support qs_sdma.h, qs_sdma.c BestComm Module support qs_sdram.h, qs_sdram.c SDRAM Controller support (includes TAP-delay detection code for DDRAM memories) qs_sdram_dflts.h Lite5200 board default values for SDRAM Controller qs_slt.h, qs_slt.c Slice Timer Module support qs_spi.h, qs_spi.c Serial Peripheral Interface support qs_usb.h, qs_usb.c Placeholder for the future USB support implementation. USB is not supported by the current version of MPC5200_Quick_Start	qs_ictl.h, qs_ictl.c	Interrupt Controller support and Interrupt Dispatcher API definition	
msCAN Module support (includes complete msCAN low-level driver, see the mscan_demo sample application for the low-level driver usage) qs_pci.h, qs_pci.c PCI Local Bus Controller support (includes PCI database lookup functions) qs_pcidb.h Content of PCI database (PCI vendor and PCI device names) qs_psc.h, qs_psc.c Programmable Serial Controller support qs_strc.h, qs_rtc.c Real Time Clock Module support qs_sdma.h, qs_sdma.c BestComm Module support qs_sdram.h, qs_sdram.c SDRAM Controller support (includes TAP-delay detection code for DDRAM memories) qs_sdram_dflts.h Lite5200 board default values for SDRAM Controller qs_slt.h, qs_slt.c Slice Timer Module support qs_spi.h, qs_spi.c Serial Peripheral Interface support placeholder for the future USB support implementation. USB is not supported by the current version of MPC5200_Quick_Start	qs_ipbi.h, qs_ipbi.c	IPBI (Memory Map) Module support	
mscan.demo sample application for the low-level driver usage) qs_pci.h, qs_pci.c qs_pci.h, qs_pci.c qs_pcidb.h qs_pci.h, qs_psc.c qs_pci.h, qs_psc.c qs_rtc.h, qs_rtc.c qs_sdma.h, qs_sdma.c qs_sdram.h, qs_sdram.c qs_sdram_dflts.h Lite5200 board default values for SDRAM Controller qs_spi.h, qs_spi.c qs_spi.h, qs_spi.c qs_usb.h, qs_usb.c Placeholder for the future USB support includes low-level driver usage) mscan_demo sample application for the low-level driver usage) pcl low-level driver u	qs_lpc.h, qs_lpc.c	Local Plus Bus Controller support	
qs_pcidb.h Content of PCI database (PCI vendor and PCI device names) qs_psc.h, qs_psc.c Programmable Serial Controller support qs_rtc.h, qs_rtc.c Real Time Clock Module support qs_sdma.h, qs_sdma.c BestComm Module support qs_sdram.h, qs_sdram.c SDRAM Controller support (includes TAP-delay detection code for DDRAM memories) qs_sdram_dflts.h Lite5200 board default values for SDRAM Controller qs_slt.h, qs_slt.c Slice Timer Module support qs_spi.h, qs_spi.c Serial Peripheral Interface support qs_usb.h, qs_usb.c Placeholder for the future USB support implementation. USB is not supported by the current version of MPC5200_Quick_Start	qs_mscan.h, qs_mscan.c	··· ·	
qs_psc.h, qs_psc.c Programmable Serial Controller support qs_rtc.h, qs_rtc.c Real Time Clock Module support qs_sdma.h, qs_sdma.c BestComm Module support qs_sdram.h, qs_sdram.c SDRAM Controller support (includes TAP-delay detection code for DDRAM memories) qs_sdram_dflts.h Lite5200 board default values for SDRAM Controller qs_slt.h, qs_slt.c Slice Timer Module support qs_spi.h, qs_spi.c Serial Peripheral Interface support qs_usb.h, qs_usb.c Placeholder for the future USB support implementation. USB is not supported by the current version of MPC5200_Quick_Start	qs_pci.h, qs_pci.c	PCI Local Bus Controller support (includes PCI database lookup functions)	
qs_rtc.h, qs_rtc.c qs_sdma.h, qs_sdma.c BestComm Module support qs_sdram.h, qs_sdram.c qs_sdram.h, qs_sdram.c SDRAM Controller support (includes TAP-delay detection code for DDRAM memories) qs_sdram_dflts.h Lite5200 board default values for SDRAM Controller qs_slt.h, qs_slt.c Slice Timer Module support qs_spi.h, qs_spi.c Serial Peripheral Interface support qs_usb.h, qs_usb.c Placeholder for the future USB support implementation. USB is not supported by the current version of MPC5200_Quick_Start	qs_pcidb.h	Content of PCI database (PCI vendor and PCI device names)	
qs_sdma.h, qs_sdma.c BestComm Module support qs_sdram.h, qs_sdram.c SDRAM Controller support (includes TAP-delay detection code for DDRAM memories) qs_sdram_dflts.h Lite5200 board default values for SDRAM Controller qs_slt.h, qs_slt.c Slice Timer Module support qs_spi.h, qs_spi.c Serial Peripheral Interface support qs_usb.h, qs_usb.c Placeholder for the future USB support implementation. USB is not supported by the current version of MPC5200_Quick_Start	qs_psc.h, qs_psc.c	Programmable Serial Controller support	
qs_sdram.h, qs_sdram.c SDRAM Controller support (includes TAP-delay detection code for DDRAM memories) qs_sdram_dflts.h Lite5200 board default values for SDRAM Controller qs_slt.h, qs_slt.c Slice Timer Module support qs_spi.h, qs_spi.c Serial Peripheral Interface support qs_usb.h, qs_usb.c Placeholder for the future USB support implementation. USB is not supported by the current version of MPC5200_Quick_Start	qs_rtc.h, qs_rtc.c	Real Time Clock Module support	
qs_sdram_dflts.h Lite5200 board default values for SDRAM Controller qs_slt.h, qs_slt.c Slice Timer Module support qs_spi.h, qs_spi.c Serial Peripheral Interface support Placeholder for the future USB support implementation. USB is not supported by the current version of MPC5200_Quick_Start	qs_sdma.h, qs_sdma.c	BestComm Module support	
qs_slt.h, qs_slt.c qs_spi.h, qs_spi.c Serial Peripheral Interface support qs_usb.h, qs_usb.c Placeholder for the future USB support implementation. USB is not supported by the current version of MPC5200_Quick_Start	qs_sdram.h, qs_sdram.c	SDRAM Controller support (includes TAP-delay detection code for DDRAM memories)	
qs_spi.h, qs_spi.c Serial Peripheral Interface support qs_usb.h, qs_usb.c Placeholder for the future USB support implementation. USB is not supported by the current version of MPC5200_Quick_Start	qs_sdram_dflts.h	Lite5200 board default values for SDRAM Controller	
qs_usb.h, qs_usb.c Placeholder for the future USB support implementation. USB is not supported by the current version of MPC5200_Quick_Start	qs_slt.h, qs_slt.c	Slice Timer Module support	
current version of MPC5200_Quick_Start	qs_spi.h, qs_spi.c	Serial Peripheral Interface support	
qs_xlarb.h, qs_xlarb.c XLB Arbiter Module support	qs_usb.h, qs_usb.c		
	qs_xlarb.h, qs_xlarb.c	XLB Arbiter Module support	

AN2757 MPC5200 Quick Start and Graphical Configuration Tool

5.8 The "main.c" File

Each MPC5200_Quick_Start project contains a single source file named "main.c". This file contains typical "Hello World" application source code.

If a user application grows beyond the single source file (which is most likely to happen with MPC5200 applications), it is the user's responsibility to add other source files to the CodeWarrior project.

6 Graphical Configuration Tool

This section describes the Graphical Configuration Tool which is included in the MPC5200_Quick_Start development environment. The Graphical Configuration Tool (GCT) is a standard Microsoft Windows-based application used to graphically edit (read and write) project's "appconfig.h" file. All control bits and bit-fields of each MPC5200 peripheral module are presented in an easy-to-understand graphical form. The register initialization values edited by graphical controls can be immediately displayed and/or written back to the "appconfig.h" file. Here they are used by the module initialization code to set up the individual peripheral modules. As it was already described in Section 5.3, Startup Code, the GCT can be also used to select MPC5200 peripheral modules which are to be automatically configured before entering the application's main() function.

6.1 Integration into CodeWarrior IDE

The most effective use of the GCT is to integrate it into the CodeWarrior development environment and assign a hot-key or menuitem for invoking it. In such a configuration, the GCT is automatically opened for the project currently active in the CodeWarrior IDE.

A detailed description of how to integrate the GCT into CodeWarrior IDE can be found in the "todo_CW.txt" document in the MPC5200_Quick_Start installation. The procedure is also briefly described below.

In the CodeWarrior, select the menu "Edit / Commands and Key Bindings". In the "Customize IDE..." window (Figure 13), select the menu group in which you want to create a new "GCT" menu item (e.g. "Project").




Figure 13. Key Binding for MPC5200 GCT

- 1. Click on the "New Command" button
- 2. Type "MPC5200 Configuration Tool" to the "Name" box
- 3. Click on "Appears in Menus" check box and tick it
- 4. Click on button on the right hand side of the "Execute" edit box and browse for the "gct5200.exe" GCT executable. E.g. "C:\Program Files\Freescale (formerlyMotorola)\MPC5200 Quick Start\config_tool\gct5200.exe".

Graphical Configuration Tool

- 5. Click on the button on the right hand side of the "**Arguments**" edit box and select the "*Project File directory*" item from the popup menu
- 6. If you want to assign a key binding, click on the "**New Binding**" button and press chosen key combination, e.g. *Ctrl+F12*
- 7. Press the "Save" button and close the dialog box

Now you can run the MPC5200 GCT using an assigned key shortcut or by selecting a newly created item in the CodeWarrior menu.

6.2 GCT User Interface description

When starting the Graphical Configuration Tool, the path to the project directory should be passed to it as a command line argument (this is done automatically when invoking the GCT from CodeWarrior IDE). GCT first locates the "ApplicationConfig\appconfig.h" file in the current project, reads it, and displays the loaded configuration in its main application window (Figure 14).

The main GCT application window is split into three panes. On the left hand side, there is a tree-like view of MPC5200 peripherals. A tree items are logically grouped into branches, each representing a set of peripherals with similar or same functionality. It will be a subject of the next sections to describe each item in the peripheral tree.

The right hand side of the window displays a configuration page for a MPC5200 peripheral module selected in the tree view. Above the tree view on the left hand side, there is a brief summary of the key system clocks as configured in the current project. See Section 6.6.1, *Clock Distribution Module (CDM)* for more details about setting system clocks.




Figure 14. Graphical Configuration Tool, CDM Control Page

6.3 GCT Input/Output - "appconfig.h"

The GCT opens and saves the MPC5200 configuration into the project's "appconfig.h" file located in the "ApplicationConfig" subdirectory of the project folder on a disk. A configuration is saved as a set of macro (#define) values in the form of a standard C-header file. This header file is included by all MPC5200_Quick_Start project files and the values from this file are used to initialize the MPC5200 control and PowerPC core registers.

Most of the items in the tree view do have a check-box field. Using it, the user selects the modules for which the configuration is to be saved in the resulting "appconfig.h" file. When the check-box is not ticked and the module configuration in the GCT differs from module post-reset state, the user is warned about that the modified configuration will be lost (not saved into "appconfig.h").

Depending on the GCT settings, the configuration saved in the "appconfig.h" file may also contain the human-readable comments, describing the configuration values as they were displayed in the Graphical Configuration Tool.

As the MPC5200_Quick_Start is built on top of the Freescale (formerly Motorola)MPC5200 BSP, the GCT saves the configuration in the 8-bit, 16-bit and 32-bit "BSP" format of peripheral register values. Be aware that this format often does not correspond exactly to the 32-bit register definitions as stated in the MPC5200 User Manual.

```
☐ Lister - [Y:\EMBSW\EMBSW105\config_tool\Debug\test\ApplicationConfig\appconfig.h]

                                                                                                                                                                                                                File Edit Options Help
    #define
                                   APPCFG_MPC5200
   #define #define
                                   APPCFG_PARTNUM
APPCFG_EXTCLK
                                                                                        33000000L
               CDM Configuration
              XL BUS clock setting: SYS_FVCO / 8 , Clock: 66.000 MHz
CORE Clock Setting: XL BUS x 3.0 (x6/2) , Clock: 198.000 MHz
IP BUS Clock Setting: XL BUS clock / 2 , Clock: 33.000 MHz
PCI BUS Clock Setting: XL BUS clock / 4 , Clock: 16.500 MHz
USB clock source: CDM Fractional Driver
IRDA clock source: External clock from GPIO
48 MHz Fractional Divider: Enabled , Clock: 46.933 (MHz)
PSC1 Mclock: Disabled, Divider: 16, Clock: OFF (MHz)
PSC2 Mclock: Enabled , Divider: 20, Clock: 33.000 (MHz)
PSC3 Mclock: Enabled , Divider: 16, Clock: 33.000 (MHz)
PSC6 Mclock: Enabled , Divider: 16, Clock: 33.000 (MHz)
   .*/
#define CDM_PORCFG_READ_ONLY
#define CDM_IPB_CLK_SEL_INIT
#define CDM_PCI_CLK_SEL_INIT
                                                                                                                                            0x000000028
                                                                                                                                            0x01
0x02
   #define CDM_EXT_4EMHZ_EN_INIT
#define CDM_FD_ENABLE_INIT
#define CDM_FD_COUNTERS_INIT
#define CDM_OSC_DISABLE_INIT
                                                                                                                                            0 \times 01
                                                                                                                                            0x01
0x0010
   #define CDM_MCLKEN_DIV_PSC1_INIT
#define CDM_MCLKEN_DIV_PSC2_INIT
#define CDM_MCLKEN_DIV_PSC3_INIT
                                                                                                                                             0x000F
                                                                                                                                            0x800F
                                                                                                                                             0x8013
   #define CDM_MCLKEN_DIV_PSC6_INIT
                                                                                                                                            0x800F
```

Figure 15. GCT-Saved Configuration (CDM Module)

6.4 GCT Options

The "File / Options..." menu in the GCT opens the "Configuration Tool Options" dialog with a few settings controlling the "appronfig.h" file output.




Figure 16. GCT Options

- **Generate detailed comments** check-box enables saving of the "human-readable" commentary describing the configuration of each module. An example of the comments generated for the CDM module is on Figure 15 above.
- **Preserve user comments** check-box, when checked assures the user comments placed after the individual macro values are not lost when generating the "appconfig.h" file. This options is rarely used as there is typically no need for the user to manually edit any comments in the "appconfig.h" file.
- Generate all register values check-box enables saving of *all* register values of the selected peripheral modules into the "appconfig.h" file. When this option is not enabled, only the registers with non-reset values, i.e. those modified in the GCT, are saved. Omitting the reset-value registers in the "appconfig.h" file can reduce the size of the module initialization code as those values not defined in the file are not written to the peripheral registers. On the other side, this approach requires all the modules being configured to be in post-reset state, otherwise the result may be unpredictable. This option should always be set when compiling the application using the "ROM Image" target. Such applications are typically invoked by the firmware code which may modify a configuration of some peripheral modules for its own use.

6.5 MPC5200 Pinout Page

When the GCT is started, the "MPC5200 Pinout" page is displayed, showing the schematic part-like view of the processor.




Figure 17. MPC5200 Pinout Page

The package pins are labeled with both the official pin name including the BGA ball identifier and the pin function assigned by the MPC5200 pin/port multiplexer - see Section 6.6.7, *General Purpose I/O (SIM / GPIO)*. The most of labels on the page are active hypertext links which, when clicked, open the appropriate control page in the GCT.

There are two kinds of hypertext labels:

- Pin Labels (blue) showing the pin function currently assigned by the pin multiplexer. The hypertext links of these labels activate the GCT page where the pin function can be re-defined.
- Mode Labels (black list, blue head item) each group of these labels display the peripheral modules and their operational
 modes supported by one pin/port multiplexer. The multiplexer mode currently selected in the GPIO configuration is
 highlighted with a red color. A hypertext link of the mode labels activates the control page of applicable peripheral
 modules.

6.6 MPC5200 Peripheral Modules

The use of the Graphical Configuration tool is very intuitive and does not require very detailed description. The following sections will display screen shots of each MPC5200 configuration page and will give a brief overview about settings or specific behavior of the graphical controls.

6.6.1 Clock Distribution Module (CDM)

The control page of the Clock Distribution Module (CDM) is displayed above in Figure 14. A subset of CDM settings can be physically set only by installing electrical switches (jumpers) on the MPC5200 board. The GCT displays such settings grayed and

AN2757 MPC5200 Quick Start and Graphical Configuration Tool

Graphical Configuration Tool

disabled until the user knowingly enables it by clicking on the "Enable Hardware Configuration Items" check box (Figure 18). The hardware settings can then be modified either by clicking on the "jumper" check-boxes directly or on the graphical controls representing a hardware configuration (XLB Clock, Core Clock, etc.).




Figure 18. Enabling Hardware Configuration Items

6.6.2 MPC5200 Core (CORE)

The CORE control page enables setting of key bits in several G2 PowerPC Core registers. Namely, this control page enables configuration of the MPC5200 Peripheral Base Address register (MBAR), PowerPC Core interrupts in the MSR register, Memory Management Unit operation in the MSR and IBAT/DBAT registers, cache control in the HID0 register and other miscellaneous settings in the HID0 and HID2 registers.




Figure 19. G2 PowerPC Core Control Page

6.6.3 Memory Map Module (IPBI)

Memory map module of the MPC5200 controls an assignment of various memory areas to the Local Plus Bus interface and the SDRAM Controller.

On this control page, like on many others, there are hypertext links to the logically connected pages in the GCT (Local Plus Bus page and SDRAM Controller page). GCT strictly follows the structure of MPC5200 peripheral modules - control registers from different peripheral modules are never mixed on a single page. The use of hypertext links is a convenient way how to display a logical connection between separate peripheral modules.

AN2757 MPC5200 Quick Start and Graphical Configuration Tool





Figure 20. Memory Map Control Page (IPBI)

Also another GCT feature can be demonstrated on the IPBI page example. Like at many other MPC5200 peripheral modules, there are control registers specifying some kind of *address* values (CS Start and Stop addresses in this case). Control registers often (intentionally) do not implement full 32-bits of the address, and rather implement e.g. just 16 upper address bits assuring the 64kB alignment. On the other side, the GCT always displays the address fields as a full 32-bit value - so it is be better understood by the user. When the address is modified in a way that a new value contains bits not implemented in the peripheral register, the user is warned and he is offered a nearest "aligned" address value to be used.



6.6.4 Local Plus Bus (LPC)

Local Plus Bus settings is spread over several control pages in the GCT. Like at the CDM module's control page (see Section 6.6.1, *Clock Distribution Module (CDM)*), the LPC Chip Selects control page displays the settings controlled by a configuration of electrical switches on the MPC5200 board ("Boot CS" settings in this case). Similarly as on the CDM page, the user must knowingly enable modifying of the hardware-controlled configuration items.

AN2757 MPC5200 Quick Start and Graphical Configuration Tool




Figure 21. Local Plus Bus Control Pages (LPC)

6.6.5 System Integration Module (SIM)

System Integration Module (SIM) of the MPC5200 contains several peripheral modules, each described and configured on a separate control page in the GCT.

- Interrupt Controller
- General Purpose I/O Module
- General Purpose Timers
- · Slice Timers
- Real Time Clock

As there are no settings related to the SIM module as a block, the control page does not contain anything but links to the control pages of individual sub-modules.

AN2757 MPC5200 Quick Start and Graphical Configuration Tool

Graphical Configuration Tool




Figure 22. System Integration Module Control Page (SIM)

6.6.6 Interrupt Controller (SIM / ICTL)

The Interrupt Controller (ICTL) pages contain graphical controls for both the hardware registers of the ICTL module as well as the controls for the MPC5200_Quick_Start Interrupt Dispatcher configuration.

Without an Interrupt Dispatcher enabled, only the G2 PowerPC exception service routines can be specified in the GCT (only the "vectors.asm" source file is implemented - see Section 5.4, Interrupt Dispatcher).

Enabling the Interrupt Dispatcher causes three external exception handlers (0x0500, 0x0A00 and 0x1400) to be hard-routed to the MPC5200_Quick_Start implementation of the Dispatcher and the user is not allowed to specify his own handlers for them. On the other side, thanks to the Interrupt Dispatcher, the user is then able to specify handler routines for each peripheral interrupt source mapped to any of those exceptions.

Using another check-box, a support for *Floating Point* context saving can be enabled in the Interrupt Dispatcher. A Floating Point context save can then be selectively enabled for individual peripheral interrupt service routines (Figure 24).




Figure 23. Interrupt Controller Control Page (ICTL)

There are two sub-pages under the Interrupt Controller page, one for each Interrupt Priority Decoder of the MPC5200. The first page (Figure 24A) displays four Critical Priority interrupt sources and all 17 Main Interrupt Controller sources. The second page (Figure 24B) displays all 24 Peripheral Interrupt Controller sources.

Each source can be assigned a relative priority and can be generally masked (disabled) or unmasked (enabled). For the Main Interrupt Controller sources, the priority selection also defines which PowerPC core interrupt is physically generated for each source (either External 0x500 interrupt or SMI 0x1400 interrupt).

As the Peripheral Interrupt decoder operates as a client to both Main Interrupt decoder and Critical Interrupt decoder, the priority selection of each Peripheral source also defines whether the Main interrupt source (LO_int) or Critical Interrupt source (HI_int) will be used by the peripheral source.




Figure 24. Main and Peripheral Interrupt Controller Control Pages (ICTL)

6.6.7 General Purpose I/O (SIM / GPIO)

A configuration of a General Purpose I/O is spread over seven control pages. All GPIO control registers are assigned to the main GPIO control page only, so only the "root" GPIO item in the MPC5200 peripheral tree view contains the "appconfig.h" output check-box (see Section 6.3, GCT Input/Output - "appconfig.h"). The rest of GPIO pages are a "display-only" and their graphical controls are linked to the parent item's control registers. This is why the check-boxes at those pages are disabled and the pages can not be selectively excluded or included in the "appconfig.h" output.

AN2757 MPC5200 Quick Start and Graphical Configuration Tool




Figure 25. General Purpose I/O Control Pages (GPIO)

6.6.8 General Purpose Timers (SIM / GPT)

There are eight General Purpose Timers in the MPC5200. The GCT control page enables a complete configuration of all timer features.

The GCT page is also a good example of a control page displaying a mirrored settings from the Interrupt Controller page. The Interrupt Controller settings (interrupt source, mask, handler routine and Floating Point context save) are displayed at the bottom side of the GPT control page. Any changes made in the interrupt controller settings on this page will be automatically displayed also on the Main Interrupt Controller control page and vice versa — see Section 6.6.6, Interrupt Controller (SIM / ICTL).




Figure 26. General Purpose Timer Control Page (GPT)

6.6.9 Slice Timers (SIM / SLT)

There are two precise Slice Timer modules (SLT) on the MPC5200. The configuration page enables complete SLT configuration as well as assigning an SLT interrupt service routine.




Figure 27. Slice Timer Control Page (SLT)

6.6.10 Real Time Clock Module (SIM / RTC)

There is one Real Time Clock (RTC) module on the MPC5200. The configuration page enables complete RTC configuration, specifying post-reset initial timer value as well as assigning the RTC interrupt service routines.

AN2757 MPC5200 Quick Start and Graphical Configuration Tool




Figure 28. Slice Timer Control Page (SLT)

6.6.11 Programmable Serial Controller (PSC)

There are six Programmable Serial Controllers (PSC) on the MPC5200, each of whose can be configured for different modes of operation (UART, Codec/SPI/I2S, AC97,IrDA). As not all the PSC modules support all operation modes and the PSC control registers are mostly used in a different way in each mode, setting up the PSC manually is quite a complicated task. Thanks to its graphical interface, a GCT can save lot of work when configuring the PSC for the required operation.

For each PSC mode selected by a drop-down list box at the top of the page, the content of the control page changes and displays only the graphical controls applicable to the selected mode. Figure 29 shows the PSC control page in the UART mode.

The Figure 29 shows also another GCT feature, not yet described above in this document. As the MPC5200 hardware pins are mostly shared between different peripheral modules, there is a pin-port multiplexer as a part of the SIM.GPIO module. The port multiplexer must be configured properly for a given operational mode of each peripheral module which requires the MPC5200 device pins. For example, the PSC in the UART mode requires the port multiplexer to be configured a different way than when using the PSC in Codec mode. A GCT displays a red warning message when there is any inconsistence between operation mode of the peripheral module and the current GPIO port multiplexer settings. In most cases, the warning message contains also hypertext link or links which activate the GCT page where a change is needed or an attention is required.




Figure 29. Programmable Serial Controller (PSC), UART Mode

The next Figure 30 shows the PSC control page in Codec (I2S) and AC97 modes.




Figure 30. Programmable Serial Controller (PSC), Codec and AC97 Modes

Like many other peripheral modules, each PSC contains a FIFO to enable buffered data operation and BestComm DMA access. There is a sub-page under each PSC module page which contains a graphical controls to set up a FIFO parameters (Figure 31).

Graphical Configuration Tool

On the FIFO page, there are also several check-boxes not bound directly to any PSC control register. These controls enable user to select what actions are performed on the PSC during initialization phase (see Section 7, *Module Initialization Code*).




Figure 31. Programmable Serial Controller (PSC), FIFO Interface

6.6.12 I2C Controller (I2C)

There are two I2C Bus Controllers on the MPC5200. Like for many other modules, the GPIO port multiplexer should be set properly for the I2C module. The red message displays hypertext warning when the port multiplexer is not configured well for the I2C operation.




Figure 32. I²C Controller Control Page (I²C)

AN2757 MPC5200 Quick Start and Graphical Configuration Tool

33

6.6.13 Serial Peripheral Interface (SPI)

In addition to Programmable Serial Controller modules, there is also one dedicated Serial Peripheral Interface (SPI) on the MPC5200. The SPI interface uses at most four pins which must be properly configured by both the GPIO port multiplexer and the SPI module itself. In addition to the GPIO port settings, each pin of the SPI should also be configured for input or output directly in the SPI module.

The GCT displays all four SPI pins together with their operation assigned by the SPI. In the case of any conflict (some SPI operation modes require pins to be in certain mode), a red warning message is displayed together with a hint of how to fix the problem (e.g. set pin as output).




Figure 33. Serial Peripheral Interface Control Page (SPI)

6.6.14 Motorola Scalable CAN Controller (MSCAN)

There are two Motorola Scalable CAN (msCAN) interfaces on the MPC5200, compatible with a standard Controller Area Network 2A/B protocol.

The GCT can help especially with setting communication speed and bit timing parameters of the CAN interface. The user is able to specify a desired communication speed directly in bits-per-second units. Pressing the "Calculate parameters..." button builds a list of all timing parameter combinations suitable for the requested speed. All important time-quanta portions and sampling points are also drawn on a time-graph which is displayed together with the numeric parameter values.




Figure 34. Controller Area Network Control Page (CAN)

6.6.15 Fast Ethernet Controller (FEC)

The Fast Ethernet Controller of the MPC5200 implements an interface to the standard 10/100 MB IEEE 802.3 ethernet network. For its operation, it requires an external ethernet transceiver (PHY) with which the MPC5200 communicates either directly (AMD industry standard interface) or over the Media Independent Interface (MII) defined by IEEE 802.3 standard.

The GCT can be used to define initial configuration of the FEC controller as well as to specify parameters which are to be downloaded into the ethernet transceiver over the MII. Two key PHY registers can be configured graphically in the GCT (the control and auto-negotiation registers). There is also a way how to specify initial values of the custom PHY registers not defined by the IEEE standard, for example the LED control registers of the Intel LXT971 used on the Lite5200 board.




Figure 35. Fast Ethernet Controller Control Page (FEC)

6.6.16 ATA Hard Drive Controller (ATA)

ATA Interface of the MPC5200 enables connection of the standard ATAPI-4 hard drive to the MPC5200. Although the most of the hard drive operations are performed in run-time (where GCT can not help), there are several timing control registers which needs to be configured before accessing the ATA bus. GCT automatically calculates the timing parameters to be compliant with the ATAPI-4 standard. The only input to the calculations is current MPC5200 peripheral bus (IPB) frequency so there are only few options to be configured on the ATA control page. The timing parameters for all PIO, MDMA and UDMA modes are saved to the "appconfig.h" file so the user does not need to calculate these values in run-time.

With the support of GCT-generated values, the MPC5200_Quick_Start ATA initialization code is capable to detect the ATA Hard Drives and to initialize automatically the best timing parameters suitable for both drives (or single drive) connected.




Figure 36. ATA Hard Drive Interface Control Page (ATA)

6.6.17 PCI Local Bus Controller (PCI)

There is a PCI Local Bus Interface bridge on the MPC5200. The GCT Control Page can be used to configure both the standard PCI Configuration Space of the MPC5200, accessible by the PCI slave devices, as well as internal parameters and PCI memory windows used by the MPC5200 system code to access the PCI devices.

AN2757 MPC5200 Quick Start and Graphical Configuration Tool




Figure 37. PCI Local Bus Control Page (PCI)

6.6.18 BestComm DMA Module (SDMA)

The BestComm DMA module is the only MPC5200 module for which the MPC5200_Quick_Start initialization code uses an external embedded-side code. As there is a complete BestComm support in the Freescale (formerly Motorola) BSP package, both the GCT and MPC5200_Quick_Start code re-use this implementation. Also there is a BestComm Graphical Configuration Tool available for configuring the BestComm DMA tasks, which relies on the BSP code too.

The latest BSP code as well as the standard RTOS DMA images are included in the MPC5200_Quick_Start distribution so there are no "external resources" needed to implement DMA operations in Quick Start applications. See Section 9, MPC5200 BSP for more details about BSP package.

The GCT support for BestComm DMA module is limited to configuration of the BestComm control registers and the BSP initialization sequence. There are two pages dedicated to the BestComm module in the GCT. Except other settings, the main page (Figure 38) contains a button to run the BestComm Graphical Configuration Tool for the current project. The second page can be used to define task priorities and to configure a priority control.




Figure 38. BestComm Control Page (SDMA)

6.6.19 SDRAM Memory Controller (SDRAM)

The SDRAM controller must be configured properly in the MPC5200 system to enable RAM operation, which is crucial for vast majority of applications. As it is not always easy to determine the proper SDRAM controller settings for a given memory device, the GCT contains a database of valid settings for the most commonly used SDRAM and DDRAM devices.

The central portion of the SDRAM GCT page displays the SDRAM settings for the selected memory device and a clock speed as retrieved from the database. The user is not allowed to modify the settings unless he knowingly enables it using the checkbox at the bottom side of the page. When modified, the database can be updated with a new values. A database is saved as a standard "INI" file named "sdram.ini" located in the "sdram" sub-directory of the GCT application folder. An advanced user can use a text editor to modify or to add new entries to the database.




Figure 39. SDRAM Controller Control Page (SDRAM)

In addition to the direct modification of the memory database file, a new memory device can be defined by specifying the memory timing parameters from the data sheet. When the "**New...**" button is pressed on the SDRAM GCT page, the dialog window appears (Figure 40) and the user is able to specify a data-sheet timing parameters for any clock speed which is to be supported.

The memory configuration created this way can be fine-tuned in the GCT SDRAM page and later written to the database file. There is no way to rename an existing memory configuration or to add a new clock speed entry to the list of supported speeds once the configuration is created. The only way how to manage the database is editing the database "sdram.ini" file.




Figure 40. SDRAM Memory Configuration

AN2757 MPC5200 Quick Start and Graphical Configuration Tool

6.6.20 XLB Bus Arbiter (XLARB)

The XL Bus Arbiter module is completely supported by the GCT.




Figure 41. SDRAM Memory Configuration

6.6.21 Startup Code Control Page (STARTUP)

As it was already described in Section 5.3, Startup Code, the MPC5200_Quick_Start startup code invokes the __pre_main() function right before the user's main() function is called. The default implementation of the __pre_main() function in the "appconfig.c" file calls the initialization functions of all MPC5200 modules selected on the STARTUP page of the GCT. The GCT saves the information about which modules are to be automatically initialized in several special-purpose macro values in the "appconfig.h" file.

The __pre_main() code does not test whether there is a valid "appconfig.h" configuration of the modules to be initialized. For the selected modules the __pre_main() code simply invokes the ioctl() system call, exactly as described later in Section 7, Module Initialization Code. On the other side, thanks to the conditional compilation of each module's initialization code, the initialization functions are empty for those modules which are not configured in the GCT.

The order in which the MPC5200 modules are initialized is encoded in the __pre_main() function in the "appconfig.c" file. By default, the order of initialization calls is the same as the order of check-box buttons on the STARTUP control page. Except a simple prerequisite that the GPIO module should always be initialized before the FEC and ATA modules, the user can modify the __pre_main() code and the order of module initialization calls according to his specific needs. The FEC and ATA initialization code requires the GPIO port multiplexer to be configured already.

The rest of MPC5200 modules not initialized by the __pre_main() code can still be initialized "manually" any time in the main() function or other user code. The initialization calls are described in the Section 7, *Module Initialization Code*.




Figure 42. Quick Start Startup Code Control Page

6.7 Register Values View

On any of the GCT control pages, a "**Register View**" toolbar-like window can be shown to display the immediate register values as they are to be written to the "appconfig.h" file. For each module, all the registers bound to the graphical controls on the page are displayed. When a module configuration is modified, all affected registers are red-highlighted in the Register View (see Figure 43 below).

There is also a possibility to modify the register values directly in the Register View window (press "Enter" to accept a new value), causing the graphical controls to be redrawn accordingly. However, there is no protection against setting an invalid of even dangerous configuration of the module, so such a usage is generally not recommended. Modifying the register values without paying a high attention to each individual bit or bit-field of the register may cause the module or the MPC5200 as a whole to be completely unusable in the application.

The Register View window can be activated or deactivated by a menu "View / Register Summary".




Figure 43. Register Summary View

7 Module Initialization Code

Although there is no limit in the way how the MPC5200 modules can be initialized, the applications based on the MPC5200 Quick Start may use the standard initialization code and the support of the Graphical Configuration Tool.

Similarly as with the Quick Start tools for other Freescale (formerly Motorola) platforms (MPC5xx, MPC55xx, 56F800,...) there is a special system call used to access the device's peripheral modules. A general format of the Quick Start system call is:

ioctl (MODULE, MODULE_COMMAND, parameter);

Where the "MODULE" is an unique identifier of the peripheral module (e.g. PSC1, SPI, CAN,...) and the "MODULE_COMMAND" together with a "parameter" specify an action to be performed on a module (e.g. PSC_INIT, CAN_TRANSMIT, SPI_SET_BIT_RATE,...).

Unlike the other Quick Start platforms, the MPC5200_Quick_Start does not implement any commands except the ones used for the module initialization (PSC_INIT, CAN_INIT,...). One exception is the CAN module, for which there is a complete "low-level" driver implemented using the ioctl() system calls as well as the sample application demonstrating its use. The CAN low-level driver is compatible with other msCAN drivers of other Quick Start platforms (Freescale (formerly Motorola) 56F800/E).

The list of initialization commands to be used with the ioctl() system call can be found in the Table 3 below. No initialization command accepts the "parameter" value so the NULL value can be used.

AN2757 MPC5200 Quick Start and Graphical Configuration Tool

Table 3. Module Initialization Commands

ATA ATA_INIT Initializes the ATA Controller (GPIO_INIT must be called before this command) CORE CORE_INIT_MSR Initializes the PowerPC MSR register content, except the MMU and Interrupt-related bits in the MSR core register CORE CORE_INIT_INT Initializes the exceptions-related bits in the MSR core registers. Initializes the Memory Management Unit registers (i.e. MMU-related bits in the MSR and HID2 core registers, IBAT) and DBATX core registers in the MSR and HID2 core registers. IBATX and DBATX core registers in the MSR and HID2 core registers not related to the CACHE or MMU operation CORE CORE_INIT_CACHE Initializes the Dist of HID0 and HID2 core registers not related to the CACHE or MMU operation CORE CORE_INIT_CACHE Initializes the CACHE-related bits in the HID0 core register COM CDM_INIT Initializes the Fast Ethernet Controller module GPIO GPIO_INIT Initializes the Fast Ethernet Controller module GPIO GPIO_INIT Initializes the General Purpose Timer module specified by the module identifier in the loct() call GPT0, GPT7 GPT_INIT Initializes the Interrupt Controller specified by the module identifier in the loct() call ICCL ICCL ICCL_INIT Initializes the Interrupt Controller module and the Quick Start Interrupt Dispatcher infrastructure IPBI IPBI_INIT Initializes the Memory Map module CAN1, CAN2 CAN_INIT Initializes the Local Plus Bus module CAN1, CAN2 CAN_INIT Initializes the Memory Map module CAN1, CAN2 CAN_INIT Initializes the POI Local Bus Controller PCI PCI_INIT Initializes the POI Local Bus Controller module identifier in the loct() call SDRA SDRAM_INIT Initializes the Serial Controller module specified by the module identifier in the loct() call SDRAM SDRAM_INIT Initializes the BestComm module and optionally also loads the DMA microcode image using a BSP calls SDRAM SDRAM_INIT In Initializes the SPIDAM is initialized automatically during startup. SDRAM_INIT is rarely used. SDRAM SDRAM_INIT In Initializes the Serial Peripheral Interface module in current version of MPCS200_Quick_St	Module Identifier	Initialization Command	Description	
CORE CORE_INIT_INST Initializes the exceptions-related bits in the MSR core register CORE CORE_INIT_MMU Initializes the Memory Management Unit registers (i.e. MMU-related bits in the MSR and HID2 core registers, IBATs and DBATs core registers). CORE CORE_INIT_HID Initializes the bits of HID0 and HID2 core registers not related to the CACHE or MMU operation CORE CORE_INIT_CACHE Initializes the CACHE-related bits in the HID0 core register COM CDM_INIT Initializes the Clock Distribution Module FEC FEC_INIT Initializes the Fast Ethernet Controller module GPIO GPIO_INIT Initializes the SIM_GPIO module GPT_INIT Initializes the General Purpose Timer module specified by the module identifier in the local() call ICTL ICTL_INIT Initializes the I2C Controller specified by the module identifier in the incett() call ICTL ICTL_INIT Initializes the Interrupt Controller module and the Quick Start Interrupt Dispatcher infrastructure IPBI IPBI_INIT Initializes the Memory Map module LPC LPC_INIT Initializes the Memory Map module CAN1, CAN2 CAN_INIT Initializes the Memory Map module CAN1, CAN2 CAN_INIT Initializes the Programmable Serial Controller module identifier in the incett() call PCI PC_INIT Initializes the PCI Local Bus Controller PSC1, PSC6 PSC_INIT Initializes the Real Time Clock module SDMA SDMA_INIT Initializes the Real Time Clock module Initializes the BestComm module and optionally also loads the DMA microcode image using a BSP calls In the most cases the SDRAM is initialized automatically during startup. SDRAM_INIT is rarely used. SDRAM_INIT initializes the Serial Peripheral Interface module Vost implemented. There is no support for the USB module in current version of MPC5200_Quick_Start	ATA	ATA_INIT	· ·	
CORE CORE_INIT_MMU Initializes the Memory Management Unit registers (i.e. MMU-related bits in the MSR and HID2 core registers, IBATx and DBATx core registers). Initializes the bits of HID0 and HID2 core registers not related to the CACHE or MMU operation CORE CORE_INIT_CACHE Initializes the CACHE-related bits in the HID0 core register. CDM CDM_INIT Initializes the Clock Distribution Module FEC FEC_INIT Initializes the Fast Ethernet Controller module GPIO GPIO_INIT Initializes the SIM.GPIO module GPT0,, GPT7 GPT_INIT Initializes the General Purpose Timer module specified by the module identifier in the ioctl() call ICTL_ICC2 I2C_INIT Initializes the I2C Controller specified by the module identifier in the ioctl() call ICTL_INIT Initializes the Interrupt Controller module and the Quick Start Interrupt Dispatcher infrastructure IPBI IPBI_INIT Initializes the Interrupt Controller module and the Quick Start Interrupt Dispatcher infrastructure IPBI IPBI_INIT Initializes the Local Plus Bus module CAN1, CAN2 CAN_INIT Initializes the ECAN module specified by the module identifier in the ioctl() call PCI PCI_INIT Initializes the PCI Local Bus Controller PSC1,, PSC6 PSC_INIT Initializes the Programmable Serial Controller module specified by the module identifier in the ioctl() call RTC RTC_INIT Initializes the Real Time Clock module SDMA SDMA_INIT Initializes the BestComm module and optionally also loads the DMA microcode image using a BSP calls SDRAM_INIT in Initializes the SDRAM is initialized automatically during startup. SDRAM_INIT is rarely used. SLT_INIT Initializes the Serial Peripheral Interface module Not Implemented. There is no support for the USB module in current version of MPC5200_Quick_Start	CORE	CORE_INIT_MSR		
in the MSR and HID2 core registers, IBATx and DBATx core registers). CORE CORE_INIT_HID CORE CORE_INIT_CACHE Initializes the bits of HID0 and HID2 core registers not related to the CACHE or MMU operation Initializes the CACHE-related bits in the HID0 core register CDM CDM_INIT Initializes the Clock Distribution Module Initializes the Fast Ethernet Controller module GPIO GPIO_INIT Initializes the SIM.GPIO module GPTO,, GPT7 GPT_INIT Initializes the SIM.GPIO module Initializes the IDEC controller specified by the module identifier in the loct() call ICTL_INIT ICTL_INIT Initializes the IDEC Controller specified by the module identifier in the ioct() call ICTL_INIT Initializes the Interrupt Controller module and the Quick Start Interrupt Dispatcher infrastructure IPBI IPBI_INIT Initializes the Memory Map module LPC LPC_INIT Initializes the Local Plus Bus module CAN_INIT Initializes the msCAN module specified by the module identifier in the ioct() call PCI PCI_INIT Initializes the PCI Local Bus Controller PSC1,, PSC6 PSC_INIT Initializes the PCI Local Bus Controller module specified by the module identifier in the ioct() call RTC RTC_INIT Initializes the PCI Local Bus Controller module specified by the module identifier in the ioct() call SDMA SDMA_INIT Initializes the Real Time Clock module Initializes the Real Time Clock module Initializes the BestComm module and optionally also loads the DMA microcode image using a BSP calls In the most cases the SDRAM is initialized automatically during startup. SDRAM_INIT is rarely used. SDRAM_INIT Initializes the Slice Timer module specified by the module identifier in the ioct() call VSB_INIT Initializes the Serial Peripheral Interface module Not implemented. There is no support for the USB module in current version of MPCS200_Quick_Start	CORE	CORE_INIT_INT	Initializes the exceptions-related bits in the MSR core register	
CORE CORE_INIT_CACHE Initializes the CACHE-related bits in the HID0 core register CDM CDM_INIT Initializes the Clock Distribution Module FEC FEC_INIT Initializes the Fast Ethernet Controller module GPIO GPIO_INIT Initializes the SIM.GPIO module GPTO,, GPT7 GPT_INIT Initializes the General Purpose Timer module specified by the module identifier in the loct() call ICTL, I2C2 I2C_INIT Initializes the I2C Controller specified by the module identifier in the ioctt() call ICTL ICTL_INIT Initializes the Interrupt Controller module and the Quick Start Interrupt Dispatcher infrastructure IPBI IPBI_INIT Initializes the Memory Map module LPC LPC_INIT Initializes the Local Plus Bus module CAN1, CAN2 CAN_INIT Initializes the Memory Map module specified by the module identifier in the ioctt() call PCI PCI_INIT Initializes the PCI Local Bus Controller PSC1,, PSC6 PSC_INIT Initializes the PCI Local Bus Controller RTC RTC_INIT Initializes the Real Time Clock module SDMA SDMA_INIT Initializes the BestComm module and optionally also loads the DMA microcode image using a BSP calls SDRAM SDRAM_INIT Initializes the SDRAM is initialized automatically during startup. SDRAM_INIT is rarely used. SLT0, SLT1 SLT_INIT Initializes the Slice Timer module specified by the module identifier in the icott() call SPI SPI_INIT Initializes the Serial Peripheral Interface module Not implemented. There is no support for the USB module in current version of MPCS200_Quick_Start	CORE	CORE_INIT_MMU		
CDM CDM_INIT Initializes the Clock Distribution Module FEC FEC_INIT Initializes the Fast Ethernet Controller module GPIO GPIO_INIT Initializes the SIM.GPIO module GPTO,, GPT7 GPT_INIT Initializes the General Purpose Timer module specified by the module identifier in the loctl() call I2C1, I2C2 I2C_INIT Initializes the I2C Controller specified by the module identifier in the ioctl() call ICTL ICTL_INIT Initializes the Interrupt Controller module and the Quick Start Interrupt Dispatcher infrastructure IPBI IPBI_INIT Initializes the Memory Map module LPC LPC_INIT Initializes the Local Plus Bus module CAN1, CAN2 CAN_INIT Initializes the PCI Local Bus Controller PCI PCI_INIT Initializes the PCI Local Bus Controller PSC1,, PSC6 PSC_INIT Initializes the Programmable Serial Controller module specified by the module identifier in the ioctl() call RTC RTC_INIT Initializes the PROGRAM is initialized automatically during startup. SDRAM SDRAM_INIT In the most cases the SDRAM is initialized automatically during startup. SDRAM_INIT is rarely used. SLT0, SLT1 SLT_INIT Initializes the Slice Timer module specified by the module identifier in the loctl() call Not implemented. There is no support for the USB module in current version of MPC5200_Quick_Start	CORE	CORE_INIT_HID		
FEC FEC_INIT Initializes the Fast Ethernet Controller module GPIO GPIO_INIT Initializes the SIM.GPIO module GPTO,, GPT7 GPT_INIT Initializes the General Purpose Timer module specified by the module identifier in the ioctl() call I2C1, I2C2 I2C_INIT Initializes the I2C Controller specified by the module identifier in the ioctl() call ICTL ICTL_INIT Initializes the Interrupt Controller module and the Quick Start Interrupt Dispatcher infrastructure IPBI IPBI_INIT Initializes the Memory Map module LPC LPC_INIT Initializes the Local Plus Bus module CAN1, CAN2 CAN_INIT Initializes the msCAN module specified by the module identifier in the ioctl() call PCI PCI_INIT Initializes the PCI Local Bus Controller PSC1,, PSC6 PSC_INIT Initializes the PCI Local Bus Controller MTC RTC_INIT Initializes the Real Time Clock module SDMA SDMA_INIT Initializes the BestComm module and optionally also loads the DMA microcode image using a BSP calls SDRAM_INIT SDRAM_INIT is rarely used. SLTO, SLT1 SLT_INIT Initializes the Slice Timer module specified by the module identifier in the loctl() call SPI SPI_INIT Initializes the Serial Peripheral Interface module Not implemented. There is no support for the USB module in current version of MPC5200_Quick_Start	CORE	CORE_INIT_CACHE	Initializes the CACHE-related bits in the HID0 core register	
GPIO GPIO_INIT Initializes the SIM.GPIO module GPTO,, GPT7 GPT_INIT Initializes the General Purpose Timer module specified by the module identifier in the ioctl() call I2C1, I2C2 I2C_INIT Initializes the I2C Controller specified by the module identifier in the ioctl() call ICTL ICTL_INIT Initializes the Interrupt Controller module and the Quick Start Interrupt Dispatcher infrastructure IPBI IPBI_INIT Initializes the Memory Map module LPC LPC_INIT Initializes the Local Plus Bus module CAN1, CAN2 CAN_INIT Initializes the PCI Local Bus Controller PCI PCI_INIT Initializes the PCI Local Bus Controller PSC1,, PSC6 PSC_INIT Initializes the PCI Local Bus Controller module specified by the module identifier in the ioctl() call RTC RTC_INIT Initializes the Real Time Clock module SDMA SDMA_INIT Initializes the BestComm module and optionally also loads the DMA microcode image using a BSP calls SDRAM SDRAM_INIT In the most cases the SDRAM is initialized automatically during startup. SDRAM_INIT is rarely used. SLT0, SLT1 SLT_INIT Initializes the Serial Peripheral Interface module USB_INIT Initializes the Serial Peripheral Interface module in current version of MPC5200_Quick_Start	CDM	CDM_INIT	Initializes the Clock Distribution Module	
GPTO,, GPT7 GPT_INIT Initializes the General Purpose Timer module specified by the module identifier in the ioctl() call I2C1, I2C2 I2C_INIT Initializes the I2C Controller specified by the module identifier in the ioctl() call ICTL ICTL_INIT Initializes the Interrupt Controller module and the Quick Start Interrupt Dispatcher infrastructure IPBI IPBI_INIT Initializes the Memory Map module LPC LPC_INIT Initializes the Local Plus Bus module CAN1, CAN2 CAN_INIT Initializes the msCAN module specified by the module identifier in the ioctl() call PCI PCI_INIT Initializes the PCI Local Bus Controller PSC1,, PSC6 PSC_INIT Initializes the Programmable Serial Controller module specified by the module identifier in the ioctl() call RTC RTC_INIT Initializes the Real Time Clock module SDMA SDMA_INIT Initializes the BestComm module and optionally also loads the DMA microcode image using a BSP calls SDRAM_INIT In the most cases the SDRAM is initialized automatically during startup. SDRAM_INIT is rarely used. SLT0, SLT1 SLT_INIT Initializes the Slice Timer module specified by the module identifier in the ioctl() call SPI SPI_INIT Initializes the Serial Peripheral Interface module Not implemented. There is no support for the USB module in current version of MPC5200_Quick_Start	FEC	FEC_INIT	Initializes the Fast Ethernet Controller module	
identifier in the ioctl() call I2C1, I2C2 I2C_INIT Initializes the I2C Controller specified by the module identifier in the ioctl() call ICTL ICTL_INIT Initializes the Interrupt Controller module and the Quick Start Interrupt Dispatcher infrastructure IPBI IPBI_INIT Initializes the Memory Map module LPC LPC_INIT Initializes the Local Plus Bus module CAN1, CAN2 CAN_INIT Initializes the msCAN module specified by the module identifier in the ioctl() call PCI PCI_INIT Initializes the PCI Local Bus Controller PSC1,, PSC6 PSC_INIT Initializes the Programmable Serial Controller module specified by the module identifier in the ioctl() call RTC RTC_INIT Initializes the Real Time Clock module SDMA SDMA_INIT In the most cases the SDRAM is initialized automatically during startup. SDRAM_INIT is rarely used. SLT0, SLT1 SLT_INIT Initializes the Serial Peripheral Interface module VSB_INIT Not implemented. There is no support for the USB module in current version of MPC5200_Quick_Start	GPIO	GPIO_INIT	Initializes the SIM.GPIO module	
ICTL ICTL ICTL_INIT Initializes the Interrupt Controller module and the Quick Start Interrupt Dispatcher infrastructure IPBI IPBI_INIT Initializes the Memory Map module LPC LPC_INIT Initializes the Local Plus Bus module CAN1, CAN2 CAN_INIT Initializes the PCI Local Bus Controller PCI PCI_INIT Initializes the PCI Local Bus Controller PSC1,, PSC6 PSC_INIT Initializes the PCI Local Bus Controller module specified by the module identifier in the ioctl() call RTC RTC_INIT Initializes the Real Time Clock module SDMA SDMA_INIT Initializes the BestComm module and optionally also loads the DMA microcode image using a BSP calls SDRAM SDRAM_INIT In the most cases the SDRAM is initialized automatically during startup. SDRAM_INIT is rarely used. SLT_INIT Initializes the Slice Timer module specified by the module identifier in the ioctl() call SPI SPI_INIT Initializes the Serial Peripheral Interface module Not implemented. There is no support for the USB module in current version of MPC5200_Quick_Start	GPT0,, GPT7	GPT_INIT		
IPBI IPBI_INIT Initializes the Memory Map module LPC LPC_INIT Initializes the Local Plus Bus module CAN1, CAN2 CAN_INIT Initializes the msCAN module specified by the module identifier in the ioctl() call PCI PCI_INIT Initializes the PCI Local Bus Controller PSC1,, PSC6 PSC_INIT Initializes the Programmable Serial Controller module specified by the module identifier in the ioctl() call RTC RTC_INIT Initializes the Real Time Clock module SDMA SDMA_INIT Initializes the BestComm module and optionally also loads the DMA microcode image using a BSP calls SDRAM SDRAM_INIT In the most cases the SDRAM is initialized automatically during startup. SDRAM_INIT is rarely used. SLT_INIT Initializes the Slice Timer module specified by the module identifier in the ioctl() call SPI SPI_INIT Initializes the Serial Peripheral Interface module VSB_INIT Version of MPC5200_Quick_Start	I2C1, I2C2	I2C_INIT	· · · · · · · · · · · · · · · · · · ·	
LPC LPC_INIT Initializes the Local Plus Bus module CAN1, CAN2 CAN_INIT Initializes the msCAN module specified by the module identifier in the ioctl() call PCI PCI_INIT Initializes the PCI Local Bus Controller PSC1,, PSC6 PSC_INIT Initializes the Programmable Serial Controller module specified by the module identifier in the ioctl() call RTC RTC_INIT Initializes the Real Time Clock module SDMA SDMA_INIT Initializes the BestComm module and optionally also loads the DMA microcode image using a BSP calls SDRAM_INIT In the most cases the SDRAM is initialized automatically during startup. SDRAM_INIT is rarely used. SLT0, SLT1 SLT_INIT Initializes the Slice Timer module specified by the module identifier in the ioctl() call SPI SPI_INIT Initializes the Serial Peripheral Interface module USB_INIT Not implemented. There is no support for the USB module in current version of MPC5200_Quick_Start	ICTL	ICTL_INIT		
CAN1, CAN2 CAN_INIT Initializes the msCAN module specified by the module identifier in the ioctl() call PCI PCI_INIT Initializes the PCI Local Bus Controller PSC1,, PSC6 PSC_INIT Initializes the Programmable Serial Controller module specified by the module identifier in the ioctl() call RTC RTC_INIT Initializes the Real Time Clock module SDMA SDMA_INIT Initializes the BestComm module and optionally also loads the DMA microcode image using a BSP calls SDRAM SDRAM_INIT In the most cases the SDRAM is initialized automatically during startup. SDRAM_INIT is rarely used. SLT0, SLT1 SLT_INIT Initializes the Slice Timer module specified by the module identifier in the ioctl() call SPI SPI_INIT Initializes the Serial Peripheral Interface module USB_INIT Not implemented. There is no support for the USB module in current version of MPC5200_Quick_Start	IPBI	IPBI_INIT	Initializes the Memory Map module	
PCI PCI_INIT ioctl() call PCI PCI_INIT Initializes the PCI Local Bus Controller PSC1,, PSC6 PSC_INIT Initializes the Programmable Serial Controller module specified by the module identifier in the ioctl() call RTC RTC_INIT Initializes the Real Time Clock module SDMA_INIT Initializes the BestComm module and optionally also loads the DMA microcode image using a BSP calls SDRAM SDRAM_INIT In the most cases the SDRAM is initialized automatically during startup. SDRAM_INIT is rarely used. SLT0, SLT1 SLT_INIT Initializes the Slice Timer module specified by the module identifier in the ioctl() call SPI SPI_INIT Initializes the Serial Peripheral Interface module USB_INIT Not implemented. There is no support for the USB module in current version of MPC5200_Quick_Start	LPC	LPC_INIT	Initializes the Local Plus Bus module	
PSC1,, PSC6 PSC_INIT Initializes the Programmable Serial Controller module specified by the module identifier in the ioctl() call RTC RTC_INIT Initializes the Real Time Clock module SDMA SDMA_INIT Initializes the BestComm module and optionally also loads the DMA microcode image using a BSP calls SDRAM SDRAM_INIT In the most cases the SDRAM is initialized automatically during startup. SDRAM_INIT is rarely used. SLT0, SLT1 SLT_INIT Initializes the Slice Timer module specified by the module identifier in the ioctl() call SPI SPI_INIT Initializes the Serial Peripheral Interface module USB_INIT Not implemented. There is no support for the USB module in current version of MPC5200_Quick_Start	CAN1, CAN2	CAN_INIT		
module identifier in the ioctl() call RTC RTC_INIT Initializes the Real Time Clock module SDMA SDMA_INIT Initializes the BestComm module and optionally also loads the DMA microcode image using a BSP calls SDRAM SDRAM_INIT In the most cases the SDRAM is initialized automatically during startup. SDRAM_INIT is rarely used. SLT0, SLT1 SLT_INIT Initializes the Slice Timer module specified by the module identifier in the ioctl() call SPI SPI_INIT Initializes the Serial Peripheral Interface module USB_INIT Not implemented. There is no support for the USB module in current version of MPC5200_Quick_Start	PCI	PCI_INIT	Initializes the PCI Local Bus Controller	
SDMA SDMA_INIT Initializes the BestComm module and optionally also loads the DMA microcode image using a BSP calls SDRAM SDRAM_INIT In the most cases the SDRAM is initialized automatically during startup. SDRAM_INIT is rarely used. SLT0, SLT1 SLT_INIT Initializes the Slice Timer module specified by the module identifier in the ioctl() call SPI SPI_INIT Initializes the Serial Peripheral Interface module USB USB_INIT Not implemented. There is no support for the USB module in current version of MPC5200_Quick_Start	PSC1,, PSC6	PSC_INIT		
SDMA_INIT microcode image using a BSP calls SDRAM SDRAM_INIT In the most cases the SDRAM is initialized automatically during startup. SDRAM_INIT is rarely used. SLT0, SLT1 SLT_INIT Initializes the Slice Timer module specified by the module identifier in the ioctl() call SPI SPI_INIT Initializes the Serial Peripheral Interface module USB_INIT Not implemented. There is no support for the USB module in current version of MPC5200_Quick_Start	RTC	RTC_INIT	Initializes the Real Time Clock module	
SDRAM_INIT is rarely used. SLT0, SLT1 SLT_INIT Initializes the Slice Timer module specified by the module identifier in the ioctl() call SPI SPI_INIT Initializes the Serial Peripheral Interface module USB USB_INIT Not implemented. There is no support for the USB module in current version of MPC5200_Quick_Start	SDMA	SDMA_INIT		
SPI SPI_INIT ioctl() call SPI SPI_INIT Initializes the Serial Peripheral Interface module USB USB_INIT Not implemented. There is no support for the USB module in current version of MPC5200_Quick_Start	SDRAM	SDRAM_INIT	, , ,	
USB USB_INIT Not implemented. There is no support for the USB module in current version of MPC5200_Quick_Start	SLT0, SLT1	SLT_INIT	· · · · · · · · · · · · · · · · · · ·	
version of MPC5200_Quick_Start	SPI	SPI_INIT	Initializes the Serial Peripheral Interface module	
XLARB XLARB_INIT Initializes the XL Bus Arbiter module	USB	USB_INIT		
	XLARB	XLARB_INIT	Initializes the XL Bus Arbiter module	

8 Sample Applications

MPC5200 BSP

To demonstrate use of the GCT and a basic access to the peripheral modules, several sample applications are included in the MPC5200_Quick_Start installation. Each application focuses on a single peripheral module of the MPC5200. The "appconfig.h" file contains valid configuration values for the module being demonstrated and also for the other modules needed to run the application (CDM, SDRAM and PSC1 for a console). In most of the cases the STARTUP configuration is set up for an automatic __pre_main() initialization of all modules used in the application.

All sample applications are located in the "sample_applications" sub-directory of the MPC5200_Quick_Start installation folder. Applications are organized in folders by compiler and board for which they are tested (currently there are only CodeWarrior/Lite5200 applications).

Except the system files, which match exactly the ones in the Project Stationery, there is always only a single source file in each sample application - the "main.c". This file contains detailed comment block describing the application functionality plus all the application source code. The table below describes briefly the sample applications included with the current version of the MPC5200 Quick Start.

Table 4. Sample Applications

Sample Application	Description		
ata_demo	Demonstrates an automatic detection of ATA hard drive(s) timing modes (PIO, MDMA, UDMA) performed in the initialization code.		
fec_demo	Demonstrates a use of the Fast Ethernet Controller module. Except FEC module initialization, this application also uses two standard DMA tasks to demonstrate basic receive and transmit functions.		
gpt_slt_demo	Using a GPT and SLT timer interrupt sources, this application demonstrates a use of the Interrupt Dispatcher and interrupt service routines.		
mscan_demo	Demonstrates a use of msCAN module and MPC5200_Quick_Start low-level CAN driver. A CAN transmit and receive operations can be demonstrated using either a CAN link to PC or using two Lite5200 boards connected together.		
pci_demo1	Demonstrates a use of the PCI Configuration Space read operations. Displays an information about devices in the Lite5200 PCI slots (including the MPC5200 PCI bridge itself).		
pwm_demo	Demonstrates a use of the PWM mode of the GPT timer module to control the LED light intensity.		
rtc_demo	Demonstrates a use of interrupts on the RTC module.		
spi_demo1	Requires an externally connected MAX5152 DA converter to demonstrate a use of the SPI mode of the PSC2 module. The voltage on the four DAC channels can be set using the console commands.		
spi_demo2	Requires an externally connected ST95020 EEPROM device to demonstrate a use of the interrupt-driven SPI module operations.		
uart_demo	Demonstrates a use of UART mode of two PSC modules.		

9 MPC5200 BSP

MPC5200_Quick_Start is built on top of the software support package called "BSP" (Board Support Package), distributed with the Lite5200 systems. The latest version of the BSP package is included into the Quick Start distribution, so there is no need to retrieve and to install it separately. The full BSP source code is also included in all MPC5200_Quick_Start project templates, so the BSP functions are immediately ready to be used in the user applications.

The following table summarizes the features of the BSP and shows the items reused by the MPC5200_Quick_Start applications. All BSP code is installed in the "support|bsp" sub-directory of the MPC5200_Quick_Start source ("src") folder.

Table 5. BSP Features

BSP Item	Quick Start Reuse	Description	
MPC5200 Header Files	Fully reused	Quick Start uses its own structure types for mapping of MPC5200 peripheral registers. However in most of the cases the Quick Start types are just a "typedefs" of the original BSP types.	
		The Quick Start header files take care about including the original BSP header files so the re-use is fully transparent to the user.	
PowerPC basic types	Re-implemented	Quick Start uses the same basic types as in the BSP (uint32, uint16,) The "ppctypes.h" header file is duplicated in the Quick Start "include" folder.	
PSC_UART and console code	Partially reused	The PSC UART interface to the system "stdio" calls (printf, puts, gets,) is reused in Quick Start applications. The BSP console initialization code is disabled so the GCT configuration of the PSC1 applies for the console.	
"BestComm" code and DMA RTOS images	Fully reused	The BSP contains the official BestComm support from Freescale (formerly Motorola) so it is fully reused in Quick Start. The BestComm DMA images are integrated in the Quick Start project templates (DMA_ImageRtos1 and DMA_ImageRtos2).	
"Exceptions" BSP code	Not used	The Quick Start implements its own exception handling mechanism (Interrupt Dispatcher).	
"Time", "Sleep", "RTClock", "Core" and "Frequency" BSP code	Not used	The code is not used by the Quick Start. However, the applicable BSP source files are included in Quick Start projects to maintain compatibility with older code.	

10 Conclusion

The MPC5200_Quick_Start development environment can help users to become familiar with the powerful and rather complex device which Freescale (formerly Motorola) MPC5200 surely is. With the support for creating "non-operating system" applications, the user is capable of writing a fully functional code with a complete low-level access to all peripheral modules of the MPC5200. Using the Graphical Configuration Tool the vast majority of MPC5200 features can be explored quickly and more effectively than by reading the device's User Manual. By looking at how the control registers of the MPC5200 changes in the GCT, the user can also better understand the meaning of the individual control bits and bit fields as they are described in the User Manual.

The integration with and the support of the CodeWarrior Development Environment significantly reduces the code-debug-deploy loop as compared with other environments. On the other side, it is a subject of future MPC5200_Quick_Start development to widen the set of supported tools and platforms.

How to Reach Us:

Home Page:

www.freescale.com

F-mail·

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Technical Information Center 3-20-1, Minami-Azabu, Minato-ku Tokyo 106-0047, Japan 0120 191014 or +81 3 3440 3569 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405

Denver, Colorado 80217 1-800-441-2447 or 303-675-2140

Fax: 303-675-2150

LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2004. All rights reserved.

AN2757 Rev. 1 08/2004