Application Note

AN2586 Rev. 0, 1/2004

MPC8260 PowerQUICC II Family Power Distribution Trends: A Survey





NCSD Applications Austin, Texas This application note presents a survey of power distribution circuits that are needed to deliver sufficient quiet supply to the MPC8260 PowerQUICC IITM family of integrated communications processors, and highlights issues that arise with systems that are based on a high performance processor such as the MPC8260.

Power distribution issues are discussed first, followed by a survey of techniques and methods. This document is intended as a guideline for new designs as well as a reference that may help in fixing existing designs. The following topics are addressed:

Topic	Page
Section 1, "Introduction"	2
Section 2, "Statement of the Problem"	2
Section 3, "Previous Work Study"	3
Section 4, "References"	17

The MPC8260 PowerQUICC II family consists of the devices shown in Table 1.

Table 1. MPC8260 Family Devices and Silicon Revisions

	Silicon									
Device	Process	0.29 μm (HiP3)				0.25 μm (HiP4)				
	Revision	A. 1	B.1	B.2	B.3	C.2	A.0	B.1	C.0	
MPC8260(A) 1		÷	÷	÷	÷	÷	÷	÷		
MPC8250 ²			'	•	'		÷	÷ ²	÷ ²	
MPC8255(A) ¹		÷	÷	÷	÷	÷	÷	÷		
MPC8264					•		÷	÷		
MPC8265							÷	÷	÷	
MPC8266							÷	÷	÷	

¹ "A" designates HiP4 revisions of a device that was originally available in a HiP3 version.

² Also available in 516 PBGA (VR or ZQ) package in HiP4 Rev B.1 and Rev C.0 only.

1 Introduction

One important step for designing a high speed digital system is to pre-plan for the power distribution strategy. The strategy should cover the following aspects:

- Power supply circuit design
- Power supply delivery network
- IC decoupling networks
- Noise and EMI issues

In the first item, designers should plan for an efficient supply that is capable of providing the following:

- Accurate output voltage levels at different loads
- Protection to the load from the main conducted emissions and surges
- Protection to the load from shorts and surges
- Stability under various overall supply network, i.e., no oscillations, minimum drift, and so on
- Enough bypass circuit for sudden demand from the load
- Capability to sense loads when the loads are remote from the supply
- Isolation of the main from the load
- Fast dynamic response to load changes to stay within limit of the specified output levels

This document does not discuss power supply circuit design. The main assumption is that the supply circuit is a nearly ideal DC source. This assumption simplifies the analysis by de-correlating supply circuit dynamics from the network dynamics. Instead, this document's main focus is the supply delivery network and use of capacitors to bypass the supply network. When the supply circuit is planned, designers must plan for placement of this circuit relative to the loads. In general it is always preferable to have the supply circuit closer to the load. When that is difficult, a power delivery circuit is needed to reach far loads. The study of delivery network characteristics as well as its interaction with the processor load, for instance, is vital to understand and to design a minimum noise delivery system. To see the whole picture of our power network, we must include most of the parasitics in the power distribution network as well as in the load chip packages. In addition, we should include all the bypass caps in the model. Figure 1 shows conceptually the power circuit of a single-chip load.




Figure 1. Power Circuit

2 Statement of the Problem

From the perspective of the decoupling capacitor, the problem is that the following are not known:

- Bypass capacitors count
- Bypass capacitors type
- Bypass capacitors location
- Bypass capacitors orientation

Bypass capacitors connection to load

Also from the perspective of the power delivery network, answers to the following are not known:

- What is the optimal topology of the supply and ground layers, given a set of physical constraints?
- What is the nature of the interaction of this network with the load package?
- How can we minimize the noise and EMI and at the same time meet the power demand requirement?

This document addresses these topics. Figure 2 shows a scope capture of MPC8260 power input from a non-optimized system.




Figure 2. MPC8260 Power Input from a Non-optimized Source

In this case, the MPC8260 supply power dropped to below 1.9 V. The measurement was taken as close to MPC8260 pin as possible. We can conclude that early planning is important for the distribution network as well as bypass capacitor network.

3 Previous Work Study

Because the design challenge is a circuit optimization problem, we need to address it in a way that covers most of the aspects mentioned in Section 2, "Statement of the Problem." We want to study the following:

- How do we estimate the load?
- How do we model the load?
- How do we model the BCP delivery network?
- How do we optimize the response with non ideal caps?

Previous Work Study

• How do we incorporate EMI reduction to our effort?

To do this, we need to summarize what others have done so far.

3.1 How to estimate bypass capacitors?

Different systems consume different amounts of power even if they use the same processor. It might be difficult to predict beforehand the amount of power a new system will consume. Many factors contribute to this ambiguity. One of them is that it is hard to have a clear idea about the complexity of the software that the processor are run in the early stages of the project. In [11] for example (see Section 4, "References") a project is made to correlate system processor measured power consumption with periodic events estimating system usage and performance monitors. Many other similar techniques are used to produce an energy-aware computing systems. Modern super-scaler processors like the MPC8260's 603e core have many units running in parallel while computing. Thus the amount of power consumed by the processor is directly related to the sequence of code that is fed to it. Although there are simulation techniques to estimate the power that processes consume, these simulation-estimation efforts are still tied to the sequence of instructions that are fed to the simulator. This might be why in [11] they took direct measurement of the power consumption rather than simulating the micro-architectural detailed power consumption. What matters is the ability to predict the code and base on it an estimation of how much the processor is utilized. For example, we could ask about:

- Data cache utilization like hit/miss ratio
- Instruction cache utilization, hit/miss ratio
- Register file utilization, usage
- Branch prediction unit events
- Integer/floating unit utilization

One easy way might be to assume worst-case power consumption when the chip is running at its extreme power limit as well. But this approach has its shortcomings, such as the following:

- Too much expected current demand means undesirably stronger power supply circuit.
- Too much expected current allows adding more generous copper estate, which is expensive.

As in any engineering challenge, there has to be a reasonable compromise and an educated guess. For example, in the MPC8260's core current demand estimation we must know first the speed at which the core operates. After that let us take the case when the process starts a heavy load execution. We must estimate the number of core clock cycles needed to draw that much current and stay there steadily.

The following sets of equations are useful:

- Core frequency = F in Hertz.
- Core single clock cycle time = 1/f in seconds.
- N is the number of cycles needed to fill keep the processes working hard
- I is current in Amps consumed when the processor is working hard

Therefore, the rate of current change can be stated as the following:

$$\frac{d\mathbf{I}}{dt} = \frac{\mathbf{I} \times \mathbf{F}}{\mathbf{N}}$$

In our example, if the MPC8260 is running at 2.0 V, I is estimated 1.2 A, F = 200MH, and N = 2, then:

$$\frac{\Delta \mathbf{I}}{\Delta \mathbf{t}} = \frac{\mathbf{1.2} \times \mathbf{200e6}}{2} = 1.2e8$$

This excessive amount of current change definitely creates a huge stress on the power delivery network, especially if it was not properly designed.

So far we have seen some description of load current consumption and have had a rough estimation of its rate of change. Imagine the current demand curve as it is shown in Figure 3.




Figure 3.

Note that the current exact profile depends on the code. If I(t) is the exact current profile, our assumption is the following:

$$\left|\frac{dI(t)}{dt}\right| \leq \frac{max(I(t)) \times F}{N}$$

The first technique to roughly estimate the bypass capacitors is based on the following set of equations:

$$X \max = \frac{\Delta V}{\Delta I}$$

$$Fpsw = \frac{Xmax}{2\pi Lpsw}$$

Cbypass =
$$\frac{1}{2\pi FpswXmax}$$

In this case:

$$\Delta V = VCC \times tolerance$$

Based on our example, if Vcc = 2.0V and tolerance is 5% (also the current assumed is 1.2A), it could be stated as follows:

$$\Delta V = 2.0 \times 0.05 = 100 \text{mV}$$

Previous Work Study

The Xmax that is maximum common path impedance we can tolerate at the consumed current is the following:

$$Xmax = \frac{100mV}{1.2} = 83mOhms$$

As shown in the following equation, Fpsw is the frequency below which the power supply wiring is adequate, and Lpsw is the power supply wiring inductance. The supply inductance value is a function of the power track's geometry. Assume a system with 100nH:

Fpsw =
$$\frac{X \text{max}}{2\pi \text{Lpsw}} = \frac{0.083}{2\pi \times 100 \text{n}} = 132165 \cong 132 \text{kH}$$

Thus, the bypass first bypass capacitor to add is the following:

Cbypass =
$$\frac{1}{2\pi FpswXmax} = \frac{1}{2\pi \times 0.083 \times 132k} = 14.5uF$$

Because bypass capacitors have inductance in series, we must estimate a frequency Fbypass after which this bypass capacitor is not adequate. In the following equation, L is the series inductance of the bypass capacitor.

$$Fbypass = \frac{Xmax}{2\pi L}$$

Now, let L = 5nH.

Fbypass =
$$\frac{X \text{max}}{2\pi L} = \frac{0.083}{2\pi \times 5 \text{nH}} = 2643312 \cong 2.6 \text{Mhz}$$

This result tells us that the 14.5pF capacitor is adequate from 132 KH to 2.6 MH.

The next step is to add more capacitors to take care of the higher frequency range. In this analysis, the frequency that is proportional to a digital signal rise time frequency is called Fknee, and is defined as the following:

Fknee =
$$\frac{1}{2\text{Trise}}$$

In our case, let Trise be as follows:

Trise =
$$\frac{2}{200M}$$
 = 0.01 μ s

Therefore:

Fknee =
$$\frac{1}{2\text{Trise}} = \frac{200\text{M}}{2\times2} = 50\text{Mhz}$$

If we want to add m small capacitors with L inherent inductance per each, then:

$$\frac{L}{m} = \frac{X max}{2\pi Fknee} = \frac{0.083}{2 \times \pi \times 50M} = 0.2643 nH$$

If we use a standard SMT capacitor, the series L is around 2nH, which means we need m as follows:

$$m = \frac{2nH}{0.2643nH} \approx 7.4 \approx 8$$

This result tells us that we need at least eight capacitors to maintain an adequate bypass till 50MH. Now it is necessary to calculate the capacitance of each of these eight capacitors.

$$C = \frac{1}{2 \times \pi \times m \times Xmax \times Fbypass} = \frac{1}{2\pi \times 8 \times 0.083 \times 2.6e6} = 0.922nF$$

Also note that the power supply delivery plane has the following capacitance (where A is the area and d is the separation height all in inches):

Cpowersupply =
$$\frac{0.225 \epsilon rA}{d}$$

Let us say Cpower plane = 300pF. The overall circuit model, then, will resemble Figure 4.




Figure 4.

Previous Work Study

Using a Intusoft simulator, the following (Figure 5) is the voltage measurement as we sweep the AC current source frequency. Note that the AC amplitude is 1Amp, which makes the curve an impedance reading as well.





Figure 5.

Now using the same power supply network equivalent circuit let us see (Figure 6) the transient response to a current step pulse with a rise time equal to the following:

$$Trise = \frac{2}{200M} = 0.01 \mu s$$



Previous Work Study

To increase the accuracy of the circuit model, include the effective series resistance of each capacitor as well as including some wiring resistance, which acts as a damping factor. We expect to see a different transient response from what we have seen so far. For example, if we assume a total resistance of 0.01 Ohm for the series of all capacitors as well as for the power plane, the schematic resembles Figure 7.





Figure 8 shows the same circuit model that we have so far, but with additional damping resistors that are inherent in each bypass capacitor as well as the power supply delivery network. The step response will resemble Figure 8.



Also, the AC response to the 1 Amps sweeping AC at the current source of the load will resemble Figure 9. Note how the damping resistance changed the AC response.




Figure 9.

3.1.1 Analysis Summary

The analysis of the problem so far can be summarized as follows:

- 1. DC power drop is not taken into account across the network.
- 2. All vias models are ignored.
- 3. Very short power plane is assumed as well as no load, chip, package parasitic are included.
- 4. The approach of calculating the bypass capacitor did not take into account the accurate model of bypass capacitor.
- 5. The analysis dealt with the system as a pure circuit in terms of AC and transient., which is not accurate because we have an inherent transmission line model that behaves differently for the higher frequency signal transients.
- 6. The effect of EMI circuit model behavior was not analyzed.

3.2 How to model the load?

Digital chips consists of millions of transistors. When we design our power system model we do not care about the detailed model of the internal blocks of a chip. What we care about are the following:

- How many power levels should we provide the chip, I/O, core, Analog, etc.?
- What is the chip package parasitic?

- Is there any coupling between different power pins?
- Is there any coupling inside the die itself between different power blocks?
- What is the block power demand circuit model?

As mentioned earlier, the scope of this application note is the core power delivery network, even though the ideas in this application can be extended and applied for the I/O and PLL as well. The board designer should create an integrated environment for the chip so that all power pins have a good supply and minimum interference occurs between these rails. We started with an attempt to model the power side of the chip so that we can use it in our simulation, analysis, and so on. It is impractical to introduce the complex circuit model of the internal chip blocks in the power model. The most frequent modeling technique is to model the chip power side as a set of the following:

- Current source that switches from min to max, to include the worst case scenarios.
- Internal die capacitance.
- Internal die resistance.
- Package parasitics, inductance resistance and some capacitance.

The simplified power module would resemble Figure 10:




Figure 10.

As shown in Figure 11, the MPC8260 has three main power inputs:

- 1. Core supply inputs around 2V
- 2. I/O supply input around 3.3V
- 3. PLL supply input less noisy 2V inputs

For the grounding, the MPC8260 has the following:

- 1. Main ground pins for I/O and Core current return
- 2. PLL ground current return pins

Previous Work Study




Figure 11. MPC8260 Power and Ground Pins

A fair distribution of power and ground around the chip creates a sort of symmetry in terms of current paths. Note how most of the ground pins are placed inside the rim of the package. This consideration is important because in the board layout it is easy to extend routes from these pins towards the center of the chip direction and then to vias to the ground plan, for example. This arrangement makes it easy also for the layout engineer to do the bypass coupling pads directly under the chip in the other side of the board, thus locating the capacitors in a very close vicinity to the chip.

3.3 How to model the power distribution network?

Designing, modeling and analyzing the power distribution network involves many considerations, such as the following:

- How many power planes are needed and why?
- What is the stack up arrangement?
- What is the DC capacity of my power plan? Can it handle enough current whithout overstressing?
- What are my mechanical and physical constraints? Do I have enough estate to deliver generous currents?
- Do I want to take care of EMI issues up front?
- What about coupling? What constraints do I have for signal integrities?

Derive a clear view for these issues and an optimal solution that satisfies all the requirements. When the layout is done, verify if it is going to achieve all the goals. Modeling can be done in many different methods, all dependent on the following:

- 1. How accurate is the model?
- 2. What is the computing capacity?
- 3. What kind of results are desired?


Two main methods can simulate the 3D structures:

- 1. Full wave analysis, such as the following:
 - Finite element Method FEM
 - Method of Moments MoM
 - Finite difference time domain method, FDTD
- 2. Partial element equivalent circuit method, PEEC

Many available commercial tools can do all of these methods.

The main idea is based on Maxwell's equations that deals with E, D, H, B in real time. Then an attempt is made to put constraints, boundary values, based on the 3D geometry that the layout engineer provides. These equations are made discrete in both time and space, with an accuracy level that is consequently lost. When the tools have the discrete equation that can be represented in a matrix format, the tools attempt to solve these matrices given an input and a desired output. Many results can be obtained and used to study the behavior of the design as well as to do the 'what if' analysis to optimize the design.

Many methods can simplify the simulation analysis by reducing the amount of computation time. Some of these techniques are based on the TLM method where the power plan is a mesh of transmission lines. A SPICE-like simulator solves the system equation accordingly (see Figure 12):



3.4 What can be done with the PDN model?

When a circuit model is extracted from the layout, the design engineer can do the circuit analysis needed to proof that the layout comply with constraints. For example, the model of the board can generate a system equation like the following:

$$V = ZI$$

Where V is the node voltages across the mesh thus from the circuit designer's point of view, the power distribution system resembles Figure 13:




Figure 13.

Layout and circuit designers are interested in the overall circuit behavior, including the supply, DC/DC converter for instance, model, and bypass capacitors network that are close to the chip and the supply and in the PSD network.

The circuit engineer might be interested in achieving the following constraint, for example, where Vi is any voltage node in the PDS for all times:

$$|Vi(t)| \le constant$$

. The design challenge is how to achieve this goal using the following:

- Selection of optimum number of bypass capacitors
- Selection of optimum location of the bypass capacitors
- Modification of layout geometry

3.5 Where to place the decoupling capacitor?

The issue of placing the decoupling cap involves the following:

- Capacitor model
- Decoupling route model
- Via model

Placing a decoupling capacitor on the power distribution network changes the overall impedance profile of it. When we identify the main peaks of the PDN impedance, we try to add bypass capacitors that are capable of suppressing those peaks as much as possible. If the capacitor is placed in a board surface opposite to the chip board surface, a via must be in series with the bypass capacitor, which weakens the efficiency of the bypass. The reason is that the via it self has an inductance that is approximated as the following (where L is the inductance of via in nH, H is the height of the inductance, and H is the diameter in inches):

$$L = 5.08 \times h \times \ln \left(\frac{4 \times h}{d} + 1 \right)$$

Also vias have capacitance that depends on the via type. Bypass capacitors can be placed as close as possible to the nodes Vi that exhibit higher |Vi(t)|, implying that we are trying to keep the absolute value of the node voltage below a certain constant and enabling us to budget for noise that is superimposed over the constant DC value.

Many techniques automate the bypass capacitors placement process. As in any optimization problem, we must have an energy function that we are to minimize. Then we have to descend across this energy surface via changing the bypass capacitor locations. Each time the bypass capacitor location is changed, a new Z matrix is generated for the PDN. The process continues until the goal of keeping all |Vi(t)| less than a constant is reached.

3.6 How can the via cause EMI problems?

We must be aware of the effects of vias not from the bypass capacitor only but also from the power feed point of view. Vias are used to provide current paths to inner layers of the system board. The problem is that the current at the via must pass normally down the surface of the board. This direction change causes electromagnetic coupling with other vias, signals, or power, and radiation potential.

The electromagnetic coupling between vias is an important factor of cross-talk between signals that have vias close to each other. Vias have two types of inductances:

- Self-inductance, a function of the via geometry
- Mutual inductance with each neighboring via

To model the PCB more accurately, vias self- and mutual inductances must be taken into account. The radiation from Via accrues if the via is carrying a high frequency signal, and the via happens to be close to two parallel conductors, the emission is towards the PCB edges parallel to the PCB surface.

4 References

- 1. Howard W. Johnson, Martin Graham. High Speed Digital Design A Handbook Of Black Magic. Prentice Hall,1993, pp263-292.
- 2. T.C. Edwards, M.B. STEER. Foundations of Interconnect and Microstrip design, Third edition. Wiley, 2000, pp315-344.
- 3. Balsha R.Stanisc, Rob A. Rutenbar, L. Richard Carley. Synthesis of power distribution to manage signal integrity in mixed-signal ICs. Kluwer Academic Publishers, 1996.
- 4. Stephen H. Hall, Garrett W. Hall, James A. McCall. High Speed Digital System Design A Handbook of Interconnect theory an Design Practice. Wiley 2000.pp 102-154.
- 5. Hartmut Grabinski. Interconnects in VLSI Design. Kluwer Acadimic Publishers, 2000.pp 61-147.
- 6. S. Boyd, L. Vandenberghe, A. El Gamal, S. Yun. Design of Robust Power and Ground Networks. IEEE Trans Adv Pack.2001.

References

- 7. Shiyou Zhao; Roy, K.; Cheng-Kok Koh.Decoupling capacitance allocation and its application to power-supply noise-aware floor planning. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 21 Issue: 1 , Jan. 2002 Page(s): 81 -92
- 8. Shiyou Zhao, Kaushik Roy, Cheng-Kok Koh. Decoupling Capacitance Allocation for Power Supply Noise Suppression. IEEE Trans Adv. Pack. 2001.
- 9. Nanju Na, Jinwoo Choi. Modeling and Simulation of Core Switching Noise for ASICs. Advanced Packaging, IEEE Transactions on [see also Components, Packaging and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on], Volume: 25 Issue: 1, Feb. 2002 Page(s): 4-11
- Sachio Hayashi, Masaaki Yamada. EMI Noise Analysis under ASIC Design Environment. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 19 Issue: 11 , Nov. 2000 Page(s): 1337 -1346
- 11. Russ Joseph, Margret Martonosi. Run-Time Power Estimation in High Performance Microprocessors. Low Power Electronics and Design, International Symposium on, 2001,2001 Page(s): 135 -140
- 12. Sudhakar Bobba, Ibrahim N. Hajj. Maximum Voltage Variation in the Power Distribution Network of VLSI Circuits with RLC models. Low Power Electronics and Design, International Symposium on, 2001., 6-7 Aug. 2001 Page(s): 376 -381.
- 13. Rajendran Panda, Savithri Sundareswaran, David Blaauw. On the Interaction of Power Distribution Network with Substrate. Low Power Electronics and Design, International Symposium on, 2001., 6-7 Aug. 2001 Page(s): 388-393
- 14. Zheng, L.-R.; Li, B.-X.; Tenlunen, H.; Efficient and accurate modeling of power supply noise on distributed on-chip power networks. Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium, Volume: 2, 28-31 May 2000 Page(s): 513-516 vol.2
- 15. Yi-Min Jiang; Kwang-Ting Cheng; Vector generation for power supply noise estimation and verification of deep submicron designs. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 9 Issue: 2 , April 2001 Page(s): 329 -340

THIS PAGE INTENTIONALLY LEFT BLANK

HOW TO REACH US:

USA/EUROPE/LOCATIONS NOT LISTED:

Motorola Literature Distribution P.O. Box 5405, Denver, Colorado 80217 1-480-768-2130 (800) 521-6274

JAPAN:

Motorola Japan Ltd. SPS, Technical Information Center 3-20-1, Minami-Azabu Minato-ku Tokyo 106-8573 Japan 81-3-3440-3569

ASIA/PACIFIC:

Motorola Semiconductors H.K. Ltd. Silicon Harbour Centre, 2 Dai King Street Tai Po Industrial Estate, Tai Po, N.T., Hong Kong 852-26668334

TECHNICAL INFORMATION CENTER:

(800) 521-6274

HOME PAGE:

www.motorola.com/semiconductors

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.



Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. digital dna is a trademark of Motorola, Inc. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 2004

AN2586