# Silicon MAX


## N-channel logic level TrenchMOSTM transistor

**PSMN005-25D** 

#### **FEATURES**

- 'Trench' technology
- Very low on-state resistance
- Fast switching
- Logic level compatible

#### **SYMBOL**



#### **QUICK REFERENCE DATA**

$$\begin{aligned} V_{DSS} &= 25 \text{ V} \\ I_D &= 75 \text{ A} \\ R_{DS(ON)} &\leq 5.8 \text{ m}\Omega \text{ (V}_{GS} = 10 \text{ V)} \\ R_{DS(ON)} &\leq 7.5 \text{ m}\Omega \text{ (V}_{GS} = 5 \text{ V)} \end{aligned}$$

### **GENERAL DESCRIPTION**

SiliconMAX products use the latest Philips Trench technology to achieve the lowest possible on-state resistance in each package at each voltage rating.

### Applications:-


- d.c. to d.c. converters
- switched mode power supplies

The PSMN005-25D is supplied in the SOT428 (Dpak) surface mounting package.

### **PINNING**

PIN	DESCRIPTION	
1	gate	
2	drain <sup>1</sup>	
3	source	
tab	drain	

### SOT428 (DPAK)



#### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DSS</sub>	Drain-source voltage	T <sub>i</sub> = 25 °C to 175°C	-	25	V
V <sub>DGR</sub>	Drain-gate voltage	$T_{i}' = 25 ^{\circ}\text{C} \text{ to } 175 ^{\circ}\text{C}; R_{GS} = 20 \text{k}\Omega$	-	25	V
V <sub>GS</sub>	Continuous gate-source voltage	,	-	± 15	V
$V_{GSM}$	Peak pulsed gate-source voltage	T <sub>j</sub> ≤ 150 °C	-	± 20	V
I <sub>D</sub>	Continuous drain current	$T_{mb} = 25  ^{\circ}C; V_{GS} = 5  V$	-	75 <sup>2</sup>	Α
		$T_{mb} = 100  ^{\circ}C;  V_{GS} = 5  V$	-	70	Α
I <sub>DM</sub>	Pulsed drain current	$T_{mb} = 25  ^{\circ}C$	-	240	Α
$ P_{D} $	Total power dissipation	$T_{mb} = 25  ^{\circ}C$	-	125	W
$T_j$ , $T_{stg}$	Operating junction and storage temperature		- 55	175	°C

<sup>1</sup> It is not possible to make connection to pin 2 of the SOT428 package.

<sup>2</sup> Continuous current rating limited by package.

## N-channel logic level TrenchMOS<sup>TM</sup> transistor

PSMN005-25D

### **AVALANCHE ENERGY LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
70		Unclamped inductive load, $I_{AS} = 75 \text{ A}$ ; $t_p = 100 \mu\text{s}; T_j \text{ prior to avalanche} = 25 ^{\circ}\text{C};$ $V_{DD} \le 15 \text{ V}; R_{GS} = 50 \Omega; V_{GS} = 5 \text{ V}$	-	120	mJ
70	Non-repetitive avalanche current		-	75	Α

### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
R <sub>th j-mb</sub>	Thermal resistance junction		-	-	1.2	K/W
R <sub>th j-a</sub>	to mounting base Thermal resistance junction to ambient	SOT428 package, pcb mounted, minimum footprint	-	50	-	K/W

### **ELECTRICAL CHARACTERISTICS**

T<sub>i</sub>= 25°C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	Drain-source breakdown	$V_{GS} = 0 \text{ V}; I_D = 0.25 \text{ mA};$	25	-	-	V
\	voltage Gate threshold voltage	$V_{DS} = V_{GS}$ ; $I_D = 1 \text{ mA}$	23 1	- 1.5	- 2	V
$V_{GS(TO)}$	Gate tiffeshold voltage	$T_{i} = 175^{\circ}C$	0.5	1.5	-	ν̈́Ι
		T <sub>j</sub> = 175°C T <sub>i</sub> = -55°C	-	-	2.3	V
R <sub>DS(ON)</sub>	Drain-source on-state	$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}$	-	5	5.8	mΩ
	resistance	$V_{GS} = 5 \text{ V}; I_D = 25 \text{ A}$	-	6.2	7.5	mΩ
١.		$V_{GS} = 5 \text{ V}; I_D = 25 \text{ A}; T_j = 175^{\circ}\text{C}$	-	-	14	mΩ
I <sub>GSS</sub>	Gate source leakage current	$V_{GS} = \pm 10 \text{ V}; V_{DS} = 0 \text{ V}$	-	0.02	100	nA
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{DS} = 25 \text{ V}; V_{GS} = 0 \text{ V};$ $T_{i} = 175^{\circ}\text{C}$	-	0.05	10 500	μA μA
Q <sub>g(tot)</sub>	Total gate charge	I <sub>D</sub> = 75 A; V <sub>DD</sub> = 15 V; V <sub>GS</sub> = 5 V	-	60	-	nC
Q <sub>gs</sub>	Gate-source charge		-	8	-	nC
$Q_{gd}$	Gate-drain (Miller) charge		-	32	-	nC
t <sub>d on</sub>	Turn-on delay time	$V_{DD} = 15 \text{ V}; R_D = 0.6 \Omega;$	-	21	-	ns
t <sub>r</sub>	Turn-on rise time	$V_{GS} = 10 \text{ V}; R_{G} = 10 \Omega$	-	170	-	ns
t <sub>d off</sub>	Turn-off delay time	Resistive load	-	270	-	ns
t <sub>f</sub>	Turn-off fall time		-	216	-	ns
L <sub>d</sub>	Internal drain inductance	Measured tab to centre of die	-	3.5	-	nH
L <sub>s</sub>	Internal source inductance	Measured from source lead to source	-	7.5	-	nH
		bond pad				
C <sub>iss</sub>	Input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 20 \text{ V}; f = 1 \text{ MHz}$	-	3500	-	pF
C <sub>oss</sub>	Output capacitance		-	970	-	pF
C <sub>rss</sub>	Feedback capacitance			640	-	pF

# N-channel logic level TrenchMOS $^{\scriptscriptstyle \mathrm{TM}}$ transistor

PSMN005-25D

### REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_j = 25^{\circ}C$  unless otherwise specified


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I <sub>s</sub>	Continuous source current (body diode)		-	-	75	Α
I <sub>SM</sub>	Pulsed source current (body diode)		-	-	240	Α
$V_{SD}$	Diode forward voltage	$I_F = 25 \text{ A}; V_{GS} = 0 \text{ V}$	-	0.95	1.2	V
t <sub>rr</sub> Q <sub>rr</sub>	Reverse recovery time Reverse recovery charge	$I_F = 25 \text{ A}; -dI_F/dt = 100 \text{ A/}\mu\text{s};$ $V_{GS} = 0 \text{ V}; V_R = 25 \text{ V}$	-	140 0.27	-	ns μC


Philips Semiconductors Product specification


# Silicon

## N-channel logic level TrenchMOSTM transistor


PSMN005-25D









 $ID\% = 100 \cdot I_D/I_{D \cdot 25 \, ^{\circ}C} = f(T_{mb}); conditions: V_{GS} \ge 5 \, V$ 







Philips Semiconductors Product specification

# Silicon

## N-channel logic level TrenchMOSTM transistor

PSMN005-25D




Fig.7. Typical transfer characteristics.  $I_D = f(V_{GS})$ 




Fig.8. Typical transconductance,  $T_j = 25$  °C.  $g_{fs} = f(I_D)$ 




Fig.9. Normalised drain-source on-state resistance.  $R_{DS(ON)}/R_{DS(ON)25\ 'C} = f(T_i)$ 




Fig.10. Gate threshold voltage.  $V_{GS(TO)} = f(T_i)$ ; conditions:  $I_D = 1$  mA;  $V_{DS} = V_{GS}$ 





Fig.11. Sub-threshold drain current.  $I_D = f(V_{GS)}$ ; conditions:  $T_j = 25$  °C;  $V_{DS} = V_{GS}$ 



## N-channel logic level TrenchMOS™ transistor

PSMN005-25D






Fig.13. Typical turn-on gate-charge characteristics.  $V_{GS} = f(Q_G)$ 






## N-channel logic level TrenchMOS<sup>TM</sup> transistor

PSMN005-25D

### **MECHANICAL DATA**




#### Notes

- This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
- 2. Refer to SMD Footprint Design and Soldering Guidelines, Data Handbook SC18.
- 3. Epoxy meets UL94 V0 at 1/8".

N-channel logic level TrenchMOS<sup>TM</sup> transistor

PSMN005-25D

### **MOUNTING INSTRUCTIONS**



# Silicon MAX

## N-channel logic level TrenchMOS™ transistor

PSMN005-25D

#### **DEFINITIONS**

Data sheet status			
Objective specification This data sheet contains target or goal specifications for product development.			
Preliminary specification This data sheet contains preliminary data; supplementary data may be published l			
Product specification This data sheet contains final product specifications.			
Limiting values			

#### Limiting values

Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### **Application information**

Where application information is given, it is advisory and does not form part of the specification.

#### © Philips Electronics N.V. 1999

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.

#### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.