



CYPRESS

PRELIMINARY**FastEdge™ Series
CY2PP3115**

1:15 Differential Fanout Buffer

Features


- Fifteen ECL/PECL differential outputs grouped in four banks
- Two ECL/PECL differential inputs
- Hot-swappable/-insertable
- 50-ps output-to-output skew
- < 200-ps device-to-device skew
- Less than 2-pS intrinsic jitter
- < 500-ps propagation delay (typical)
- Operation up to 1.5 GHz
- PECL mode supply range: $V_{CC} = 2.375V$ to $3.465V$ with $V_{EE} = 0V$
- ECL mode supply range: $V_{EE} = -2.375V$ to $-3.465V$ with $V_{CC} = 0V$
- Industrial temperature range: $-40^{\circ}C$ to $85^{\circ}C$
- 52-pin 1.4mm TQFP package
- Temperature compensation like 100K ECL

Description

The CY2PP3115 is a low-skew, low propagation delay 1-to-15 differential fanout buffer targeted to meet the requirements of high-performance clock and data distribution applications. The device is implemented on SiGe technology and has a fully differential internal architecture that is optimized to achieve low-signal skews at operating frequencies of up to 1.5 GHz.

The device features two differential input paths which are multiplexed internally. This mux is controlled by the CLK_SEL pin. The CY2PP3115 may function not only as a differential clock buffer but also as a signal level translator and fanout on ECL/PECL single-ended signal to 15 ECL/PECL differential loads. An external bias pin, VBB, is provided for this purpose. In such an application, the VBB pin should be connected to either one of the CLKA# or CLKB# inputs and bypassed to V_{CC} via a 0.01- μF capacitor.

Since the CY2PP3115 introduces negligible jitter to the timing budget, it is the ideal choice for distributing high frequency, high precision clocks across back-planes and boards in communication systems. Furthermore, advanced circuit design schemes, such as internal temperature compensation, ensure that the CY2PP3115 delivers consistent, guaranteed performance over differing platforms.



Pin Description

Pin No.	Name ^[2,3]	I/O ^[1]	Type	Description
1,14,27, 30, 39, 40, 47, 52	VCC	+PWR	POWER	Power Supply, positive connection
2	MR	I,PD	ECL/PECL	Reset
3,4,11,12	FSEL(A,B,C,D)	I,PD	ECL/PECL	Output Divider Selects
5,8	CLK(0:1)	I,PD	ECL/PECL	Differential Clock Inputs – TRUE
6,9	CLK(0:1)#	I,PC	ECL/PECL	Differential Clock Inputs – COMPLIMENT
10	VBB	O	Bias	DC Bias Source
13	VEE	-PWR	POWER	Power Supply, Negative Connection
28,29	NC			No Connect. Pad Only
7	CLK_SEL	I,PD	ECL/PECL	Clock Input Select
26,24,22,20,18,16	QD(0:5)	O,OE	ECL/PECL	Bank D True Output
25,23,21,19,17,15	QD(0:5)#	O,OE	ECL/PECL	Bank D Compliment Output
38,36,34,32	QC(0:3)	O,OE	ECL/PECL	Bank C True Output
37,35,33,31	QC(0:3)#	O,OE	ECL/PECL	Bank C Compliment Output
46,44,42	QB(0:2)	O,OE	ECL/PECL	Bank B True Output
45,43,41	QB(0:2)#	O,OE	ECL/PECL	Bank B Compliment Output
51,49	QA(0:1)	O,OE	ECL/PECL	Bank A True Output
50,48	QA(0:1)#	O,OE	ECL/PECL	Bank A Compliment Output

Table 1. Function Table

Control Pin	0	1
FSELA (Asynchronous)	÷1	÷2
FSELB (Asynchronous)	÷1	÷2
FSELC (Asynchronous)	÷1	÷2
FSELD (Asynchronous)	÷1	÷2
CLK_SEL (Asynchronous)	CLK0	CLK1
MR (Asynchronous)	Active	Reset (QX = L and QX# = H)

Governing Agencies

The following agencies provide specifications that apply to the CY2PP3115. The agency name and relevant specification is listed below.

Agency Name	Specification
JEDEC	JESD 51 (Theta JA) JESD 8-2 (ECL) JESD 65-A (skew,jitter)
IEEE	1596.3 (Jitter specs)
UL	94 (Flammability Grading)
Mil-Spec	883E Method 1012.1 (Thermal Theta JC)

Notes:

- In the I/O column, the following notation is used: I for Input, O for Output, PD for Pull-down, PU for Pull-up, PC for Pull Center, O for output, OE for open emitter and PWR for Power.
- In ECL mode (negative power supply mode), V_{EE} is either $-3.3V$ or $-2.5V$ and V_{CC} is connected to GND (0V). In PECL mode (positive power supply mode), V_{EE} is connected to GND (0V) and V_{CC} is either $+3.3V$ or $+2.5V$. In both modes, the input and output levels are referenced to the most positive supply (V_{CC}) and are between V_{CC} and V_{EE} .
- V_{BB} is available for use for single ended bias mode when V_{CC} is $+3.3V$.

Absolute Maximum Conditions

Parameter	Description	Condition	Min.	Max.	Unit
V _{CC}	Supply Voltage	Non-Functional	-0.3	4.6	VDC
V _{CC}	Operating Voltage	Functional	2.5 – 5%	3.3 + 5%	VDC
V _{BB}	Output Reference Voltage	Relative to V _{CC}	V _{CC} -1.620	V _{CC} -1.220	VDC
I _{BB}	Output Reference Current	Relative to V _{BB}		200	uA
V _{TT}	Output Termination Voltage	Relative to V _{CC}		V _{CC} -2	VDC
V _{IN}	Input Voltage	Relative to V _{CC}	-0.3	V _{CC} +0.3	VDC
V _{OUT}	Output Voltage	Relative to V _{CC}	-0.3	V _{CC} +0.3	VDC
LU _I	Latch-up Immunity	Functional	300		mA
T _S	Temperature, Storage	Non-functional	-65	+150	°C
T _A	Temperature, Operating Ambient	Functional	-40	+85	°C
∅ _{Jc}	Dissipation, Junction to Case	Functional	40	60	°C/W
∅ _{Ja}	Dissipation, Junction to Ambient	Functional	40	100	°C/W
ESD _h	ESD Protection (Human Body Model)		2000		V
M _{SL}	Moisture Sensitivity Level		3		N.A.
G _{ATES}	Total Functional Gate Count	Assembled Die	50		Ea.
UL-FLM	Flammability Rating	@ 1/8 in.	V-0		N.A.

PECL DC Electrical Specifications

Parameter	Description	Condition	Min.	Max.	Unit
Control (FSEL(A,B,C),CLK_SEL, MR and FSEL) (PECL Single-ended)					
V _{CC2.5V}	2.5 Operating Voltage	2.5V ± 5%, V _{EE} = 0.0V	2.375	2.625	V
V _{CC3.3V}	3.3 Operating Voltage	3.3V ± 5%, V _{EE} = 0.0V	3.135	3.465	V
V _{IL}	Input Voltage, Low		V _{CC} -1.945	V _{CC} -1.625	V
V _{IH}	Input Voltage, High		V _{CC} -1.165	V _{CC} -0.880	V
I _{IN}	Input Current ^[4]	V _{IL} = V _{IL} min. or V _{IH} = V _{IH} max at V _{CC} = 3.6V		1150I	uA
Clock input pair CLK0, CLK0#,CLK1,CLK1# (PECL Differential Signals)					
V _{PP}	Differential input voltage ^[5]	Differential operation	0.1	1.3	V
V _{CMR}	Differential cross point voltage ^[6]	Differential operation	1.2	V _{CC}	V
I _{IN}	Input Current ^[4]	V _{IL} = V _{IL} min. or V _{IH} = V _{IH} max at V _{CC} = 3.6V		1150I	uA
PECL Outputs QA((0:1),#),QB((0:2),#),QC((0:3),#),QD((0:5),#)(PECL Differential Signals)					
V _{OH}	Output High Voltage	I _{OH} = -30 mA ^[7]	V _{CC} -1.2	V _{CC} -0.7	V
V _{OL}	Output Low Voltage V _{CC} = 3.3V ± 5%, V _{CC} = 2.5V ± 5%	I _{OL} = -5 mA ^[7]	V _{CC} -1.945 V _{CC} -1.945	V _{CC} -1.5 V _{CC} -1.3	V
Supply Current and VBB					
I _{EE}	Maximum Quiescent Supply Current without output termination current ^[8]	V _{EE} pin	-	200	mA
V _{BB} ^[9]	Output reference voltage	I _{BB} = 200 uA ^[12]	V _{CC} -1.620	V _{CC} -1.220	V
C _{IN}	Input pin capacitance		-	2.0	pF
L _{IN}	Pin Inductance		-	1.0	nH

Notes:

- Input have internal pull-up/pull-down or biasing resistors which affect the input current.
- V_{PP} (DC) is the minimum differential input voltage swing required to maintain device functionality.
- V_{CMR} (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V_{CMR} (DC) range and the input swing lies within the V_{PP} (DC) specification.
- Equivalent to a termination of 50 Ω to V_{TT}.
- ICC Calculation: ICC = (number of differential output pairs used) x (I_{OH} + I_{OL}) + I_{EE} or I_{CC} = (number of differential output pairs used) x (V_{OH}-V_{TT})/Rload + (V_{OL}-V_{TT})/Rload + I_{EE}.
- V_{BB} is limited to V_{CC} of 3.3V only. See note 17.

ECL DC Electrical Specifications

Parameter	Description	Condition	Min.	Max.	Unit
Control (FSEL(A,B,C),CLK_SEL, MR and FSEL) (ECL single-ended)					
V _{EE2.5}	-2.5 Negative Power Supply	-2.5V ± 5%, V _{EE} = 0.0V	-2.375	-2.625	V
V _{EE3.3}	-3.3 Negative Power Supply	-3.3V ± 5%, V _{EE} = 0.0V	-33.135	-3.465	V
V _{IL}	Input Voltage, Low		-1.945	-1.625	V
V _{IH}	Input Voltage, High		-1.165	-0.880	V
I _{IN}	Input Current ^[10]	V _{IN} = V _{IL} or V _{IN} = V _{IH}		1150I	uA
Clock input pair CLK0, CLK0#,CLK1,CLK1# (ECL differential signals)					
V _{PP}	Differential input voltage ^[11]	Differential operation	0.1	1.3	V
V _{CMR}	Differential cross point voltage ^[12]	Differential operation	V _{EE} +1.2	-0.5	V
I _{IN}	Input Current ^[10]	V _{IN} = V _{IL} or V _{IN} = V _{IH}		1150I	uA
ECL Outputs QA((0:1),#),QB((0:2),#),QC((0:3),#),QD((0:5),#)(ECL differential signals)					
V _{OH}	Output High Voltage	I _{OH} = -30 mA ^[13]	-1.2	-0.7	V
V _{OL}	Output Low Voltage V _{EE} = -3.3V ± 5%, V _{EE} = -2.5V ± 5%	I _{OL} = -5 ma ^[13]	-1.945 -1.945	-1.5 -1.3	V
Supply current and VBB					
I _{EE}	Maximum Quiescent Supply Current without output termination current ^[14]	V _{EE} pin	-	180	mA
V _{BB}	Output reference voltage	I _{BB} = 200 uA	-1.620	-1.220	V

AC Electrical Specifications

Parameter	Description	Condition	Min.	Max.	Unit
Clock input pair CLK0, CLK0#,CLK1,CLK1#(PECL or ECL differential signals)					
V _{PP}	Differential input voltage ^[16]	Differential operation	0.1	1.3	V
V _{CMR}	Differential cross point voltage ^[17]	Differential operation	V _{EE} + 1.2	0	V
F _{CLK}	Input Frequency ^[18]	50% duty cycle Standard load		1500	MHz
T _{PD}	Propagation Delay CLK0 or CLK1 to QA(0:1),QB(0:2),QC(0:3),QD(0:5) pair	660 MHz 50% duty cycle Standard load Differential Operation. See Table 2	600	1200	ps
ECL/PECL Clock Outputs QA((0:1),#),QB((0:2),#),QC((0:3),#),QD((0:5),#) (differential)					
V _{O(P-P)}	Differential output voltage (peak-to-peak)	Differential PRBS fo < 50 MHz fo < 0.8 GHz fo < 1.0 GHz fo < 1.5 GHz	0.45 0.4 0.375 0.3		V
VMCR	Common Voltage Range		V _{CC} -1.425		ps
tsk _(O)	Output-to-output skew	660 MHz 50% duty cycle Standard load Differential Operation	-	50	ps
tsk _(O)	Output-to-output skew (different frequency)	660 MHz 50% duty cycle Standard load Differential Operation	-	60	ps

Notes:


- Input have internal pullup / pulldown or biasing resistors which affect the input current.
- V_{PP} (DC) is the minimum differential input voltage swing required to maintain device functionality.
- V_{CMR} (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V_{CMR} (DC) range and the input swing lies within the V_{PP} (DC) specification.
- Equivalent to a termination of 50 Ω to V_{TT}.
- I_{CC} Calculation: I_{CC} = (number of differential output pairs used) x (I_{OH} + I_{OL}) + I_{EE} or I_{CC} = (number of differential output pairs used) x (V_{OH} - V_{TT})/R_{load} + (V_{OL} - V_{TT})/R_{load} + I_{EE}.
- AC characteristics apply for parallel output termination of 50 Ω to V_{TT}.
- V_{PP} (AC) is the minimum differential ECL/PECL input swing required to maintain AC characteristics including t_{pd} and device-to-device skew.
- V_{CMR} (AC) is the crosspoint of the differential ECL/PECL input signal. Normal AC operation is obtained when the crosspoint is within the V_{CMR}(AC) range and the input swing lies within the V_{PP}(AC) specification. Violation of V_{CMR}(AC) or V_{PP}(AC) impacts the device propagation delay, device and part-to-part skew.
- The CY2PP3115 is fully operation up to 1.5 GHz.

AC Electrical Specifications

Parameter	Description	Condition	Min.	Max.	Unit
$t_{sk(PP)}$	Output-to-output skew (part-to-part)	50% duty cycle Standard load Differential Operation	–	200	ps
$T_{JIT(CC)}$	Output cycle-to-cycle jitter (deterministic/Intrinsic) All outputs /1	500 MHz 50% duty cycle Standard load Differential Operation	–	2	ps
	Output cycle-to-cycle jitter (deterministic/Intrinsic) All outputs /2	660 MHz 50% duty cycle Standard load Differential Operation	–	2	ps
	Output cycle-to-cycle jitter (deterministic/Intrinsic) All outputs Bank(A and C)/1, Bank(B and D)/2	660 MHz 50% duty cycle Standard load Differential Operation	–	2	ps
	Output cycle-to-cycle jitter (deterministic/Intrinsic) All outputs Bank A/1, Bank(B,C and D)/2	660 MHz 50% duty cycle Standard load Differential Operation	–	2	ps
$t_{sk(P)}$	Output pulse skew ^[19]	660 MHz 50% duty cycle Standard load Differential Operation	–	75	ps
T_{R,T_F}	Output Rise / Fall time	660 MHz 50% duty cycle Differential 20% to 80%	–	0.3	ns
TTB	Total Timing Budget	500 MHz 50% duty cycle Standard load	–	250	ps

Table 2. TPD–Propagation Delay 66-MHz 50% Duty Cycle

TPD		CLK_SEL		Unit
		0	1	
FSELA	0	0.900	0.974	ns
	1	0.979	0.982	ns
FSELB	0	0.951	0.974	ns
	1	0.962	0.966	ns
FSELC	0	0.952	0.974	ns
	1	1.019	1.021	ns
FSELD	0	0.986	0.980	ns
	1	1.018	1.022	ns

Timing Definitions

Figure 1. PECL Waveform Definitions
Note:

 19. Output pulse skew is the absolute difference of the propagation delay times: $|t_{PLH} - t_{PHL}|$.




Figure 2. ECL Differential Waveform Definitions




Figure 3. ECL/LVPECL Output





Figure 4. TPD Propagation Delay of Both CLKA or CLKB to Q0-Q9 Pair PECL/ECL to PECL/ECL



**tsk(P) Output pulse skew
= | tPLH - tPHL |**

Figure 5. Output Pulse Skew




Figure 6. Output-to-output Skew

Test Configurations

Standard test load using a differential pulse generator and differential measurement instrument.




Figure 7. CY2PP3115 AC Test Reference

Applications Information

Termination Examples




Figure 8. Standard LVPECL – PECL Output Termination







Figure 9. Standard ECL Output Termination



Figure 10. Driving a PECL/ECL Single-ended Input

Figure 11. Low-voltage Positive Emitter-Coupled Logic (LVPECL) to a Low-voltage Differential Signaling (LVDS) Interface

Evaluation Material

Figure 12. Demonstration PCB

Part Number	Package Type	Product Flow
CY2PP3115AI	52-Pin TQFP	Industrial, -40° to 85°C
CY2PP3115AIT	52-Pin TQFP – Tape and Reel	Industrial, -40° to 85°C

Package Drawing and Dimensions

52-lead Thin Plastic Quad Flat Pack (10 x 10 x 1.4 mm) A52



FastEdge is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



PRELIMINARY

**FastEdge™ Series
CY2PP3115**

Document History Page

Document Title: CY2PP3115 FastEdge™ Series 1:15 Differential Fanout Buffer Document Number: 38-07502				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	122042	02/12/03	RGL	New Data Sheet
*A	131090	11/21/03	RGL	Supplied numbers for all specs with TBD after characterization