

50 µA, 550 kHz Rail-to-Rail Op Amp

Features

- Gain Bandwidth Product: 550 kHz (typ.)
- Supply Current: $I_Q = 50 \mu A$ (typ.)
- Supply Voltage: 1.8V to 5.5V
- Rail-to-Rail Input/Output
- Extended Temperature Range: -40°C to +125°C
- Available in 5-pin SC-70 and SOT-23 packages


Applications

- Automotive
- Portable Equipment
- Photodiode (Transimpedance) Amplifier
- Analog Filters
- Notebooks and PDAs
- Battery-Powered Systems

Available Tools

- SPICE Macro Models (at www.microchip.com)
- FilterLab[®] Software (at www.microchip.com)


Typical Application



Description

The Microchip Technology MCP6241/2/4 Inc. operational amplifiers (op amps) provide wide bandwidth for the guiescent current. The MCP6241/2/4 has a 550 kHz Gain Bandwidth Product (GBWP) and 68° (typ.) phase margin. This family operates from a single supply voltage as low as 1.8V, while drawing 50 µA (typ.) quiescent current. In addition, the MCP6241/2/4 family supports rail-to-rail input and output swing, with a common mode input voltage range of V_{DD} + 300 mV to V_{SS} – 300 mV. These op amps are designed in one of Microchip's advanced CMOS processes.

Package Types



© 2005 Microchip Technology Inc.

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

$V_{DD} - V_{SS}$
All Inputs and Outputs V_{SS} – 0.3V to V_{DD} + 0.3V
Difference Input Voltage $ V_{DD}-V_{SS} $
Output Short Circuit Currentcontinuous
Current at Input Pins±2 mA
Current at Output and Supply Pins±30 mA
Storage Temperature65°C to +150°C
Maximum Junction Temperature (T_J) +150°C
ESD Protection On All Pins (HBM;MM) \geq 4 kV; 300V

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

Electrical Characteristics: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = +1.8$ V to +5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $R_L = 100 \text{ k}\Omega$ to $V_{DD}/2$ and $V_{OUT} \approx V_{DD}/2$.

Parameters	Sym	Min	Тур	Max	Units	Conditions
Input Offset	•			•		
Input Offset Voltage	V _{OS}	-5.0		+5.0	mV	$V_{CM} = V_{SS}$
Extended Temperature	V _{OS}	-7.0	—	+7.0	mV	T _A = -40°C to +125°C, V _{CM} = V _{SS} (Note)
Input Offset Drift with Temperature	$\Delta V_{OS} / \Delta T_A$	Ι	±3.0	_	µV/°C	T_A = -40°C to +125°C, $V_{CM} = V_{SS}$
Power Supply Rejection	PSRR	—	83	—	dB	$V_{CM} = V_{SS}$
Input Bias Current and Impedan	се					
Input Bias Current:	I _B	—	±1.0	—	pА	
At Temperature	I _B	—	20	—	pА	T _A = +85°C
At Temperature	Ι _Β	—	1100	—	pА	T _A = +125°C
Input Offset Current	I _{OS}		±1.0	—	pА	
Common Mode Input Impedance	Z _{CM}		10 ¹³ 6	—	$\Omega \ \mathbf{pF}$	
Differential Input Impedance	Z _{DIFF}		10 ¹³ 3	—	$\Omega \ \mathbf{pF}$	
Common Mode						
Common Mode Input Range	V _{CMR}	$V_{SS} - 0.3$	—	$V_{DD} + 0.3$	V	
Common Mode Rejection Ratio	CMRR	60	75	—	dB	V_{CM} = -0.3V to 5.3V, V_{DD} = 5V
Open-Loop Gain						
DC Open-Loop Gain (large signal)	A _{OL}	90	110	_	dB	$V_{OUT} = 0.3V$ to $V_{DD} - 0.3V$, $V_{CM} = V_{SS}$
Output						
Maximum Output Voltage Swing	V _{OL} , V _{OH}	V _{SS} + 35	—	V _{DD} – 35	mV	$R_L = 10 \text{ k}\Omega, 0.5 \text{V} \text{ Output}$ Overdrive
Output Short-Circuit Current	I _{SC}		±6	—	mA	$V_{DD} = 1.8V$
	I _{SC}	—	±23	—	mA	V _{DD} = 5.5V
Power Supply						
Supply Voltage	V _{DD}	1.8	—	5.5	V	
Quiescent Current per Amplifier	ا _Q	30	50	70	μA	$I_{O} = 0, V_{CM} = V_{DD} - 0.5V$

Note: The SC-70 package is only tested at +25°C.

AC ELECTRICAL CHARACTERISTICS

Electrical Characteristics: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = +1.8$ to 5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $R_L = 10 \text{ k}\Omega$ to $V_{DD}/2$ and $C_L = 60 \text{ pF}$.									
Parameters	Sym	Min	Тур	Max	Units	Conditions			
AC Response									
Gain Bandwidth Product	GBWP	_	550	_	kHz				
Phase Margin	PM	_	68	_	0	G = +1			
Slew Rate	SR		0.30	_	V/µs				
Noise									
Input Noise Voltage	E _{ni}	_	10	_	μV _{P-P}	f = 0.1 Hz to 10 Hz			
Input Noise Voltage Density	e _{ni}	_	45	—	nV/√Hz	f = 1 kHz			
Input Noise Current Density	i _{ni}	_	0.6	—	fA/√Hz	f = 1 kHz			

TEMPERATURE CHARACTERISTICS

Electrical Characteristics: Unless otherwise indicated, $V_{DD} = +1.8V$ to +5.5V and $V_{SS} = GND$.									
Parameters	Sym	Min	Тур	Max	Units	Conditions			
Temperature Ranges									
Extended Temperature Range	T _A	-40	_	+125	°C				
Operating Temperature Range	T _A	-40	—	+125	°C	(Note)			
Storage Temperature Range	T _A	-65	_	+150	°C				
Thermal Package Resistances	•	•							
Thermal Resistance, 5L-SC70	θ_{JA}	—	331	—	°C/W				
Thermal Resistance, 5L-SOT-23	θ_{JA}	—	256	—	°C/W				
Thermal Resistance, 8L-MSOP	θ_{JA}	—	206	_	°C/W				
Thermal Resistance, 8L-PDIP	θ_{JA}	—	85	—	°C/W				
Thermal Resistance, 8L-SOIC	θ_{JA}	—	163	—	°C/W				
Thermal Resistance, 14L-PDIP	θ_{JA}	—	70	_	°C/W				
Thermal Resistance, 14L-SOIC	θ_{JA}	—	120	_	°C/W				
Thermal Resistance, 14L-TSSOP	θ_{JA}	—	100	—	°C/W				

Note: The internal Junction Temperature (T_J) must not exceed the Absolute Maximum specification of +150°C.

© 2005 Microchip Technology Inc.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +1.8V$ to +5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $R_L = 100 \text{ k}\Omega$ to $V_{DD}/2$ and $C_L = 60 \text{ pF}$.




FIGURE 2-1:

Input Offset Voltage.




FIGURE 2-2: PSRR, CMRR vs. Frequency.





FIGURE 2-3:






FIGURE 2-4: CMRR, PSRR vs. Ambient Temperature.




FIGURE 2-5: Open-Loop Gain, Phase vs. Frequency.






FIGURE 2-6: Input Bias Current at +125°C.

DS21882C-page 4

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +1.8V$ to +5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $R_L = 100 \text{ k}\Omega$ to $V_{DD}/2$ and $C_L = 60 \text{ pF}$.








FIGURE 2-8: Input Offset Voltage vs. Common Mode Input Voltage at $V_{DD} = 1.8V$.




FIGURE 2-9: Input Offset Voltage vs. Common Mode Input Voltage at $V_{DD} = 5.5V$.




FIGURE 2-10: Input Offset Voltage Drift.




FIGURE 2-11: Input Offset Voltage vs. Output Voltage.




FIGURE 2-12: Output Short-Circuit Current vs. Ambient Temperature.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +1.8V$ to +5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $R_L = 100 \text{ k}\Omega$ to $V_{DD}/2$ and $C_L = 60 \text{ pF}$.




FIGURE 2-13: Slew Rate vs. Ambient Temperature.




FIGURE 2-14: Output Voltage Headroom vs. Output Current Magnitude.




FIGURE 2-15: Maximum Output Voltage Swing vs. Frequency.




FIGURE 2-16: Small-Signal, Non-Inverting Pulse Response.




FIGURE 2-17: Large-Signal, Non-Inverting Pulse Response.




FIGURE 2-18: Quiescent Current vs. Power Supply Voltage.

3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1 (single op amps) and Table 3-2 (dual and quad op amps).

TABLE 5-1. THAT ON												
MCP6241 (PDIP, SOIC, MSOP)	MCP6241 (SOT-23-5)	MCP6241R (SOT-23-5)	MCP6241U (SOT-23-5)	Symbol	Description							
6	1	1	4	V _{OUT}	Analog Output							
2	4	4	3	V _{IN} –	Inverting Input							
3	3	3	1	V _{IN} +	Non-inverting Input							
7	5	2	5	V _{DD}	Positive Power Supply							
4	2	5	2	V _{SS}	Negative Power Supply							
1, 5, 8			_	NC	No Internal Connection							

TABLE 3-1: PIN FUNCTION TABLE FOR SINGLE OP AMPS

TABLE 3-2: PIN FUNCTION TABLE FOR DUAL AND QUAD OP AMPS

MCP6242	MCP6244	Symbol	Description
1	1	V _{OUTA}	Analog Output (op amp A)
2	2	V _{INA} –	Inverting Input (op amp A)
3	3	V _{INA} +	Non-inverting Input (op amp A)
8	4	V _{DD}	Positive Power Supply
5	5	V _{INB} +	Non-inverting Input (op amp B)
6	6	V _{INB} –	Inverting Input (op amp B)
7	7	V _{OUTB}	Analog Output (op amp B)
—	8	V _{OUTC}	Analog Output (op amp C)
—	9	V _{INC} -	Inverting Input (op amp C)
—	10	V _{INC} +	Non-inverting Input (op amp C)
4	11	V _{SS}	Negative Power Supply
	12	V _{IND} +	Non-inverting Input (op amp D)
_	13	V _{IND} -	Inverting Input (op amp D)
	14	V _{OUTD}	Analog Output (op amp D)

3.1 Analog Outputs

The output pins are low-impedance voltage sources.

3.2 Analog Inputs

The non-inverting and inverting inputs are highimpedance CMOS inputs with low bias currents.

3.3 Power Supply (V_{SS} and V_{DD})

The positive power supply (V_{DD}) is 1.8V to 5.5V higher than the negative power supply (V_{SS}). For normal operation, the other pins are between V_{SS} and V_{DD} .

Typically, these parts are used in a single-(positive) supply configuration. In this case, V_{SS} is connected to ground and V_{DD} is connected to the supply. V_{DD} will need a local bypass capacitor (typically 0.01 μ F to 0.1 μ F) within 2 mm of the V_{DD} pin. These parts can share a bulk capacitor (typically 1 μ F to 100 μ F) with other nearby analog parts; it needs to be within 100 mm of the V_{DD} pin.

4.0 APPLICATION INFORMATION

The MCP6241/2/4 family of op amps is manufactured using Microchip's state-of-the-art CMOS process and is specifically designed for low-power and general-purpose applications. The low supply voltage, low quiescent current and wide bandwidth makes the MCP6241/2/4 ideal for battery-powered applications.

4.1 Rail-to-Rail Inputs

The MCP6241/2/4 op amps are designed to prevent phase reversal when the input pins exceed the supply voltages. Figure 4-1 shows the input voltage exceeding the supply voltage without any phase reversal.




FIGURE 4-1: The MCP6241/2/4 Show No Phase Reversal.

The input stage of the MCP6241/2/4 op amps use two differential input stages in parallel. One operates at low common mode input voltage (V_{CM}) and the other at high V_{CM}. With this topology, the device operates with V_{CM} up to 300 mV above V_{DD} and 300 mV below V_{SS}. The Input Offset Voltage is measured at V_{CM} = V_{SS} - 300 mV and V_{DD} + 300 mV to ensure proper operation.

Input voltages that exceed the input voltage range ($V_{SS} - 0.3V$ to $V_{DD} + 0.3V$ at 25°C) can cause excessive current to flow into or out of the input pins. Current beyond ±2 mA can cause reliability problems. Applications that exceed this rating must be externally limited with a resistor, as shown in Figure 4-2.




FIGURE 4-2: Input Current-Limiting Resistor (R_{IN}) .

4.2 Rail-to-Rail Output

The output voltage range of the MCP6241/2/4 op amps is V_{DD} – 35 mV (max.) and V_{SS} + 35 mV (min.) when R_L = 10 k Ω is connected to V_{DD}/2 and V_{DD} = 5.5V. Refer to Figure 2-14 for more information.

4.3 Capacitive Loads

Driving large capacitive loads can cause stability problems for voltage-feedback op amps. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. A unity-gain buffer (G = +1) is the most sensitive to capacitive loads, but all gains show the same general behavior.

When driving large capacitive loads with these op amps (e.g., > 70 pF when G = +1), a small series resistor at the output (R_{ISO} in Figure 4-3) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitive load.




FIGURE 4-3: Output resistor, R_{ISO} stabilizes large capacitive loads.

Figure 4-4 gives recommended R_{ISO} values for different capacitive loads and gains. The x-axis is the normalized load capacitance (C_L/G_N), where G_N is the circuit's noise gain. For non-inverting gains, G_N and the signal gain are equal. For inverting gains, G_N is 1 + |Signal Gain| (e.g., -1 V/V gives G_N = +2 V/V).




FIGURE 4-4: Recommended R_{ISO} Values for Capacitive Loads.

After selecting R_{ISO} for your circuit, double-check the resulting frequency response peaking and step response overshoot. Evaluation on the bench and simulations with the MCP6241/2/4 SPICE macro model are very helpful. Modify R_{ISO} 's value until the response is reasonable.

4.4 Supply Bypass

With this op amp, the power supply pin (V_{DD} for single-supply) should have a local bypass capacitor (i.e., 0.01 µF to 0.1 µF) within 2 mm for good high-frequency performance. It can use a bulk capacitor (i.e., 1 µF or larger) within 100 mm to provide large, slow currents. This bulk capacitor can be shared with other nearby analog parts.

4.5 Unused Op Amps

An unused op amp in a quad package (MCP6244) should be configured as shown in Figure 4-5. Both circuits prevent the output from toggling and causing crosstalk. Circuit A can use any reference voltage between the supplies, provides a buffered DC voltage, and minimizes the supply current draw of the unused op amp. Circuit B minimizes the number of components, but may draw a little more supply current for the unused op amp.




FIGURE 4-5: Unus

Unused Op Amps.

4.6 PCB Surface Leakage

In applications where low input bias current is critical, PCB (printed circuit board) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is $10^{12}\Omega$. A 5V difference would cause 5 pA of current to flow, which is greater than the MCP6241/2/4 family's bias current at 25°C (1 pA, typ.).

The easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 4-6.




FIGURE 4-6: Example Guard Ring Layout for Inverting Gain.


- 1. Non-inverting Gain and Unity-Gain Buffer:
 - a. Connect the non-inverting pin (V_{IN}+) to the input with a wire that does not touch the PCB surface.
 - Connect the guard ring to the inverting input pin (V_{IN}-). This biases the guard ring to the common mode input voltage.
- 2. Inverting Gain and Transimpedance Amplifiers (convert current to voltage, such as photo detectors):
 - Connect the guard ring to the non-inverting input pin (V_{IN}+). This biases the guard ring to the same reference voltage as the op amp (e.g., V_{DD}/2 or ground).
 - b. Connect the inverting pin (V_{IN}-) to the input with a wire that does not touch the PCB surface.

^{© 2005} Microchip Technology Inc.

4.7 Application Circuits

4.7.1 MATCHING THE IMPEDANCE AT THE INPUTS

To minimize the effect of offset voltage in an amplifier circuit, the impedances at the inverting and noninverting inputs need to be matched. This is done by choosing the circuit resistor values so that the total resistance at each input is the same. Figure 4-7 shows a summing amplifier circuit.





Summing Amplifier Circuit.

To match the inputs, set all voltage sources to ground and calculate the total resistance at the input nodes. In this summing amplifier circuit, the resistance at the inverting input is calculated by setting V_{IN1}, V_{IN2} and V_{OUT} to ground. In this case, R_{G1}, R_{G2} and R_F are in parallel. The total resistance at the inverting input is:

$$R_{VIN^{-}} = \frac{I}{\left(\frac{I}{R_{GI}} + \frac{I}{R_{G2}} + \frac{I}{R_{F}}\right)}$$

Where:
$$R_{VIN^{-}} = \text{total resistance at the inverting input}$$

At the non-inverting input, V_{DD} is the only voltage source. When V_{DD} is set to ground, both R_X and R_Y are in parallel. The total resistance at the non-inverting input is:

$$R_{VIN^+} = \frac{I}{\left(\frac{1}{R_X} + \frac{1}{R_Y}\right)} + R_Z$$

Where:

R_{VIN}⁺ = total resistance at the inverting input

To minimize offset voltage and increase circuit accuracy, the resistor values need to meet the condition:

$$R_{VIN^+} = R_{VIN^-}$$

4.7.2 COMPENSATING FOR THE PARASITIC CAPACITANCE

In analog circuit design, the PCB parasitic capacitance can compromise the circuit behavior; Figure 4-8 shows a typical scenario. If the input of an amplifier sees parasitic capacitance of several picofarad (C_{PARA} , which includes the common mode capacitance of 6 pF, typical) and large R_F and R_G , the frequency response of the circuit will include a zero. This parasitic zero introduces gain peaking and can cause circuit instability.




FIGURE 4-8: Effect of Parasitic Capacitance at the Input.

One solution is to use smaller resistor values to push the zero to a higher frequency. Another solution is to compensate by introducing a pole at the point at which the zero occurs. This can be done by adding C_F in parallel with the feedback resistor (R_F). C_F needs to be selected so that the ratio C_{PARA}:C_F is equal to the ratio of R_F:R_G.

DS21882C-page 10

5.0 DESIGN TOOLS

Microchip provides the basic design tools needed for the MCP6241/2/4 family of op amps.

5.1 SPICE Macro Model

The latest SPICE macro model for the MCP6241/2/4 op amps is available on our web site at www.microchip.com. This model is intended to be an initial design tool that works well in the op amp's linear region of operation at room temperature. See the macro model file for information on its capabilities.

Bench testing is a very important part of any design and cannot be replaced with simulations. Also, simulation results using this macro model need to be validated by comparing them to the data sheet specifications and characteristic curves.


5.2 FilterLab[®] Software

Microchip's FilterLab software is an innovative tool that simplifies analog active-filter (using op amps) design. Available at no cost from our web site at www.microchip.com, the FilterLab design tool provides full schematic diagrams of the filter circuit with component values. It also outputs the filter circuit in SPICE format, which can be used with the macro model to simulate actual filter performance.

^{© 2005} Microchip Technology Inc.


6.0 PACKAGING INFORMATION

6.1 Package Marking Information




Package Marking Information (Continued)


14-Lead PDIP (300 mil) (MCP6244)



14-Lead SOIC (150 mil) (MCP6244)



14-Lead TSSOP (MCP6244)



 MCP6244

 E/Peis

 0546256

 ↓ ↓ ↓ ↓ ↓ ↓ ↓


 Example:

 MCP6244

 E/SL@3


 0546256


Example:




© 2005 Microchip Technology Inc.

5-Lead Plastic Small Outline Transistor Package (LT) (SC-70)







	Units	INCHES			MILLIMETERS*		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		5			5	
Pitch	р		.026 (BSC)			0.65 (BSC)	
Overall Height	A	.031		.043	0.80		1.10
Molded Package Thickness	A2	.031		.039	0.80		1.00
Standoff	A1	.000		.004	0.00		0.10
Overall Width	E	.071		.094	1.80		2.40
Molded Package Width	E1	.045		.053	1.15		1.35
Overall Length	D	.071		.087	1.80		2.20
Foot Length	L	.004		.012	0.10		0.30
Top of Molded Pkg to Lead Shoulder	Q1	.004		.016	0.10		0.40
Lead Thickness	С	.004		.007	0.10		0.18
Lead Width	В	.006		.012	0.15		0.30

*Controlling Parameter


Notes:


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side.


JEITA (EIAJ) Standard: SC-70 Drawing No. C04-061


DS21882C-page 14











	Units		INCHES*		N	NILLIMETERS	
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		5			5	
Pitch	р		.038			0.95	
Outside lead pitch (basic)	p1		.075			1.90	
Overall Height	A	.035	.046	.057	0.90	1.18	1.45
Molded Package Thickness	A2	.035	.043	.051	0.90	1.10	1.30
Standoff	A1	.000	.003	.006	0.00	0.08	0.15
Overall Width	E	.102	.110	.118	2.60	2.80	3.00
Molded Package Width	E1	.059	.064	.069	1.50	1.63	1.75
Overall Length	D	.110	.116	.122	2.80	2.95	3.10
Foot Length	L	.014	.018	.022	0.35	0.45	0.55
Foot Angle	φ	0	5	10	0	5	10
Lead Thickness	с	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.014	.017	.020	0.35	0.43	0.50
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10


*Controlling Parameter


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side.

EIAJ Equivalent: SC-74A Drawing No. C04-091

8-Lead Plastic Micro Small Outline Package (MS) (MSOP)





	Units	INCHES			М	MILLIMETERS*		
Dimension Lim	iits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		8			8		
Pitch	р		.026 BSC			0.65 BSC		
Overall Height	Α	-	-	.043	-	-	1.10	
Molded Package Thickness	A2	.030	.033	.037	0.75	0.85	0.95	
Standoff	A1	.000	-	.006	0.00	-	0.15	
Overall Width	Е		.193 TYP.			4.90 BSC		
Molded Package Width	E1		.118 BSC			3.00 BSC		
Overall Length	D		.118 BSC			3.00 BSC		
Foot Length	L	.016	.024	.031	0.40	0.60	0.80	
Footprint (Reference)	F		.037 REF			0.95 REF		
Foot Angle	¢	0°	-	8°	0°	-	8°	
Lead Thickness	С	.003	.006	.009	0.08	-	0.23	
Lead Width	В	.009	.012	.016	0.22	-	0.40	
Mold Draft Angle Top	α	5°	-	15°	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	5°	-	15°	

*Controlling Parameter


Notes:


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.


JEDEC Equivalent: MO-187

Drawing No. C04-111

8-Lead Plastic Dual In-line (P) – 300 mil (PDIP)







	Units	nits INCHES*			N	IILLIMETERS	5
Dimensi	Dimension Limits			MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.360	.373	.385	9.14	9.46	9.78
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing	§ eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter § Significant Characteristic


Notes:


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.


JEDEC Equivalent: MS-001 Drawing No. C04-018


© 2005 Microchip Technology Inc.

8-Lead Plastic Small Outline (SN) - Narrow, 150 mil (SOIC)










	Units	INCHES*			MILLIMETERS		
Dimensior	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.050			1.27	
Overall Height	А	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	E	.228	.237	.244	5.79	6.02	6.20
Molded Package Width	E1	.146	.154	.157	3.71	3.91	3.99
Overall Length	D	.189	.193	.197	4.80	4.90	5.00
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	L	.019	.025	.030	0.48	0.62	0.76
Foot Angle	φ	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.013	.017	.020	0.33	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15
* Controlling Decomptor							

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-012 Drawing No. C04-057

14-Lead Plastic Dual In-line (P) – 300 mil (PDIP)




	Units	INCHES*			Ν	IILLIMETERS	6
Dimensi	Dimension Limits			MAX	MIN	NOM	MAX
Number of Pins	n		14			14	
Pitch	р		.100			2.54	
Top to Seating Plane	А	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.740	.750	.760	18.80	19.05	19.30
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing	§ eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter § Significant Characteristic

Notes: Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-005

14-Lead Plastic Small Outline (SL) - Narrow, 150 mil (SOIC)



	Units		INCHES*		MILLIMETERS		
Dimens	ion Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		14			14	
Pitch	р		.050			1.27	
Overall Height	А	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	E	.228	.236	.244	5.79	5.99	6.20
Molded Package Width	E1	.150	.154	.157	3.81	3.90	3.99
Overall Length	D	.337	.342	.347	8.56	8.69	8.81
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle	¢	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15
* Controlling Parameter							


* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-012 Drawing No. C04-065

14-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm (TSSOP)



	Units		INCHES		MILLIMET		*
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		14			14	
Pitch	р		.026			0.65	
Overall Height	Α			.043			1.10
Molded Package Thickness	A2	.033	.035	.037	0.85	0.90	0.95
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Overall Width	Е	.246	.251	.256	6.25	6.38	6.50
Molded Package Width	E1	.169	.173	.177	4.30	4.40	4.50
Molded Package Length	D	.193	.197	.201	4.90	5.00	5.10
Foot Length	L	.020	.024	.028	0.50	0.60	0.70
Foot Angle	φ	0	4	8	0	4	8
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	B1	.007	.010	.012	0.19	0.25	0.30
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side. JEDEC Equivalent: MO-153 Drawing No. C04-087

NOTES:

APPENDIX A: REVISION HISTORY

Revision C (March 2005)

The following is the list of modifications:

- 1. Added the MCP6244 quad op amp.
- 2. Re-compensated parts. Specifications that change are: Gain Bandwidth Product (BWP) and Phase Margin (PM) in AC Electrical Characteristics table.
- 3. Corrected plots in Section 2.0 "Typical Performance Curves".
- 4. Added Section 3.0 "Pin Descriptions".
- 5. Added new SC-70 package markings. Added PDIP-14, SOIC-14, and TSSOP-14 packages and corrected package marking information (Section 6.0 "Packaging Information").
- 6. Added Appendix A: "Revision History".

Revision B (August 2004)

Revision A (March 2004)

• Original Release of this Document.

^{© 2005} Microchip Technology Inc.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO.</u>	¥	<u>-X</u>	<u>/XX</u>	Exa	imples:	
	and Reel Te nd/or	 mperature Range	Package	a)	MCP6241-E/SN:	Extended Temp., 8LD SOIC package.
Alternate Pinout				b)	MCP6241-E/MS:	Extended Temp., 8LD MSOP package.
Device:	MCP6241: MCP6241T:	Single Op Amp (MSOP, PDIP, SOIC) Single Op Amp (Tape and Reel)	c)	MCP6241-E/P:	Extended Temp., 8LD PDIP package.	
MCP6241RT:		(MSOP, SOIC, SOT-23) Single Op Amp (Tape and Reel) (SOT-23) Single Op Amp (Tape and Reel)			MCP6241RT-E/OT:	Tape and Reel, Extended Temp., 5LD SOT-23 package
	MCP6241UT: MCP6242: MCP6242T:	(SC-70, SO Dual Op Am	T-23) np np (Tape and Reel)	e)	MCP6241UT-E/OT:	
	MCP6244: MCP6244T:	Quad Op Ar	np np (Tape and Reel)	f)	MCP6241UT-E/LT:	Tape and Reel, Extended Temp., 5LD SC-70 package.
Temperature Range: $E = -40^{\circ}C$ to +125°C			a)	MCP6242-E/SN:	Extended Temp., 8LD SOIC package.	
Package:		astic Package (SC-70), 5-lead (MCP6241U only) astic Micro Small Outline (MSOP), 8-lead			MCP6242-E/MS:	Extended Temp., 8LD MSOP package.
P = Plastic OT = Plastic (MCPe SN = Plastic SL = Plastic		DIP (300 mil Body), 8-lead, 14-lead Small Outline Transistor (SOT-23), 5-lead	c)	MCP6242-E/P:	Extended Temp., 8LD PDIP package.	
		241, MCP6241R, MCP6241U) SOIC (150 mil Body), 8-lead SOIC (150 mil Body), 14-lead TSSOP (4.4 mil Body), 14-lead		d)	MCP6242T-E/SN:	Tape and Reel, Extended Temp., 8LD SOIC package.
				a)	MCP6244-E/P:	Extended Temp., 14LD PDIP package.
				b)	MCP6244-E/SL:	Extended Temp., 14LD SOIC package.
				c)	MCP6244-E/ST:	Extended Temp., 14LD TSSOP package.
				d)	MCP6244T-E/SL:	Tape and Reel, Extended Temp., 14LD SOIC package.
				e)	MCP6244T-E/ST:	Tape and Reel, Extended Temp., 14LD TSSOP package.

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY. PERFORMANCE. MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance and WiperLock are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2005, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

© 2005 Microchip Technology Inc.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Alpharetta, GA Tel: 770-640-0034 Fax: 770-640-0307

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

San Jose Mountain View, CA Tel: 650-215-1444 Fax: 650-961-0286

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8676-6200 Fax: 86-28-8676-6599

China - Fuzhou Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066 China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Qingdao Tel: 86-532-502-7355 Fax: 86-532-502-7205 ASIA/PACIFIC

India - Bangalore Tel: 91-80-2229-0061 Fax: 91-80-2229-0062

India - New Delhi Tel: 91-11-5160-8631 Fax: 91-11-5160-8632

Japan - Kanagawa Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Taiwan - Hsinchu Tel: 886-3-572-9526 Fax: 886-3-572-6459

EUROPE

Austria - Weis Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark - Ballerup Tel: 45-4450-2828 Fax: 45-4485-2829

France - Massy Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Ismaning Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

England - Berkshire Tel: 44-118-921-5869 Fax: 44-118-921-5820

03/01/05

Downloaded from Elcodis.com electronic components distributor