Designer's Data Sheet

Power Field Effect Transistor

P-Channel Enhancement Mode Silicon Gate DPAK for Surface Mount or Insertion Mount


TMOS

TMOS POWER FET 4 AMPERES $R_{DS(on)} = 0.6 \text{ OHM}$

50 and 60 VOLTS

This TMOS Power FET is designed for high speed, low loss power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low R_{DS(on)} 0.6 Ω max
- Rugged SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- Low Drive Requirement $V_{GS(th)} = 4 V max$
- Surface Mount Package on 16 mm Tape
- Available With Long Leads, Add -1 Suffix



MAXIMUM RATINGS

3

Rating	Symbol	Value	Unit	
Drain-Source Voltage	V _{DSS}	60	Vdc	
Drain-Gate Voltage (R _{GS} = 1 M Ω)	V _{DGR}	60	Vdc	
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \le 50 \mu s$)	V _{GS}	± 20	Vdc	
	V _{GSM}	± 40	Vpk	
Drain Current — Continuous	l _D	4	Adc	
— Pulsed	Mdl	14		
Total Power Dissipation @ T _C = 25°C	PD	20	Watts	
Derate above 25°C		0.16	W/°C	
Total Power Dissipation @ T _A = 25°C	PD	1.25	Watts	
Derate above 25°C		0.01	W/°C	
Total Power Dissipation @ T _A = 25°C (1)	PD	1.75	Watts	
Derate above 25°C		0.014	W/°C	
Operating and Storage Junction Temperature Range	TJ, T _{stg}	-65 to +150	°C	

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	R _θ JC	6.25	°C/W
— Junction to Ambient	ReJA	100	
— Junction to Ambient (1)		71.4	

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}C$ unless otherwise noted)


Characteristic

OFF CHARACTERISTICS		•	•	•	
Drain-Source Breakdown Voltage (VGS = 0, ID = 0.25 mA)	MTD4P05 MTD4P06	V _{(BR)DSS}	50 60	_	Vdc
Zero Gate Voltage Drain Current (VDS = 0.85 Rated VDSS, VGS = 0) T _J = 125°C		IDSS	_	0.2 1	mAdc

(1) These ratings are applicable when surface mounted on the minimum pad size recommended.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

MTD4P06



TO-251 MTD4P06-1

MOTOROLA TMOS POWER MOSFET DATA

Symbol Min Max Unit

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS — continued			1		
Gate-Body Leakage Current, Forward (VGSF = 20 Vdc, VDS = 0)		IGSSF	_	100	nAdc
Gate-Body Leakage Current, Reverse (VGSR = 20 Vdc, VDS = 0)		IGSSR		100	nAdc
ON CHARACTERISTICS*		, I			
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 1 mA) T _J = 100°C		VGS(th)	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance (VGS = 10 Vdc, ID = 2 Adc)		R _{DS(on)}	_	0.6	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 4 \text{ Adc}$) ($I_D = 2 \text{ Adc}$, $T_J = 100^{\circ}\text{C}$)		V _{DS(on)}		2.4 2.4	Vdc
Forward Transconductance (VDS =	15 V, I _D = 2 A)	9FS	0.75		mhos
YNAMIC CHARACTERISTICS					<u> </u>
Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz})$	Ciss	_	700	pF
Output Capacitance		Coss		400	
Reverse Transfer Capacitance	See Figure 12	C _{rss}	_	150	
WITCHING CHARACTERISTICS* (TJ	= 100°C)	•	·		.
Turn-On Delay Time		td(on)		40	ns
Rise Time	(V _{DD} = 25 V, I _D = 0.5 Rated I _D	t _r		120	1
Turn-Off Delay Time	R _{gen} = 50 ohms) See Figures 10, 14 and 15	td(off)	_	80	1
Fall Time		tf	_	70	1
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} , I _D = Rated I _D , V _{GS} = 10 V) See Figure 13	α_{g}	12 (Typ)	16	nC
Gate-Source Charge		Qgs	7 (Typ)	_	1
Gate-Drain Charge		Q _{gd}	5 (Typ)	_	1
OURCE DRAIN DIODE CHARACTERIS	STICS*	·			
Forward On-Voltage	(Is = Rated Ip	V _{SD}	1.8 (Typ)	5	Vdc
Forward Turn-On Time	V _{GS} = 0)	ton	Limited	ted by stray inductance	
Reverse Recovery Time		t _{rr}	325 (Typ)		ns

MTD4P06

^{*}Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%




Figure 1. Power Derating




Figure 2. On-Region Characteristics




Figure 3. Gate-Threshold Voltage Variation With Temperature




Figure 4. Transfer Characteristics




Figure 5. Breakdown Voltage Variation With Temperature




Figure 6. On-Resistance versus Drain Current




Figure 7. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION

MTD4P06




Figure 8. Maximum Rated Forward Bias Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-tosource voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.




Figure 9. Maximum Rated Switching Safe Operating Area

The power averaged over a complete switching cycle must be less than:




Figure 10. Resistive Switching Time Variation With Gate Resistance





Figure 11. Thermal Response

TYPICAL CHARACTERISTICS



ST 2 25°C TJ = 25°C TD = RATED TD

Figure 12. Capacitance Variation

Figure 13. Gate Charge versus Gate-To-Source Voltage

RESISTIVE SWITCHING




Figure 14. Switching Test Circuit




Figure 15. Switching Waveforms