




# One-PLL General Purpose Flash Programmable Clock Generator

Features	Benefits
• Integrated phase-locked loop (PLL)	Internal PLL to generate six outputs up to 200 MHz. Able to generate custom frequencies from an external reference crystal or a driven source.
• Commercial and Industrial operation	Performance guaranteed for applications that require an extended temperature range.
• Flash-programmable	Reprogrammable technology allows easy customization, quick turnaround on design changes and product performance enhancements, and better inventory control. Parts can be reprogrammed up to 100 times, reducing inventory of custom parts and providing an easy method for upgrading existing designs.
• Field-programmable	In-house programming of samples and prototype quantities is available using the CY3672 FTG Development Kit. Production quantities are available through Cypress's value-added distribution partners or by using third party programmers from BP Microsystems, HiLo Systems, and others.
• Low-skew, low-jitter, high-accuracy outputs	High performance suited for commercial, industrial, networking, telecom and other general-purpose applications.
• 3.3V operation with 2.5V output option	Application compatibility in standard and low-power systems.
• 16-lead TSSOP	Industry standard packaging saves on board space.

Part Number	Outputs	Input Frequency Range	Output Frequency Range	Specifications
CY22050FC	6	8 MHz–30 MHz (external crystal) 1 MHz–133 MHz (driven clock)	80 kHz–200 MHz (3.3V) 80 kHz–166.6 MHz (2.5V)	Field-programmable commercial temperature
CY22050FI	6	8 MHz–30 MHz (external crystal) 1 MHz–133 MHz (driven clock)	80 kHz–166.6 MHz (3.3V) 80 kHz–150 MHz (2.5V)	Field-programmable industrial temperature



**CY22050 Pin Summary**

Name	Pin Number	Description
XIN	1	<b>Reference Input.</b> Driven by a crystal (8 MHz–30 MHz) or external clock (1 MHz–133 MHz). Programmable input load capacitors allow for maximum flexibility in selecting a crystal, based on manufacturer, process, performance, or quality.
VDD	2	3.3V voltage supply
AVDD	3	3.3V analog voltage supply
PWRDWN <sup>[1]</sup>	4	<b>Power Down.</b> When pin 4 is driven LOW, the CY22050 will go into shut-down mode.
AVSS	5	Analog ground
VSSL	6	LCLK ground
LCLK1	7	Configurable clock output 1 at V <sub>DDL</sub> level (3.3V or 2.5V)
LCLK2	8	Configurable clock output 2 at V <sub>DDL</sub> level (3.3V or 2.5V)
LCLK3	9	Configurable clock output 3 at V <sub>DDL</sub> level (3.3V or 2.5V)
OE <sup>[1]</sup>	10	<b>Output Enable.</b> When pin 10 is driven LOW, all outputs are three-stated.
VDDL	11	LCLK voltage supply (2.5V or 3.3V)
LCLK4	12	Configurable clock output 4 at V <sub>DDL</sub> level (3.3V or 2.5V)
VSS	13	Ground
CLK5	14	Configurable clock output 5 (3.3V)
CLK6	15	Configurable clock output 6 (3.3V)
XOUT <sup>[2]</sup>	16	Reference output

**Functional Description**

The CY22050 is the next-generation programmable FTG (frequency timing generator) for use in networking, telecommunication, datacom, and other general-purpose applications. The CY22050 offers up to six configurable outputs in a 16-pin TSSOP, running off a 3.3V power supply. The on-chip reference oscillator is designed to run off an 8–30-MHz crystal, or a 1–133-MHz external clock signal.

The CY22050 has a single PLL driving 6 programmable output clocks. The output clocks are derived from the PLL or the reference frequency (REF). Output post dividers are available for either. Four of the outputs can be set as 3.3V or 2.5V, for use in a wide variety of portable and low-power applications.

**Field Programming the CY22050F**

The CY22050 is programmed at the package level, i.e., in a programmer socket. The CY22050 is flash-technology based, so the parts can be reprogrammed up to 100 times. This allows for fast and easy design changes and product updates, and eliminates any issues with old and out-of-date inventory.

Samples and small prototype quantities can be programmed on the CY3672 programmer. Cypress's value-added distribution partners and third-party programming systems from BP Microsystems, HiLo Systems, and others are available for large-production quantities.

**CyClocksRT™ Software**

CyClocksRT™ is an easy-to-use software application that allows the user to custom-configure the CY22050. Users can specify the REF, PLL frequency, output frequencies and/or post-dividers, and different functional options. CyClocksRT

outputs an industry-standard JEDEC file used for programming the CY22050.

CyClocksRT can be downloaded free of charge from the Cypress website at <http://www.cypress.com>.

**CY3672 FTG Development Kit**

The Cypress CY3672 FTG Development Kit comes complete with everything needed to design with the CY22050 and program samples and small prototype quantities. The kit comes with the latest version of CyClocksRT and a small portable programmer that connects to a PC serial port for on-the-fly programming of custom frequencies.

The JEDEC file output of CyClocksRT can be downloaded to the portable programmer for small-volume programming, or for use with a production programming system for larger volumes.

**Applications**
**Controlling Jitter**

Jitter is defined in many ways, including: phase noise, long-term jitter, cycle-to-cycle jitter, period jitter, absolute jitter, and deterministic jitter. These jitter terms are usually given in terms of rms, peak-to-peak, or in the case of phase noise dBc/Hz with respect to the fundamental frequency. Actual jitter is dependent on XIN jitter and edge rate, number of active outputs, output frequencies, V<sub>DDL</sub> (2.5V or 3.3V), temperature, and output load.

Power supply noise and clock output loading are two major system sources of clock jitter. Power supply noise can be mitigated by proper power supply decoupling (0.1-μF ceramic cap) of the clock and ensuring a low-impedance ground to the

**Notes:**

1. The CY22050 has no internal pull-up or pull-down resistors. PWRDWN and OE pins need to be driven as appropriate or tied to power or ground.
2. Float XOUT if XIN is driven by an external clock source.

chip. Reducing capacitive clock output loading to a minimum lowers current spikes on the clock edges and thus reduces jitter.

Reducing the total number of active outputs will also reduce jitter in a linear fashion. However, it is better to use two outputs to drive two loads than one output to drive two loads.

The rate and magnitude that the PLL corrects the VCO frequency is directly related to jitter performance. If the rate is too slow, then long term jitter and phase noise will be poor. Therefore, to improve long-term jitter and phase noise, reducing Q to a minimum is advisable. This technique will increase the speed of the phase frequency detector, which in turn drives the input voltage of the VCO. In a similar manner, increasing P until the VCO is near its maximum rated speed will also decrease long term jitter and phase noise. For example: input reference of 12 MHz; desired output frequency of 33.3 MHz. One might arrive at the following solution: Set Q = 3, P = 25, Post Div = 3. However, the best jitter results will be Q = 2, P = 50, Post Div = 9.

For additional information, refer to the application note, "Jitter in PLL-based Systems: Causes, Effects, and Solutions," available at <http://www.cypress.com> (click on "Application Notes"), or contact your local Cypress Field Applications Engineer.

### CY22050 Frequency Calculation

The CY22050 is an extremely flexible clock generator with up to six individual outputs, generated from an integrated PLL.

There are four variables used to determine the final output frequency. They are: the input REF, the P and Q dividers, and the post divider. The three basic formulas for determining the final output frequency of a CY22150-based design are:


- $CLK = ((REF * P)/Q)/\text{Post Divider}$
- $CLK = REF/\text{Post Divider}$
- $CLK = REF$

The basic PLL block diagram is shown in *Figure 1*. Each of the six clock outputs has a total of seven output options available to it. There are six post divider options: /2 (two of these), /3, /4, /DIV1N, and DIV2N. DIV1N and DIV2N are separately calculated and can be independent of each other. The post divider options can be applied to the calculated PLL frequency or to the REF directly.

In addition to the six post divider options, the seventh option bypasses the PLL and passes the REF directly to the crosspoint switch matrix.

### Clock Output Settings: Crosspoint Switch Matrix

Each of the six clock outputs can come from any of seven unique frequency sources. The crosspoint switch matrix defines which source is attached to each individual clock output. Although it may seem that there are an unlimited number of divider options, there are several rules that should be taken into account when selecting divider options.



**Figure 1. Basic PLL Block Diagram**

Clock Output Divider	Definition and Notes
None	Clock output source is the reference input frequency
/DIV1N	Clock output uses a generated /DIV1N option from Divider Bank 1. Allowable values for DIV1N are 4 to 127. If Divider Bank 1 is not being used, set DIV1N to 8.
/2	Clock output uses a fixed /2 option from Divider Bank 1. If this option is used, DIV1N must be divisible by 4.
/3	Clock output uses a fixed /3 option from Divider Bank 1. If this option is used, set DIV1N to 6.
/DIV2N	Clock output uses a generated /DIV2N option from Divider Bank 2. Allowable values for DIV2N are 4 to 127. If Divider Bank 2 is not being used, set DIV2N to 8.
/2	Clock output uses a fixed /2 option from Divider Bank 2. If this option is used, DIV2N must be divisible by 4.
/4	Clock output 2 uses a fixed /4 option from Divider Bank 2. If this option is used, DIV2N must be divisible by 8.

## Reference Crystal Input

The input crystal oscillator of the CY22050 is an important feature because of the flexibility it allows the user in selecting a crystal as a reference clock source. The oscillator inverter has programmable gain, allowing for maximum compatibility with a reference crystal, based on manufacturer, process, performance, and quality.

The value of the input load capacitors is determined by eight bits in a programmable register. Total load capacitance is determined by the formula:

$$\text{CapLoad} = (C_L - C_{\text{BRD}} - C_{\text{CHIP}})/0.09375 \text{ pF}$$

In CyClocksRT, enter the crystal capacitance ( $C_L$ ). The value of CapLoad will be determined automatically and programmed into the CY22050.

If you require greater control over the CapLoad value, consider using the CY22150F for serial configuration and control of the input load capacitors. For an external clock source, the default is 0.

Input load capacitors are placed on the CY22050 die to reduce external component cost. These capacitors are true parallel-plate capacitors, designed to reduce the frequency shift that occurs when non-linear load capacitance is affected by load, bias, supply, and temperature changes.

## Absolute Maximum Conditions

Parameter	Description	Min.	Max.	Unit
$V_{\text{DD}}$	Supply Voltage	-0.5	7.0	V
$V_{\text{DDL}}$	I/O Supply Voltage	-0.5	7.0	V
$T_{\text{S}}$	Storage Temperature <sup>[3]</sup>	-65	125	°C
$T_{\text{J}}$	Junction Temperature		125	°C
	Package Power Dissipation—Commercial Temp		450	mW
	Package Power Dissipation—Industrial Temp		380	mW
	Digital Inputs	$AV_{\text{SS}} - 0.3$	$AV_{\text{DD}} + 0.3$	V
	Digital Outputs referred to $V_{\text{DD}}$	$V_{\text{SS}} - 0.3$	$V_{\text{DD}} + 0.3$	V
	Digital Outputs referred to $V_{\text{DDL}}$	$V_{\text{SS}} - 0.3$	$V_{\text{DDL}} + 0.3$	V
ESD	Static Discharge Voltage per MIL-STD-833, Method 3015		2000	V

## Recommended Operating Conditions

Parameter	Description	Min.	Typ.	Max.	Unit
$V_{\text{DD}}$	Operating Voltage	3.135	3.3	3.465	V
$V_{\text{DDLHI}}$	Operating Voltage	3.135	3.3	3.465	V
$V_{\text{DDLLO}}$	Operating Voltage	2.375	2.5	2.625	V
$T_{\text{AC}}$	Ambient Commercial Temp	0		70	°C
$T_{\text{AI}}$	Ambient Industrial Temp	-40		85	°C
$C_{\text{LOAD}}$	Max. Load Capacitance $V_{\text{DD}}/V_{\text{DDL}} = 3.3\text{V}$			15	pF
$C_{\text{LOAD}}$	Max. Load Capacitance $V_{\text{DDL}} = 2.5\text{V}$			15	pF
$f_{\text{REFD}}$	Driven REF	1		133	MHz
$f_{\text{REFC}}$	Crystal REF	8		30	MHz
$t_{\text{PU}}$	Power-up time for all $V_{\text{DD}}$ s to reach minimum specified voltage (power ramps must be monotonic)	0.05		500	ms

**Note:**

3. Rated for 10 years.

**DC Electrical Characteristics**





Parameter <sup>[4]</sup>	Name	Description	Min.	Typ.	Max.	Unit
I <sub>OH3.3</sub>	Output High Current	V <sub>OH</sub> = V <sub>DD</sub> - 0.5V, V <sub>DD</sub> /V <sub>D<sub>DL</sub></sub> = 3.3V	12	24		mA
I <sub>OL3.3</sub>	Output Low Current	V <sub>OL</sub> = 0.5V, V <sub>DD</sub> /V <sub>D<sub>DL</sub></sub> = 3.3V	12	24		mA
I <sub>OH2.5</sub>	Output High Current	V <sub>OH</sub> = V <sub>D<sub>DL</sub></sub> - 0.5V, V <sub>D<sub>DL</sub></sub> = 2.5V	8	16		mA
I <sub>OL2.5</sub>	Output Low Current	V <sub>OL</sub> = 0.5V, V <sub>D<sub>DL</sub></sub> = 2.5V	8	16		mA
V <sub>IH</sub>	Input High Voltage	CMOS levels, 70% of V <sub>DD</sub>	0.7		1.0	V <sub>DD</sub>
V <sub>IL</sub>	Input Low Voltage	CMOS levels, 30% of V <sub>DD</sub>	0		0.3	V <sub>DD</sub>
I <sub>VDD</sub> <sup>[5,6]</sup>	Supply Current	A <sub>VDD</sub> /V <sub>DD</sub> Current		45		mA
I <sub>VDDL3.3</sub> <sup>[5,6]</sup>	Supply Current	V <sub>D<sub>DL</sub></sub> Current (V <sub>D<sub>DL</sub></sub> = 3.465V)		25		mA
I <sub>VDDL2.5</sub> <sup>[5,6]</sup>	Supply Current	V <sub>D<sub>DL</sub></sub> Current (V <sub>D<sub>DL</sub></sub> = 2.625V)		17		mA
I <sub>DDS</sub>	Power-Down Current	V <sub>DD</sub> = V <sub>D<sub>DL</sub></sub> = A <sub>VDD</sub> = 3.465V			50	μA
I <sub>OHZ</sub> I <sub>OLZ</sub>	Output Leakage	V <sub>DD</sub> = V <sub>D<sub>DL</sub></sub> = A <sub>VDD</sub> = 3.465V			10	μA

**AC Electrical Characteristics**

Parameter <sup>[4]</sup>	Name	Description	Min.	Typ.	Max.	Unit
t <sub>1</sub>	Output frequency, commercial temp	Clock output limit, 3.3V	0.08 (80 kHz)		200	MHz
		Clock output limit, 2.5V	0.08 (80 kHz)		166.6	MHz
	Output frequency, industrial temp	Clock output limit, 3.3V	0.08 (80 kHz)		166.6	MHz
		Clock output limit, 2.5V	0.08 (80 kHz)		150	MHz
t <sub>2</sub>	Output duty cycle	Duty cycle is defined in Figure 2; t <sub>1</sub> /t <sub>2</sub> f <sub>OUT</sub> > 166 MHz, 50% of V <sub>DD</sub>	40	50	60	%
		Duty cycle is defined in Figure 2; t <sub>1</sub> /t <sub>2</sub> f <sub>OUT</sub> < 166 MHz, 50% of V <sub>DD</sub>	45	50	55	%
t <sub>3LO</sub>	Rising edge slew rate (V <sub>D<sub>DL</sub></sub> = 2.5V)	Output clock rise time, 20% – 80% of V <sub>D<sub>DL</sub></sub> . Defined in Figure 3	0.6	1.2		V/ns
t <sub>4LO</sub>	Falling edge slew rate (V <sub>D<sub>DL</sub></sub> = 2.5V)	Output clock fall time, 80% – 20% of V <sub>D<sub>DL</sub></sub> . Defined in Figure 3	0.6	1.2		V/ns
t <sub>3HI</sub>	Rising edge slew rate (V <sub>D<sub>DL</sub></sub> = 3.3V)	Output clock rise time, 20% – 80% of V <sub>DD</sub> /V <sub>D<sub>DL</sub></sub> . Defined in Figure 3	0.8	1.4		V/ns
t <sub>4HI</sub>	Falling edge slew rate (V <sub>D<sub>DL</sub></sub> = 3.3V)	Output clock fall time, 80% – 20% of V <sub>DD</sub> /V <sub>D<sub>DL</sub></sub> . Defined in Figure 3	0.8	1.4		V/ns
t <sub>5</sub> <sup>[7]</sup>	Skew	Output-output skew between related outputs			250	ps
t <sub>6</sub> <sup>[8]</sup>	Clock jitter	Peak-to-peak period jitter (see Figure 4)		250		ps
t <sub>10</sub>	PLL lock time			0.30	3	ms

**Notes:**

- Not 100% tested, guaranteed by design.
- I<sub>VDD</sub> currents specified for two CLK outputs running at 125 MHz, two LCLK outputs running at 80 MHz, and two LCLK outputs running at 66.6 MHz.
- Use CyClocksRT to calculate actual I<sub>VDD</sub> and I<sub>VDDL</sub> for specific output frequency configurations.
- Skew value guaranteed when outputs are generated from the same divider bank. See Logic Block Diagram for more information.
- Jitter measurement will vary. Actual jitter is dependent on XIN jitter and edge rate, number of active outputs, output frequencies, V<sub>D<sub>DL</sub></sub> (2.5V or 3.3V), temperature, and output load. For more information, refer to the application note, "Jitter in PLL-based Systems: Causes, Effects, and Solutions," available at <http://www.cypress.com>, or contact your local Cypress Field Applications Engineer.

**Test Circuit**

**Figure 2. Duty Cycle Definition:  $DC = t2/t1$** 

**Figure 3. Rise and Fall Time Definitions**

**Figure 4. Peak-to-Peak Jitter**

**Ordering Information**

Ordering Code	Package Type	Temperature Operating Range	Operating Voltage
CY22050FC	16-lead TSSOP	Commercial (0 to 70°C)	3.3V
CY22050FI	16-lead TSSOP	Industrial (-40 to 85°C)	3.3V
CY22050ZC-xxx <sup>[9]</sup>	16-lead TSSOP	Commercial (0 to 70°C)	3.3V
CY22050ZC-xxxT <sup>[9]</sup>	16-lead TSSOP-Tape and Reel	Commercial (0 to 70°C)	3.3V
CY22050ZI-xxx <sup>[9]</sup>	16-lead TSSOP	Industrial (-40 to 85°C)	3.3V
CY22050ZI-xxxT <sup>[9]</sup>	16-lead TSSOP-Tape and Reel	Industrial (-40 to 85°C)	3.3V
CY3672	FTG Development Kit		
CY3672ADP000	CY22050F Socket		
<b>Lead-free</b>			
CY22050FZXC	16-lead TSSOP	Commercial (0 to 70°C)	3.3V
CY22050FZXI	16-lead TSSOP	Industrial (-40 to 85°C)	3.3V
CY22050ZXC-xxx <sup>[9]</sup>	16-lead TSSOP	Commercial (0 to 70°C)	3.3V
CY22050ZXC-xxxT <sup>[9]</sup>	16-lead TSSOP-Tape and Reel	Commercial (0 to 70°C)	3.3V
CY22050ZXI-xxx <sup>[9]</sup>	16-lead TSSOP	Industrial (-40 to 85°C)	3.3V
CY22050ZXI-xxxT <sup>[9]</sup>	16-lead TSSOP-Tape and Reel	Industrial (-40 to 85°C)	3.3V

**16-lead TSSOP Package Characteristics**

Parameter	Name	Value	Unit
$\theta_{JA}$	theta JA	115	°C/W
Complexity	Transistor Count	74,600	Transistors

**Note:**

9. The CY22050ZC-xxx and CY22050ZI-xxx are factory-programmed configurations. Factory programming is available for high-volume design opportunities of 100 Ku/year or more in production. For more details, contact your local Cypress field application engineer or Cypress sales representative.





**Document History Page**

<b>Document Title: CY22050 One-PLL General Purpose Flash-Programmable Clock Generator</b>				
<b>Document Number: 38-07006</b>				
<b>REV.</b>	<b>ECN NO.</b>	<b>Issue Date</b>	<b>Orig. of Change</b>	<b>Description of Change</b>
**	108185	08/08/01	CKN	New Data Sheet
*A	110054	03/04/02	CKN	Changed from Preliminary to Final
*B	121862	12/14/02	RBI	Power up requirements added to Operating Conditions Information
*C	310575	See ECN	RGL	Added Lead-free devices
*D	314233	See ECN	RGL	Removed the Tape and Reel devices in the non-dash parts