



STS11NF3LL

N-CHANNEL 30V - 0.009 Ω - 11A SO-8 LOW GATE CHARGE STripFET™ POWER MOSFET

PRELIMINARY DATA

| TYPE | V _{DSS} | R _{DS(on)} | I _D |
|------------|------------------|---------------------|----------------|
| STS11NF3LL | 30 V | < 0.011 Ω | 11 A |


- TYPICAL R_{DS(on)} = 0.011 Ω @ 4.5V
- OPTIMAL R_{DS(on)} x Q_g TRADE-OFF @ 4.5V
- CONDUCTION LOSSES REDUCED
- SWITCHING LOSSES REDUCED

DESCRIPTION


This application specific Power Mosfet is the third generation of STMicroelectronics unique "Single Feature Size™" strip-based process. The resulting transistor shows the best trade-off between on-resistance and gate charge. When used as high and low side in buck regulators, it gives the best performance in terms of both conduction and switching losses. This is extremely important for motherboards where fast switching and high efficiency are of paramount importance.

APPLICATIONS

- SPECIFICALLY DESIGNED AND OPTIMISED FOR HIGH EFFICIENCY CPU CORE DC/DC CONVERTERS FOR MOBILE PCs



SO-8



ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|---------------------|---|----------|--------|
| V _{DS} | Drain-source Voltage (V _{GS} = 0) | 30 | V |
| V _{DGR} | Drain- gate Voltage (R _{GS} = 20 k Ω) | 30 | V |
| V _{GS} | Gate-source Voltage | ± 15 | V |
| I _D | Drain Current (continuous) at T _c = 25 °C Drain Current (continuous) at T _c = 100 °C | 11 7 | A A |
| I _{DM} (*) | Drain Current (pulsed) | 44 | A |
| P _{tot} | Total Dissipation at T _c = 25 °C | 2.5 | W |

(*) Pulse width limited by safe operating area

STS11NF3LL

THERMAL DATA

| | | | |
|---------------|---|------------|-----------------------------|
| $R_{thj-amb}$ | (*) Thermal Resistance Junction-ambient | 50 | $^{\circ}\text{C}/\text{W}$ |
| T_j | Maximum Operating Junction Temperature | 150 | $^{\circ}\text{C}$ |
| T_{stg} | Storage Temperature | -65 to 150 | $^{\circ}\text{C}$ |

(*) Mounted on FR-4 board ($t \leq 10\text{sec}$)

ELECTRICAL CHARACTERISTICS ($T_{case} = 25^{\circ}\text{C}$ unless otherwise specified)

OFF

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|---------------|--|--|------|------|-----------|--------------------------------|
| $V_{(BR)DSS}$ | Drain-source Breakdown Voltage | $I_D = 250 \mu\text{A}$ $V_{GS} = 0$ | 30 | | | V |
| I_{DSS} | Zero Gate Voltage Drain Current ($V_{GS} = 0$) | $V_{DS} = \text{Max Rating}$ $V_{DS} = \text{Max Rating}$ $T_c = 125^{\circ}\text{C}$ | | | 1 10 | μA μA |
| I_{GSS} | Gate-body Leakage Current ($V_{DS} = 0$) | $V_{GS} = \pm 20 \text{ V}$ | | | ± 100 | nA |

ON (*)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|--------------|-----------------------------------|---|------|----------------|----------------|----------------------|
| $V_{GS(th)}$ | Gate Threshold Voltage | $V_{DS} = V_{GS}$ $I_D = 250 \mu\text{A}$ | 1 | | | V |
| $R_{DS(on)}$ | Static Drain-source On Resistance | $V_{GS} = 10 \text{ V}$ $I_D = 5.5 \text{ A}$ $V_{GS} = 4.5 \text{ V}$ $I_D = 5.5 \text{ A}$ | | 0.009 0.011 | 0.011 0.013 | Ω Ω |
| $I_{D(on)}$ | On State Drain Current | $V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $V_{GS} = 10 \text{ V}$ | 11 | | | A |

DYNAMIC

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|--------------|------------------------------|--|------|------|------|------|
| $g_{fs} (*)$ | Forward Transconductance | $V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $I_D = 5.5 \text{ A}$ | | 20 | | S |
| C_{iss} | Input Capacitance | $V_{DS} = 25 \text{ V}$ $f = 1 \text{ MHz}$ $V_{GS} = 0 \text{ V}$ | | 1700 | | pF |
| C_{oss} | Output Capacitance | | | 500 | | pF |
| C_{rss} | Reverse Transfer Capacitance | | | 115 | | pF |

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|-------------------------------|--|---|------|----------------|------|----------------|
| $t_{d(on)}$ t_r | Turn-on Delay Time Rise Time | $V_{DD} = 15\text{ V}$ $I_D = 5.5\text{ A}$ $R_G = 4.7\ \Omega$ $V_{GS} = 4.5\text{ V}$ (Resistive Load, see fig.3) | | 47 60 | | ns ns |
| Q_g Q_{gs} Q_{gd} | Total Gate Charge Gate-Source Charge Gate-Drain Charge | $V_{DD} = 24\text{ V}$ $I_D = 11\text{ A}$ $V_{GS} = 4.5\text{ V}$ | | 25 10 10 | 33 | nC nC nC |

SWITCHING OFF

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|-----------------------|----------------------------------|---|------|----------|------|----------|
| $t_{d(off)}$ t_f | Turn-off Delay Time Fall Time | $V_{DD} = 24\text{ V}$ $I_D = 5.5\text{ A}$ $R_G = 4.7\ \Omega$ $V_{GS} = 4.5\text{ V}$ (Resistive Load, see fig.3) | | 34 24 | | ns ns |

SOURCE DRAIN DIODE

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|-----------------------------------|--|--|------|-----------------|----------|---------------|
| I_{SD} $I_{SDM}(\bullet)$ | Source-drain Current Source-drain Current (pulsed) | | | | 11 44 | A A |
| $V_{SD} (*)$ | Forward On Voltage | $I_{SD} = 11\text{ A}$ $V_{GS} = 0$ | | | 1.5 | V |
| t_{rr} Q_{rr} I_{RRM} | Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current | $I_{SD} = 11\text{ A}$ $di/dt = 100\text{ A}/\mu\text{s}$ $V_{DD} = 15\text{ V}$ $T_j = 150\text{ }^\circ\text{C}$ (Resistive Load, see fig.5) | | 40 52 2.4 | | ns nC A |

(*) Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %

(\bullet) Pulse width limited by safe operating area

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 2: Unclamped Inductive Waveform




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 4: Gate Charge test Circuit






Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times



SO-8 MECHANICAL DATA

| DIM. | mm | | | inch | | |
|------|-----------|------|------|-------|-------|-------|
| | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A | | | 1.75 | | | 0.068 |
| a1 | 0.1 | | 0.25 | 0.003 | | 0.009 |
| a2 | | | 1.65 | | | 0.064 |
| a3 | 0.65 | | 0.85 | 0.025 | | 0.033 |
| b | 0.35 | | 0.48 | 0.013 | | 0.018 |
| b1 | 0.19 | | 0.25 | 0.007 | | 0.010 |
| C | 0.25 | | 0.5 | 0.010 | | 0.019 |
| c1 | 45 (typ.) | | | | | |
| D | 4.8 | | 5.0 | 0.188 | | 0.196 |
| E | 5.8 | | 6.2 | 0.228 | | 0.244 |
| e | | 1.27 | | | 0.050 | |
| e3 | | 3.81 | | | 0.150 | |
| F | 3.8 | | 4.0 | 0.14 | | 0.157 |
| L | 0.4 | | 1.27 | 0.015 | | 0.050 |
| M | | | 0.6 | | | 0.023 |
| S | 8 (max.) | | | | | |



0016023



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 2000 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>