

**MOTOROLA**

Semiconductor Products Sector

Order Number: AN2077/D
Rev. 0.4, 10/2000**PowerPC™**

Application Note **PowerPC Design Checklist**

by Gary Milliorn
Motorola PowerPC Applications
risc10@email.sps.mot.com

This document describes the required connections of all the signals on a PowerPC microprocessor (MPC603, MPC75x, MPC74xx), microcontroller (MPC824x), or PCI bridge/memory controller (MPC10x). If a design follows these guidelines, has properly connected. It may be useful for performing schematic reviews or other design checks. This document contains the following topics:

Topic	Page
Section 1.1, "Introduction"	2
Section 1.2, "Connections"	2
Section 1.3, "L2 Cache SRAM Connections"	13
Section 1.4, "Power"	14
Section 1.5, "Clocks"	14
Section 1.6, "References"	14

To locate any published errata or updates for this document, refer to the website at
<http://www.motorola.com/semiconductors>.

This document contains information on a new product under development by Motorola.
Motorola reserves the right to change or discontinue this product without notice.

© Motorola, Inc., 2000. All rights reserved.

DigitalDNA™
From Motorola

1.1 Introduction

The PowerPC processor and PCI bridge/memory controller family are all easy to design to, as long as some simple rules are followed regarding connections and pullups. For reference purposes, many designers refer to the application notes and example designs on the Motorola PowerPC website. This application note is a simple checklist that is useful before finalizing the design.

1.2 Connections

This section summarizes the connections and special conditions (such as pullups or pulldowns required) which may be needed for processors and memory controllers. Table 1 lists connections for the MPC603, MPC75x, MPC74x0 and MPC824x microprocessors/microcontrollers, while Table 2 lists connections for the MPC8240, MPC8245 and MPC107 microcontrollers/system controllers. The older MPC604 and MPC106 devices are not listed in the tables; the MPC603 and MPC107 entries are very similar and can be used instead.

In the tables, if a connection to a specific signal is not named, it may be one of the following terms:

- xx-yy OVDD A pullup resistor to the OVDD power supply, with a value between xx and yy ohms.
- xx-yy GND A pulldown resistor to the ground power connection, with a value between xx and yy ohms.
- “open” The signal may/should be left unconnected.
- “as needed” The connection is determined principally by the system.

Lastly, some of the signals have a “critical” designation:

May cause complete failure; board will likely not operate

This designator indicates signals which can cause system failure if not properly handled. If a new design is not running cycles (i.e., logic analyzer traces cannot be captured), the indicated signals should be checked first to determine if the conditions required are present. If not, due to design or manufacturing error, the part may be improperly configured into a test mode and will not operate as desired.

As an example, consider transfer start (\overline{TS}). On an MPC107-based design, if a pullup is not present, \overline{TS} may float low, indicating to both the MPC107 and the CPU that another device is using the bus. Each will wait for the other to release \overline{TS} , and so the system will not start. A simple pullup insures that each device sees an idle bus.

Table 1. Processor Connections

Critical	Signal	Connection		Notes
		if used	if not used	
	A(0:31)	✓	✓	Address bus may be pulled up to minimize sleep-mode power consumption; otherwise, pullups may be omitted. 74x0 in address bus drive mode (see EMODE) does not need pullups in either case.
	AACK	✓	✓	1K-10K OVDD
	ABB	✓	✓	1K-10K OVDD
	ABB/AMONO	✓	as needed	Pullup needed to insure initial startup.
	AP(0:3)	✓	✓	The MPC7400 does not check ABB ; it is an output only. A pullup may be used where MPC75x/MPC74x0 footprint compatibility is needed.
	APF	✓	✓	1K-10K OVDD
	ARTRY	✓	✓	1K-10K OVDD
	AVDD	✓	✓	filtered VDD
	BG	✓	✓	as needed 100-1K GND
	BR	✓	✓	100-1K OVDD
	BVSEL	✓	GND, HRESET or OVDD	Connect to: GND for: 1.8V OVDD HRESET “2.5V OVDD OVDD “3.3V OVDD
	C_I	✓	✓	as needed 1K-10K OVDD C _I may be pulled up to minimize sleep-mode power consumption; otherwise, pullup may be omitted.
	CKSTP_IN	✓	✓	1K-10K OVDD The CKSTP_IN pullup may be shared with others if not used.
	CKSTP_OUT	✓	✓	1K-10K OVDD open CKSTP_OUT is an open-drain output.
	CLK_OUT	✓	✓	to testpoint open CLK_OUT is useful only for debugging, it cannot be used as a clock source.
	CSE(0:1)	✓	as needed	open Output-only debug status; rarely used, connect to logic analyzer or float.
	DBB	✓	✓	1K-10K OVDD Not needed for MPC10x-based systems.

Table 1. Processor Connections (Continued)

Critical	Signal	Connection		Notes	
		if used	if not used		
	DBB/DMONO	✓			DBB is an output only on the MPC74x0. A pullup may be used where MPC75x-MPC74x0 footprint compatibility is needed.
	<u>DBG</u>	✓	✓	as needed	100-1K GND Pullup recommended for initial startup, or pulldown for permanently parked data bus.
	<u>DBDIS</u>	✓	✓	1K-10K OVDD	Rarely used signal; must be pulled up. Can be shared with other pullups.
	<u>DBWO</u>	✓	✓	1K-10K OVDD	Rarely used signal; must be pulled up. Can be shared with other pullups.
	DH(0:31) DL(0:31)	✓	✓	as needed	open Connect only to other CPUs, local-bus I/O and bridge devices. Memory is typically on the other side of buffers (MPC106) or the MDH/MDH bus. For 32-bit bus mode, DL(0:31) may be left open with no pullups required.
	DP(0:7)	✓	✓	as needed	open Pullups are not needed if parity is unused.
	<u>DPE</u>	✓	✓	1K-10K OVDD	open Open-drain output; pullup only if needed.
	<u>DRDY</u>	✓		as needed	open MPX bus mode output only.
	<u>DRTRY</u>	✓	✓	1K-10K OVDD	tie to HRESET Tie DRTRY to HRESET to set NO-DRTRY mode. NO-DRTRY mode improves performance by eliminating an idle bus clock cycle after data transfers. DRTRY must not be tied to ground to enable NO-DRTRY mode.
	DTI(0:2)	✓		1K-10K OVDD	MPX bus mode only; pullups allow use of MPC750-devices.
	EMODE			as needed	1K-10K OVDD Connect as follows: pullup 60X bus mode HRESET MPX bus mode pulldown MPX bus mode with address bus drive mode.
	<u>GBL</u>	✓	✓	✓	as needed 1K-10K OVDD GBL may be pulled up to minimize sleep-mode power consumption; otherwise, pullup may be omitted.
	<u>HIT</u>	✓		as needed	open MPX bus mode output only.
	<u>HRESET</u> <u>HRST_CPU</u>	✓	✓	✓	assert >= 255 bus clocks A longer interval is acceptable, and may be needed for other devices such as the MPC10X.
	<u>HRST_CTRL</u>	✓		✓	as needed HRST_CTRL should be tied to HRST_CPU.
	<u>INT</u>	✓	✓	✓	1K-10K OVDD Pullup may be shared with others if INT not used.

Table 1. Processor Connections (Continued)

Critical	Signal	MPC603	MPC750	MPC755	MPC74X0	MPC824X	Connection if used	Connection if not used	Notes
⚠️	L1_TSTCLK	✓	✓	✓	✓	✓	100 - 1K OVDD		Use a strong pullup to keep noise from coupling to this pin. Do not share with other input-only pullups since asserting L1_TSTCLK during HRESET may be needed to correct errata on some devices.
	L2ADDR(16:0)	✓	✓	✓	✓	✓	SRAM A(16:0)	open	The L2ADDR(16:0) bus is little endian, connect to similar SRAM names.
	L2ADDR17	✓	✓	✓	✓	✓	SRAM A17	open	L2ADDR17 can be used for larger SRAM
	L2ASPAREx		✓			✓	SRAM A18	open	L2ASPAREx may be used for larger SRAM
⚠️	L2AVDD	✓	✓	✓			filtered VDD		Must be connected to core voltage (VDD), not I/O (OVDD), through a 10 ohm resistor, with two 2.2uF ceramic caps on the AVDD pin. Trace lengths should be short, but do not need to be thick (~15mW typical).
	L2CE	✓	✓	✓	✓	✓	SRAM SE1	open	Directly drives SRAM SE1 pin. SE2 is typically tied high and SE3 tied low.
	L2CLK_OUTA	✓	✓	✓	✓	✓	SRAM CLK	open	Traces must be point-to-point and equal length, equal to other SRAM trace lengths. For differential mode route using a split-T configuration.
	L2CLK_OUTB	✓	✓	✓	✓	✓	SRAM D(0:63)	open	L2 data bits can be rearranged at will to make routing better.
	L2DATA(0:63)	✓	✓	✓	✓	✓	SRAM DP(0:7)	open	L2DP data bits can be rearranged at will to make routing better.
	L2DP(0:7)	✓	✓	✓	✓	✓	feedback		Connect L2SYNC_IN to L2SYNC_OUT with a trace length equal to that of the L2CLK_OUTA. If L2 is not used, the feedback loop is still required.
	L2SYNC_IN	✓	✓	✓			L2VSEL	GND, HRESET or OVDD	Connect to:
	L2SYNC_OUT								GND for: 1.8V L2OVDD HRESET “2.5V L2OVDD OVDD “3.3V L2OVDD
⚠️	L2_TSTCLK	✓	✓	✓	✓	✓			for the MPC755 or MPC74xx, or as described in the hardware specification.
	L2WE		✓	✓	✓	✓	SRAM SGW	open	Use a strong pullup to keep noise from coupling to this pin.
	L2ZZ	✓	✓	✓	✓	✓	SRAM ZZ	open	Directly drives SRAM ZZ pin.
⚠️	LSSD_MODE	✓	✓	✓	✓	✓		100-1K OVDD	Use a strong pullup to keep noise from coupling to this pin.
	MCP	✓	✓	✓	✓	✓	as needed	1K-10K OVDD	Pullup may be shared with others if MCP not used.

Table 1. Processor Connections (Continued)

Critical	Signal	Connection		Notes
		if used	if not used	
⚠	NC	open	open	Never connect anything to a NC pin unless it is defined on an upwardly compatible footprint (for upgrade purposes). For example, L2ADDR17 is NC on some BGA footprints; it is acceptable to connect this NC pad to an SRAM address line.
	PCI_SYNC_IN	as needed		Clock input traces should match those for other PCI devices. Connect to PCICLK if PCI clock tree is not used.
	PLL_CFG(0:3)	as needed		Pullups and pulldowns, jumpers to OVDD and GND, or digital logic may be used.
	PLL_CFG(0:4)	as needed		Only pullups and pulldowns should be used. Jumpers to OVDD and GND, or digital logic, may be used only if debug mode is NEVER enabled.
	QACK	✓	✓	1K-10K GND; COP emulators require QACK asserted to single-step. 603 devices require QACK asserted during HRESET to prevent reduced-bus mode.
	QREQ	✓	✓	Output typically used only with MPC10X and/or COP interface.
	RSRV	✓	✓	RSRV is a little-used output-only pin.
	SCK	✓	1K-3K OVDD	SCK is open drain.
	SDA	✓	1K-3K OVDD	SDA is open drain.
	SHD(0:1)	✓	1K-10K OVDD	In 60X mode, SHD pins are ignored; otherwise pullup if used.
	SMI	✓	✓	1K-10K OVDD
	SRESET	✓	✓	Pullup may be shared with others if SMI not used.
	SYSCLK	✓	✓	SRESET need not be asserted during power-up reset.
⚠	TA	✓	✓	Clock input traces should match those for other PowerPC-bus devices.
	TBEN	✓	✓	Pullup needed for initial startup.
	TBST	✓	✓	May be pulled down to disable TBU/TBL/DEC registers (rarely useful).
	TC(0:1)	✓		Pullup needed for initial startup.
	TCK	✓	✓	TC outputs indicate data vs. instruction cycles for 603 only. Commonly used for logic analyzer headers (compare with W ¹ for 75x processors and TT[0] for 74x0 processors).
	TDI	✓	✓	TCK has a weak (>=20KΩ) internal pullup.
	TDO	✓	✓	TDI has a weak (>=20KΩ) internal pullup.
				TDO has a weak (>=20KΩ) internal pullup.

Table 1. Processor Connections (Continued)

Critical	Signal	Connection				Notes
		if used	if not used			
	TEA	✓	✓	✓	✓	1K-10K OVDD Pullup needed for initial startup.
	TEST0	✓	✓	✓	✓	100-1K OVDD Use a strong pullup to keep noise from coupling to this pin.
	TLBISYNC	✓	✓	✓	✓	assert during HRESET if needed. TLBISYNC selects 32-bit bus mode on 60X devices; assert during HRESET if needed. TLBISYNC must be pulled up on the MPC750. TLBISYNC on the MPC7400 is not supported, so pull it up.
	TMS	✓	✓	✓	✓	as needed open TMS has a weak ($\geq 20\text{K}\Omega$) internal pullup.
	TRST	✓	✓	✓	✓	actively drive with HRESET and source 100-1K GND TRST has a weak ($\geq 20\text{K}\Omega$) internal pullup, but do not leave it floating or pulled up. TRST must be asserted to initialize the boundary scan chain. If COP is not used, a pulldown is sufficient. If COP is used, use discrete logic to merge the COP TRST source and the target system HRESET.
	TS	✓	✓	✓	✓	1K-10K OVDD Pullup needed for initial startup.
	TSIZ(0:2)	✓	✓	✓	✓	as needed TSIZ bus may be pulled up to minimize sleep-mode power consumption; otherwise, pullups may be omitted.
	TT(0:4)	✓	✓	✓	✓	as needed TT bus may be pulled up to minimize sleep-mode power consumption; otherwise, pullups may be omitted. TT0 indicates instruction vs. data information for debugging on MPC74x0.
	VOLTDET	✓	✓	✓	✓	as needed open VOLTDET definition varies by device; may be connected to GND, OVDD, or VDD (core) depending on device and mask revision.
	WT	✓	✓	✓	✓	as needed 1K-10K OVDD WT may be pulled up to minimize sleep-mode power consumption; otherwise, pullup may be omitted. WT indicates instruction vs. data information for debugging on MPC75x (only).

Table 2 lists only the memory/PCI/system controller signals of the devices, not the 60X bus signals (if any). For example, the MPC107 does not have an entry for the TS signal, since TS should already have been properly handled in Table 1 when the (required) PowerPC CPU is connected.

Table 2. Memory/PCI/System Controller Connections

Critical	Signal	Connection		Notes
		if used	if not used	
	AD(31:0)	✓	✓	1K-10K LVDD as needed 1K-10K LVDD
	AVDD	✓	✓	filtered VDD filtered VDD
	AVDD2	✓	✓	filtered VDD filtered VDD
	C/BE(3:0)	✓	✓	1K-10K LVDD as needed 1K-10K LVDD
	CKE	✓	✓	SDRAM CKE open
	CPU_CLK(0:2)	✓	as needed	open
	CS(0:7)			SDRAM CS open
				SODIMM (64 only):One CS(0:7) to CS0, second CS(0:7) to CS1. DIMM (as 64-bits):One CS(0:7) to CS0 and CS2, second CS(0:7) to CS1 and CS3. DIMM (as 32-bits):One CS(0:7) to CS0, second CS(0:7) to CS2, third CS(0:7) to CS1, fourth CS(0:7) to CS3.
	CTS1	✓	RS232 receiver	1K-10K OVDD
	DESEL	✓	✓	as needed 1K-10K LVDD
				RS232 signal: Clear to send. Should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).

Table 2. Memory/PCI/System Controller Connections (Continued)

Critical	Signal	Connection		Notes
		if used	if not used	
	DQM(0:7)	SDRAM DQ(0:7)	open	Each DQM must be associated with corresponding MDH/MDL byte lanes: DQM0<->MDH(0:7) DQM1<->MDH(8:15) DQM2<->MDH(16:23) DQM3<->MDH(24:31) DQM4<->MDL(0:7) DQM5<->MDH(8:15) DQM6<->MDH(16:23) DQM7<->MDH(24:31)
	MPC107			If an 8-bit SDRAM device is attached to MDH(0:7), then DQM0 should be connected to the DQM pin, and so forth. Any parity SDRAM devices can use any DQM(0:7) signal (it will have to share).
	MPC8240			\overline{FOE} is not needed if non-writable devices (PROM) is used for the boot code (or if the boot code is on PCI).
	MPC8245			Should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).
	FRAME	✓	✓	as needed 1K-10K LVDD
	GNT(4:0)	✓	✓	as needed 1K-10K LVDD
	GNTO	✓	✓	GNTO: 1K-10K LVDD, others open
	IDSEL	✓	✓	one of AD(31:0) GND
	INTA		as needed	In agent mode, INTA typically connects to a central interrupt controller. In host mode, INTA may be used to assert interrupts to other devices, such as a second processor.
	IRDY	✓	✓	as needed 1K-10K LVDD
	IRQ(0:4)	✓	✓	as needed 1K-10K LVDD $\overline{INT}(0:4)$ should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card.
	LAVDD	✓	✓	filtered VDD Must be connected to core voltage (VDD), not I/O (OVDD) through a 10 ohm resistor, with (2) 2.2uF ceramic caps on the AVDD pin. Trace lengths should be short, but do not need to be thick (~15mW typical).

Table 2. Memory/PCI/System Controller Connections (Continued)

Critical	Signal	Connection		Notes
		if used	if not used	
MPC107	LOCK	✓ ✓ as needed 1K-10K LVDD	1K-10K LVDD	Should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).
MPC107	MAA(0:2)	✓ ✓ to logic analyzer as needed	open	MAA assists logic analyzers in recovering addressing information
MPC107	MDH(0:31) MDL(0:31)	✓ ✓ to logic analyzer as needed		All flash, SDRAM/DRAM, and PortX I/O devices connect to MDH/MDL, not to the DH/DL processor data bus (if any).
MPC107	MIV	✓ ✓ to logic analyzer as needed	open	MIV assists logic analyzers in recovering addressing information
MPC107	OSC_IN	✓ ✓ 1K-10K OVDD	1K-10K OVDD	OSC_IN recommended only for embedded host systems, not for PCI agent cards due to clock skew.
MPC107	PAR(0:7)	✓ ✓ as needed	open	All flash, SDRAM/DRAM, and I/O devices connect to PAR(0:7), not to the DH/DL processor data bus (if visible). For Flash and I/O, PAR(0:7) is used for addressing, not flash or I/O parity.
MPC107	PAR	✓ ✓ as needed	1K-10K LVDD	PAR should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).
MPC107	PCI_CLK(0:4)	✓ ✓ as needed	open	PCI clocks to target PCI devices should have equal lengths. If not used, disable clock drivers in the CDCR register.
MPC107	PCL_SYNC_IN	✓ ✓ as needed	PCL_SYNC_OUT	PCL_SYNC_IN is the primary clock input for the chip. the OSC_IN pin is just an isolated clock buffer. If the buffer is not used, the PCI clock "CLK" connects to PCL_SYNC_IN with the same consideration any other PCI clock gets: max of 2.0 ns skew on a motherboard, max 2.5" trace length on a plug-in card.
MPC107	PCL_SYNC_OUT	✓ ✓ as needed	PCL_SYNC_IN	PCI feedback path should have a trace length to PCL_SYNC_IN of equal lengths to other PCI clocks.
MPC107	PERR	✓ ✓ as needed	1K-10K LVDD	Should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).
MPC107	PMAA(0:2)	✓ ✓ to logic analyzer as needed	open	PMAA assists logic analyzers in recovering addressing information
MPC107	RCS0	✓ ✓ to boot ROM or 100-1K pulldown as needed	open	RCS0 is used for reset startup code. A pulldown on RCS0 selects PCI boot mode.
MPC107	RCS1	✓ ✓ as needed	open	Local ROM or PortX chip select.
MPC107	RCS(2:3)	✓ ✓ as needed	open	Local ROM or PortX chip select.

Table 2. Memory/PCI/System Controller Connections (Continued)

Critical	Signal	Connection		Notes
		if used	if not used	
	MPC107	REQ(4:0)	as needed 1K-10K LVDD	If the arbiter is enabled, REQ(4:0) should be pulled up on a PCI motherboard or private PCI bus. If PCI is not used, ground REQ0 (which becomes GNT) to park the PCI bus and maintain valid PCI state.
		RFC (RTC)	✓ ✓ to LF oscillator	Refresh clock is independent of all other clocks.
	MPC8240	RTS1	✓ RS232 driver	RS232 Request-To-Send output
		SCK	✓ ✓ 1K-3K OVDD	SCK is open drain.
		SDA	✓ ✓ 1K-3K OVDD	SDA is open drain.
		SDBA0	✓ ✓	open
		SDBA1	✓ ✓	open
		SDCAS	✓ ✓ SDRAM CKE	Standard SDRAM control signal.
		SDMA12/SDBA1	✓ SDRAM A12 and/or SDBA1	Standard SDRAM address signal. Connects to SDBA1 or A12, depending on SDRAM size. For modules, connect to both A12 and SDBA1.
		SDMA(11:0)	✓ ✓ SDRAM A(11:0)	open
		SDMA(13:12)	✓ ✓ SDRAM A(13:12)	open
		SDMA14	✓ SDRAM A14	open
		SDRAM_CLK(0:3)	✓ ✓ SDRAM CLK	Standard SDRAM address signal.
		SDRAM_SYNC_IN	✓ ✓ SDRAM_SYNC_OUT	Standard SDRAM address signal.
		SDRAM_SYNC_OUT	✓ ✓ SDRAM_SYNC_IN	Connects to SDRAM_SYNC_OUT usually, except when zero-delay buffers are inserted between feedback path.
		SDRAS	✓ ✓ SDRAM CKE	SDRAM feedback path should have a trace length at least equal to that of SDRAM_CLK to SDRAM pin path lengths. Additional delay can be added to increase hold time for SDRAM modules.
		SERR	✓ ✓ as needed	Standard SDRAM control signal.
			1K-10K LVDD 1K-10K LVDD	Should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).

Table 2. Memory/PCI/System Controller Connections (Continued)

Critical	Signal	Connection		Notes
		if used	if not used	
MP8240 MP8245 MP107	SIN1	✓	RS232 receiver open	RS232 Received data.
	SOUT1	✓	RS232 driver open	RS232 Transmitted data.
	STOP	✓	✓ as needed 1K-10K LVDD	1K-10K LVDD Should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).
	SUSPEND	✓	1K-10K OVDD	SUSPEND requires a pullup.
MP107 MP8240 MP8245	TRDY	✓	✓ as needed 1K-10K LVDD	1K-10K LVDD Should be pulled up on a PCI motherboard or private PCI bus, but not on a plug-in peripheral card. If PCI is not used, pull up (or park the PCI bus).
	TRIG_IN	✓	✓ TRIG_OUT	1K-10K OVDD TRIG_IN is usually connected to TRIG_OUT, or a logic analyzer.
	TRIG_OUT	✓	✓ TRIG_IN or CKSTP_IN	open TRIG_OUT is usually connected to TRIG_IN, CKSTP_IN, or a logic analyzer.
	WE	✓	✓ as needed	open \overline{WE} is not needed if non-writable devices (PROM) is used for the boot code (or if the boot code is on PCI).

1.3 L2 Cache SRAM Connections

The MPC750, MPC755 and MPC74X0 processors support a “backside” L2 cache on a private cache bus. The L2 interface uses standard asynchronous, pipelined burst or late-write SRAM devices in a non-pipelined manner. The connections are shown in the following table:

Table 3. L2 Cache SRAM Connections

SRAM Signal	Connection	Notes
A(16:0)	L2ADDR(16:0)	Connect buses; order is not important since burst mode is not used.
A17	L2ADDR17	If present and/or needed. For forward compatibility, tie to a weak (1K-10K pulldown) since LA17 = $\overline{CE3}$ on some SRAM devices.
A18	L2ASPAR	If present and/or needed.
ADV	L2OVDD	Deasserted since burst mode not used.
ADSC	GND	Asserted to continually accept addresses.
ADSP	L2OVDD	Deasserted since burst mode not used.
D(0:63)	L2DATA(0:63)	Connect buses; order is not important since byte access modes are not used. DP bits may be intermixed with D bits if and only if parity-capable SRAMs are always used; otherwise, connect DP only to DP.
DP(0:7)	L2DP(0:7)	Connect buses; order is not important since byte access modes are not used. DP bits may be intermixed with D bits. DP bits may be intermixed with D bits if and only if parity-capable SRAMs are always used; otherwise, connect DP only to DP.
\overline{OE}	GND	Since the L2 is chip-select-controlled, it is normally in output mode unless being written to. \overline{OE} may be tied low.
CK K	L2CLK_OUTA L2CLK_OUTB	For single-ended clocks, tie one clock to each of two SRAMs without sharing. Keep trace lengths matching other L2 traces. For differential clocks, tie “A” to the active high clocks and “B” to the active low clocks. Route the clocks in a “Y” manner so the stubs have the same, minimal, length.
LBO	GND or VCC	GND is for PowerPC bursts order; however, burst mode is not used so may be tied high or low.
SB(A:D)	GND or L2OVDD	Byte write modes are not used.
SGW	L2WE	Write cause global writes.
SW	L2OVDD	Byte write modes are not used.
$\overline{SE1}$	L2CE	Connect SRAM chip select.
SE2	L2OVDD	Second chip-select not used.
$\overline{SE3}$	GND	Third chip-select not used.
ZZ	L2ZZ or GND	Optional; not all SRAMs have ZZ.

In addition, the L2SYNC_OUT pin should be connected to the L2SYNC_IN pin using a trace length equal to the ones used on the L2CLK_OUT(A:B) traces.

1.4 Power

The PowerPC family has restrictions on the amount of time any power pin can be at a non-standard voltage in relation to another power pin. Typically these events occur during power-up and power-down. When the restrictions are not met, if the amount of time exceeds approximately 500uS, damage to the part may occur.

If the power supply can sequence all the I/O voltage (OVDD), L2 I/O voltage (L2OVDD), and core voltage (VDD) within the specification limits, or stabilize within 500 uS, then no further design work is needed.

Otherwise, power supply sequencing assistance is needed. The easiest way is to apply a diode voltage sourcing network as shown in the hardware specifications, but other means such as MOSFETs configured as linear regulators are suitable as well. The diode solution supplies just under the targeted operating voltage, but within the differential allowances in the hardware specification. Each device has slightly different allowances, so refer to the hardware specifications for particular examples of diode networks for each device.

Note that the diode network is needed for each non-compliant power supply. However, it is not needed between all power supplies, only between those which are too slow. Thus, if OVDD (typically 3.3V) is stable first and last, the others can be derived from it alone.

1.5 Clocks

All clocks should be carefully routed to be of equal lengths within similar domains (PowerPC system bus, memory bus, or PCI bus). Devices with integrated clock drivers make this relatively easy; see the hardware specifications, or the MPC107 Application Guide for further details.

1.6 References

The reference materials shown in Table 4 may be useful to the designer. To locate the documents, go to <http://www.motorola.com/> and search for the document title.

Table 4. Reference Material

Description	Document
MPC107 Hardware Specification	MPC107EC/D
MPC107 Design Guide	AN1849/D
PowerPC 603e™ Hardware Specifications (PID6)	MPC603EEC/D R2
PowerPC 603e Hardware Specifications (PID7t)	MPC603E7TEC/D R3
MPC750A Hardware Specification	MPC750EC/D
MPC7400 Hardware Specifications	MPC7400EC/D
MPC8240 Integrated Processor Hardware Specifications	MPC8240EC/D

DigitalDNA and Mfax are trademarks of Motorola, Inc.

The PowerPC name, the PowerPC logotype, and PowerPC 603e are trademarks of International Business Machines Corporation used by Motorola under license from International Business Machines Corporation.

Information in this document is provided solely to enable system and software implementers to use PowerPC microprocessors. There are no express or implied copyright licenses granted hereunder to design or fabricate PowerPC integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1-303-675-2140 or 1-800-441-2447

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu. Minato-ku, Tokyo 106-8573 Japan. 81-3-3440-3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852-26668334

Technical Information Center: 1-800-521-6274

HOME PAGE: <http://www.motorola.com/semiconductors>

Document Comments: FAX (512) 895-2638, Attn: RISC Applications Engineering

World Wide Web Addresses: <http://www.motorola.com/PowerPC>
<http://www.motorola.com/NetComm>
<http://www.motorola.com/ColdFire>



MOTOROLA

AN2077/D