

# **DS2154** Enhanced E1 Single Chip Transceiver

PACKAGE OUTLINE

100


#### www.dalsemi.com

#### FEATURES

- Complete E1(CEPT) PCM-30/ISDN-PRI transceiver functionality
- Onboard long- and short-haul line interface for clock/data recovery and waveshaping
- 32-bit or 128-bit crystal-less jitter attenuator
- Generates line build outs for both  $120\Omega$  and  $75\Omega$  lines
- Frames to FAS, CAS, and CRC4 formats
- Dual onboard two-frame elastic store slip buffers that can connect to asynchronous backplanes up to 8.192 MHz
- 8-bit parallel control port that can be used directly on either multiplexed or non-multiplexed buses
- Extracts and inserts CAS signaling
- Detects and generates Remote and AIS alarms
- Programmable output clocks for Fractional E1, • H0, and H12 applications
- Fully independent transmit and receive functionality
- Full access to both Si and Sa bits aligned with • **CRC** multiframe
- Four separate loopbacks for testing functions
- Large counters for bipolar and code violations, CRC4 codeword errors, FAS errors, and E bits
- Pin compatible with DS2152 T1 Enhanced Single-Chip Transceiver
- 5V supply; low power CMOS
- 100-pin 14mm<sup>2</sup> body LQFP package

#### DESCRIPTION

The DS2154 Enhanced Single-Chip Transceiver (ESCT) contains all of the necessary functions for connection to E1 lines. The device is an upward compatible version of the DS2153 Single-Chip Transceiver. The onboard clock/data recovery circuitry coverts the AMI/HDB3 E1 waveforms to a NRZ serial stream. The DS2154 automatically adjusts to E1 22AWG (0.6 mm) twisted-pair cables from 0 to over 2 km in length. The device can generate the necessary G.703 waveshapes for both 75-ohm coax and 120-ohm twisted cables. The onboard jitter attenuator (selectable to either 32 bits or 128 bits) can be placed in either the transmit or receive data paths. The framer locates the frame and multiframe boundaries and monitors the data stream for alarms. It is also used for extracting and inserting signaling data, Si, and Sa bit information. The device contains a set of internal registers which the user can access to control the operation of the unit. Quick access via the parallel control port allows a single controller to handle many E1 lines. The device fully meets all of the latest E1 specifications including ITU G.703, G.704, G.706, G.823, G.932, and I.431 as well as ETS 300 011, 300 233, 300 166, TBR 12 and TBR 13.



# TABLE OF CONTENTS

3.0       CONTROL, ID, AND TEST REGISTERS.       20         SYNC/RESYNC Criteria       22         Framers Loopback       27         Automatic Alarm Generation       28         Power-up Sequence       30         Remote Loopback       31         Local Loopback       32         CRC 4 SYNC Counter       35         Alarm Criteria       36         5.0       ERROR COUNT REGISTERS         40       BPV or Code Violation Counter       40         CRC4 Error Counter       41         F-bit Counter	1.0	INTRODUCTION	4
Pin List       7         Pin Description       10         Register Map       15         2.0       PARALLEL PORT       20         3.0       CONTROL, ID, AND TEST REGISTERS       20         SYNC/RESYNC Criteria       22         Framers Loopback       27         Automatic Alarm Generation       28         Power-up Sequence       30         Remote Loopback       31         Local Loopback       32         CRC 4 SYNC Counter       36         Status       36         Status       36         Dev or Code Violation Counter       40         CRC 4 Error Counter       41         E-bit Counter       41         FAS Error Counter       42         6.0       DSO MONITORING FUNCTION       4		New Features	
Pin Description       10         Register Map       15         2.0       PARALLEL PORT       20         3.0       CONTROL, ID, AND TEST REGISTERS       20         SYNC/RESYNC Criteria       22         Framers Loopback       27         Automatic Alarm Generation       28         Power-up Sequence       30         Remote Loopback       31         Local Loopback       31         Local Loopback       31         4.0       STATUS AND INFORMATION REGISTERS       32         CRC 4 SYNC Counter       35         Alarm Criteria       36         5.0       ERROR COUNT REGISTERS       40         BPV or Code Violation Counter       40         CRC 4 Error Counter       41         FAS Error Counter       42         6.0       DSO MONITORING FUNCTION       43         7.0       SIGNALING OPERATION       46         Processor Based Signaling       49         8.0       PER-CHANNEL CODE GENERATION       51         Receive Side Code Generation       53         9.0       CLOCK BLOCKING REGISTERS       54         10.0       ELASTIC STORES OPERATION       56         11.0<		Block Diagram	5
Register Map       15         2.0       PARALLEL PORT       20         3.0       CONTROL, ID, AND TEST REGISTERS       20         SYNC/RESYNC Criteria       22         Framers Loopback       27         Automatic Alarm Generation       28         Power-up Sequence       30         Remote Loopback       31         Local Loopback       32         CRC 4 SYNC Counter       35         Alarm Criteria       36         5.0       ERROR COUNT REGISTERS         6.0       DSO MONITORING FUNCTION         41       FAS Error Counter       41         FAS Error Counter <td></td> <td>Pin List</td> <td>7</td>		Pin List	7
2.0       PARALLEL PORT       20         3.0       CONTROL, ID, AND TEST REGISTERS.       20         SYNC/RESYNC Criteria       22         Framers Loopback.       27         Automatic Alarm Generation       28         Power-up Sequence       30         Remote Loopback       31         Local Loopback       31         Local Loopback       31         Local Loopback       31         Automatic Alarm Criteria       36         Alarm Criteria       36         5.0       ERROR COUNT REGISTERS         Alarm Criteria       36         5.0       ERROR COUNT REGISTERS         40       BPV or Code Violation Counter         41       E-bit Counter         41       FAS Error Counter         42       6.0         DSO MONITORING FUNCTION       43         7.0       SIGNALING OPERATION         43       70         SIGNALING OPERATION       46         Processor Based Signaling       49         8.0       PER-CHANNEL CODE GENERATION       51         Transmit Side Code Generation       53         9.0       CLOCK BLOCKING REGISTERS       54 <td< td=""><td></td><td>Pin Description</td><td></td></td<>		Pin Description	
3.0       CONTROL, ID, AND TEST REGISTERS.       20         SYNC/RESYNC Criteria       22         Framers Loopback       27         Automatic Alarm Generation       28         Power-up Sequence       30         Remote Loopback       31         Local Loopback       32         CRC 4 SYNC Counter       40         BPV or Code Violation Counter       40         BPV or Counter       41         F-bit Counter       41         F-bit Counter       42         6.0       DSO MONITORING FUNCTION       43<		Register Map	
SYNC/RESYNC Criteria       22         Framers Loopback       27         Automatic Alarm Generation       28         Power-up Sequence       30         Remote Loopback       31         Local Loopback       32         CRC 4 SYNC Counter       35         Alarm Criteria       36         50       ERROR COUNT REGISTERS         40       CRC4 Error Counter       40         CRC4 Error Counter       41         FAS Error Counter       42         6.0       DSO MONITORING FUNCTION       43	2.0	PARALLEL PORT	20
Framers Loopback       27         Automatic Alarm Generation       28         Power-up Sequence       30         Remote Loopback       31         Local Loopback       31         4.0       STATUS AND INFORMATION REGISTERS       32         CRC 4 SYNC Counter       35         Alarm Criteria       36         5.0       ERROR COUNT REGISTERS       40         BPV or Code Violation Counter       40         CRC 4 Error Counter       41         FAS Error Counter       41         FAS Error Counter       42         6.0       DSO MONITORING FUNCTION       43         7.0       SIGNALING OPERATION       46         Processor Based Signaling       46         Hardware Based Signaling       49         8.0       PER-CHANNEL CODE GENERATION       51         Transmit Side Code Generation       53         9.0       CLOCK BLOCKING REGISTERS       54         10.0       ELASTIC STORES OPERATION       56         11.0       ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION       57         Hardware Scheme       57         Internal Register Scheme Based on Double-Frame       57 <td>3.0</td> <td>CONTROL, ID, AND TEST REGISTERS</td> <td>20</td>	3.0	CONTROL, ID, AND TEST REGISTERS	20
Automatic Alarm Generation       28         Power-up Sequence       30         Remote Loopback       31         Local Loopback       31         Local Loopback       31         4.0       STATUS AND INFORMATION REGISTERS       32         CRC 4 SYNC Counter       35         Alarm Criteria       36         5.0       ERROR COUNT REGISTERS       40         BPV or Code Violation Counter       40         CRC4 Error Counter       40         CRC4 Error Counter       41         FAS Error Counter       41         FAS Error Counter       42         6.0       DSO MONITORING FUNCTION       43         7.0       SIGNALING OPERATION       46         Processor Based Signaling       46         Hardware Based Signaling       49         8.0       PER-CHANNEL CODE GENERATION       51         Transmit Side Code Generation       51         Receive Side Code Generation       53         9.0       CLOCK BLOCKING REGISTERS       54         10.0       ELASTIC STORES OPERATION       56         11.0       ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION       57         Hardware Scheme       57     <		SYNC/RESYNC Criteria	
Power-up Sequence       30         Remote Loopback       31         Local Loopback       31         4.0       STATUS AND INFORMATION REGISTERS       32         CRC 4 SYNC Counter       35         Alarm Criteria       36         5.0       ERROR COUNT REGISTERS       40         BPV or Code Violation Counter       40         CRC 4 Error Counter       41         E-bit Counter       41         FAS Error Counter       41         FAS Error Counter       41         FAS Error Counter       42         6.0       DSO MONITORING FUNCTION       43         7.0       SIGNALING OPERATION       46         Processor Based Signaling       46         Hardware Based Signaling       49         8.0       PER-CHANNEL CODE GENERATION       51         Transmit Side Code Generation       53         9.0       CLOCK BLOCKING REGISTERS       54         10.0       ELASTIC STORES OPERATION       56         11.0       ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION       57         Hardware Scheme       57         Internal Register Scheme Based on Double-Frame       57 <td></td> <td>Framers Loopback</td> <td></td>		Framers Loopback	
Remote Loopback       31         Local Loopback       31         4.0       STATUS AND INFORMATION REGISTERS.       32         CRC 4 SYNC Counter       35         Alarm Criteria       36         5.0       ERROR COUNT REGISTERS       40         BPV or Code Violation Counter       40         CRC 4 Error Counter       41         E-bit Counter       41         FAS Error Counter       42         6.0       DSO MONITORING FUNCTION       43         7.0       SIGNALING OPERATION       46         Processor Based Signaling       46         Hardware Based Signaling       45         9.0       CLOCK BLOCKING REGISTERS       54         10.0       ELASTIC STORES OPERATION       56         11.0       ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION       57         Hardware Scheme       57         Internal Register Scheme Based on Double-Frame       57		Automatic Alarm Generation	
Local Loopback.       31         4.0       STATUS AND INFORMATION REGISTERS.       32         CRC 4 SYNC Counter       35         Alarm Criteria       36         5.0       ERROR COUNT REGISTERS       40         BPV or Code Violation Counter       40         CRC4 Error Counter       41         E-bit Counter       41         FAS Error Counter       42         6.0       DSO MONITORING FUNCTION       43         7.0       SIGNALING OPERATION       43         7.0       SIGNALING OPERATION       46         Processor Based Signaling       46         Hardware Based Signaling       51         Transmit Side Code Generation       51         Receive Side Code Generation       51         Receive Side Code Generation       53         9.0       CLOCK BLOCKING REGISTERS       54         10.0       ELASTIC STORES OPERATION       56         11.0       ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION       57         Hardware Scheme       57         Internal Register Scheme Based on Double-Frame       57		Power-up Sequence	
4.0       STATUS AND INFORMATION REGISTERS		•	
CRC 4 SYNC Counter       35         Alarm Criteria       36         5.0       ERROR COUNT REGISTERS       40         BPV or Code Violation Counter       40         CRC4 Error Counter       41         E-bit Counter       41         FAS Error Counter       42         6.0       DSO MONITORING FUNCTION       43         7.0       SIGNALING OPERATION       46         Processor Based Signaling       46         Hardware Based Signaling       49         8.0       PER-CHANNEL CODE GENERATION       51         Receive Side Code Generation       51         Receive Side Code Generation       53         9.0       CLOCK BLOCKING REGISTERS       54         10.0       ELASTIC STORES OPERATION       56         11.0       ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION       57         Internal Register Scheme       57         Internal Register Scheme Based on Double-Frame       57		Local Loopback	
Alarm Criteria       36         5.0       ERROR COUNT REGISTERS       40         BPV or Code Violation Counter       40         CRC4 Error Counter       41         E-bit Counter       41         FAS Error Counter       42         6.0       DSO MONITORING FUNCTION       43         7.0       SIGNALING OPERATION       46         Processor Based Signaling       46         Hardware Based Signaling       45         Hardware Based Signaling       46         Transmit Side Code Generation       51         Receive Side Code Generation       53         9.0       CLOCK BLOCKING REGISTERS       54         10.0       ELASTIC STORES OPERATION       56         11.0       ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION       57         Hardware Scheme       57         Internal Register Scheme Based on Double-Frame       57	4.0	STATUS AND INFORMATION REGISTERS	32
5.0       ERROR COUNT REGISTERS       40         BPV or Code Violation Counter       40         CRC4 Error Counter       41         E-bit Counter       41         FAS Error Counter       42         6.0       DSO MONITORING FUNCTION       43         7.0       SIGNALING OPERATION       46         Processor Based Signaling       46         Hardware Based Signaling       49         8.0       PER-CHANNEL CODE GENERATION       51         Transmit Side Code Generation       51         Receive Side Code Generation       53         9.0       CLOCK BLOCKING REGISTERS       54         10.0       ELASTIC STORES OPERATION       56         11.0       ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION       57         Hardware Scheme       57         Internal Register Scheme Based on Double-Frame       57		CRC 4 SYNC Counter	
BPV or Code Violation Counter       40         CRC4 Error Counter       41         E-bit Counter       41         FAS Error Counter       42         6.0       DSO MONITORING FUNCTION       43         7.0       SIGNALING OPERATION       46         Processor Based Signaling       46         Hardware Based Signaling       49         8.0       PER-CHANNEL CODE GENERATION       51         Transmit Side Code Generation       51         Receive Side Code Generation       53         9.0       CLOCK BLOCKING REGISTERS       54         10.0       ELASTIC STORES OPERATION       56         11.0       ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION       57         Hardware Scheme       57         Internal Register Scheme Based on Double-Frame       57		Alarm Criteria	
BPV or Code Violation Counter       40         CRC4 Error Counter       41         E-bit Counter       41         FAS Error Counter       42         6.0       DSO MONITORING FUNCTION       43         7.0       SIGNALING OPERATION       46         Processor Based Signaling       46         Hardware Based Signaling       49         8.0       PER-CHANNEL CODE GENERATION       51         Transmit Side Code Generation       51         Receive Side Code Generation       53         9.0       CLOCK BLOCKING REGISTERS       54         10.0       ELASTIC STORES OPERATION       56         11.0       ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION       57         Hardware Scheme       57         Internal Register Scheme Based on Double-Frame       57	5.0	ERROR COUNT REGISTERS	40
E-bit Counter.       41         FAS Error Counter       42         6.0       DSO MONITORING FUNCTION       43         7.0       SIGNALING OPERATION       46         Processor Based Signaling       46         Hardware Based Signaling       46         Hardware Based Signaling       46         Note:       49         8.0       PER-CHANNEL CODE GENERATION         Transmit Side Code Generation       51         Transmit Side Code Generation       51         Receive Side Code Generation       53         9.0       CLOCK BLOCKING REGISTERS         54       10.0       ELASTIC STORES OPERATION         56       11.0       ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION         57       Internal Register Scheme Based on Double-Frame       57			
FAS Error Counter       42         6.0       DSO MONITORING FUNCTION       43         7.0       SIGNALING OPERATION       46         Processor Based Signaling       46         Hardware Based Signaling       46         Norder Based Signaling       46         Hardware Based Signaling       47         8.0       PER-CHANNEL CODE GENERATION       51         Transmit Side Code Generation       51         Receive Side Code Generation       53         9.0       CLOCK BLOCKING REGISTERS       54         10.0       ELASTIC STORES OPERATION       56         11.0       ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION       57         Hardware Scheme       57         Internal Register Scheme Based on Double-Frame       57			
6.0       DSO MONITORING FUNCTION       43         7.0       SIGNALING OPERATION       46         Processor Based Signaling       46         Hardware Based Signaling       49         8.0       PER-CHANNEL CODE GENERATION       51         Transmit Side Code Generation       51         Receive Side Code Generation       53         9.0       CLOCK BLOCKING REGISTERS       54         10.0       ELASTIC STORES OPERATION       56         11.0       ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION       57         Hardware Scheme       57         Internal Register Scheme Based on Double-Frame       57		E-bit Counter	
7.0       SIGNALING OPERATION       46         Processor Based Signaling       46         Hardware Based Signaling       49         8.0       PER-CHANNEL CODE GENERATION       51         Transmit Side Code Generation       51         Receive Side Code Generation       53         9.0       CLOCK BLOCKING REGISTERS       54         10.0       ELASTIC STORES OPERATION       56         11.0       ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION       57         Hardware Scheme       57         Internal Register Scheme Based on Double-Frame       57		FAS Error Counter	
Processor Based Signaling       46         Hardware Based Signaling       49         8.0       PER-CHANNEL CODE GENERATION       51         Transmit Side Code Generation       51         Receive Side Code Generation       53         9.0       CLOCK BLOCKING REGISTERS       54         10.0       ELASTIC STORES OPERATION       56         11.0       ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION       57         Hardware Scheme       57         Internal Register Scheme Based on Double-Frame       57	6.0	DSO MONITORING FUNCTION	43
Processor Based Signaling       46         Hardware Based Signaling       49         8.0       PER-CHANNEL CODE GENERATION       51         Transmit Side Code Generation       51         Receive Side Code Generation       53         9.0       CLOCK BLOCKING REGISTERS       54         10.0       ELASTIC STORES OPERATION       56         11.0       ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION       57         Hardware Scheme       57         Internal Register Scheme Based on Double-Frame       57	7.0	SIGNALING OPERATION	
Hardware Based Signaling       49         8.0       PER-CHANNEL CODE GENERATION       51         Transmit Side Code Generation       51         Receive Side Code Generation       53         9.0       CLOCK BLOCKING REGISTERS       54         10.0       ELASTIC STORES OPERATION       56         11.0       ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION       57         Hardware Scheme       57         Internal Register Scheme Based on Double-Frame       57			
Transmit Side Code Generation       51         Receive Side Code Generation       53         9.0       CLOCK BLOCKING REGISTERS       54         10.0       ELASTIC STORES OPERATION       56         11.0       ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION       57         Hardware Scheme       57         Internal Register Scheme Based on Double-Frame       57			
Transmit Side Code Generation       51         Receive Side Code Generation       53         9.0       CLOCK BLOCKING REGISTERS       54         10.0       ELASTIC STORES OPERATION       56         11.0       ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION       57         Hardware Scheme       57         Internal Register Scheme Based on Double-Frame       57	8.0	PER-CHANNEL CODE GENERATION	
Receive Side Code Generation       53         9.0       CLOCK BLOCKING REGISTERS       54         10.0       ELASTIC STORES OPERATION       56         11.0       ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION       57         Hardware Scheme       57         Internal Register Scheme Based on Double-Frame       57	0.0		
10.0 ELASTIC STORES OPERATION			
11.0       ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION	9.0	CLOCK BLOCKING REGISTERS	54
Hardware Scheme57Internal Register Scheme Based on Double-Frame57	10.0	ELASTIC STORES OPERATION	56
Hardware Scheme57Internal Register Scheme Based on Double-Frame57	11.0	ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION	
Internal Register Scheme Based on Double-Frame			
Internal Register Scheme Based on CRC4 Multiframe		Internal Register Scheme Based on CRC4 Multiframe	


12.0	LINE INTERFACE FUNCTIONS	62
	Receive Clock and Data Recovery	
	Transmit Waveshaping and Line Driving	
	Jitter Attenuator	
13.0	TIMING DIAGRAMS	67
	Synchronization Flowchart	
	Transmit Data Flow Diagram	
14.0	CHARACTERISTICS	74
-	Absolute Maximum Rating	
	DC Parameters	
	AC Parameters	
	Timing	
	Package Description	

#### 1.0 INTRODUCTION

The DS2154 is a super-set version of the popular DS2153 E1 Single-Chip Transceiver offering the new features listed below. All of the original features of the DS2153 have been retained and software created for the original devices is transferable into the DS2154.

NEW FEATURES	SECTION
Option for non-multiplexed bus operation	1 and 2
Crystal-less jitter attenuation	12
Additional hardware signaling capability including: Receive signaling reinsertion to a backplane multiframe sync Availability of signaling in a separate PCM data stream Signaling freezing Interrupt generated on change of signaling data	7
Improved receive sensitivity: 0 dB to -43 dB	12
Per-channel code insertion in both transmit and receive paths	8
Expanded access to Sa and Si bits	11
RCL, RLOS, RRA, and RAIS alarms now interrupt on change of state	4
8.192 MHz clock synthesizer	1
Per-channel loopback	8
Addition of hardware pins to indicate carrier loss and signaling freeze	1
Line interface function can be completely decoupled from the framer/formatter to allow: Interface to optical, HDSL, and other NRZ interfaces "tap" the transmit and receive bipolar data streams for monitoring purposes Be able corrupt data and insert framing errors, CRC errors, etc.	1
Transmit and receive elastic stores now have independent backplane clocks	1
Ability to monitor one DS0 channel in both the transmit and receive paths	6
Access to the data streams in between the framer/formatter and the elastic stores	1
AIS generation in the line interface that is independent of loopbacks	1 and 3
Transmit current limiter to meet the 50 mA short circuit requirement	12
Option to extend carrier loss criteria to a 1 ms period as per ETS 300 233	3
Automatic RAI generation to ETS 300 011 specifications	3

### DS2154 ENHANCED E1 SINGLE-CHIP TRANSCEIVER Figure 1-1



### FUNCTIONAL DESCRIPTION

The analog AMI/HDB3 waveform off of the E1 line is transformer coupled into the RRING and RTIP pins of the DS2154. The device recovers clock and data from the analog signal and passes it through the jitter attenuation mux to the receive side framer where the digital serial stream is analyzed to locate the framing/multiframe pattern. The DS2154 contains an active filter that reconstructs the analog received signal for the non-linear losses that occur in transmission. The device has a usable receive sensitivity of 0 dB to -43 dB which allows the device to operate on cables over 2 km in length. The receive side framer locates the FAS frame and CRC and CAS multiframe boundaries as well as detects incoming alarms including, carrier loss, loss of synchronization, AIS, and Remote Alarm. If needed, the receive side elastic store can be enabled in order to absorb the phase and frequency differences between the recovered E1 data stream and an asynchronous backplane clock which is provided at the RSYSCLK input. The clock applied at the RSYSCLK input can be either a 2.048 MHz clock or a 1.544 MHz clock. The RSYSCLK can also be a bursty clock with speeds up to 8.192 MHz.

The transmit side of the DS2154 is totally independent from the receive side in both the clock requirements and characteristics. Data off of a backplane can be passed through a transmit side elastic store if necessary. The transmit formatter will provide the necessary frame/multiframe data overhead for E1 transmission. Once the data stream has been prepared for transmission, it is sent via the jitter attenuation mux to the waveshaping and line driver functions. The DS2154 will drive the E1 line from the TTIP and TRING pins via a coupling transformer. The line driver can handle both 75 $\Omega$  and 120 $\Omega$  lines and it has options for high return loss applications. The line driver contains a current limiter that will restrict the maximum current into a 1 $\Omega$  load to less than 50 mA (rms).

### **READER'S NOTE**

This data sheet assumes a particular nomenclature of the E1 operating environment. There are 32 8-bit timeslots in an E1 systems which are number 0 to 31. Timeslot 0 is transmitted first and received first. These 32 timeslots are also referred to as channels with a numbering scheme of 1 to 32. Timeslot 0 is identical to channel 1, timeslot 1 is identical to Channel 2, and so on. Each timeslot (or channel) is made up of 8 bits which are numbered 1 to 8. Bit number 1 is the MSB and is transmitted first. Bit number 8 is the LSB and is transmitted last. Throughout this data sheet, the following abbreviations will be used:

FAS	Frame Alignment Signal	CRC4	Cyclical Redundancy Check
CAS	Channel Associated Signaling	CCS	Common Channel Signaling
MF	Multiframe	Sa	Additional bits
Si	International bits	E-bit	CRC4 Error bits

## PIN LIST Table 1-1

PIN	SYMBOL	TYPE	DESCRIPTION	
1	RCHBLK	0	Receive Channel Block.	
2	NC	-	No Connect.	
3	8MCLK	0	8.192 MHz Clock.	
4	NC	-	No Connect.	
5	NC	-	No Connect.	
6	RCL	0	Receive Carrier Loss.	
7	NC	-	No Connect.	
8	NC	-	No Connect.	
9	NC	-	No Connect.	
10	NC	-	No Connect.	
11	BTS	Ι	Bus Type Select.	
12	LIUC	Ι	Line Interface Connect.	
13	8XCLK	0	Eight Times Clock.	
14	TEST	Ι	Test.	
15	NC	-	No Connect.	
16	RTIP	Ι	Receive Analog Tip Input.	
17	RRING	Ι	Receive Analog Ring Input.	
18	RVDD	-	Receive Analog Positive Supply	
19	RVSS	-	Receive Analog Signal Ground.	
20	RVSS	-	Receive Analog Signal Ground.	
21	MCLK	Ι	Master Clock Input.	
22	XTALD	0	Quartz Crystal Driver.	
23	NC	-	No Connect.	
24	RVSS	-	Receive Analog Signal Ground.	
25	INT	Ο	Interrupt.	
26	NC	-	No Connect.	
27	NC	-	No Connect.	
28	NC	-	No Connect.	
29	TTIP	0	Transmit Analog Tip Output.	
30	TVSS	-	Transmit Analog Signal Ground.	
31	TVDD	-	Transmit Analog Positive Supply.	
32	TRING	0	Transmit Analog Ring Output.	
33	TCHBLK	0	Transmit Channel Block.	
34	TLCLK	0	Transmit Link Clock.	
35	TLINK	Ι	Transmit Link Data.	

PIN	SYMBOL	ТҮРЕ	DESCRIPTION	
36	NC	-	No Connect.	
37	TSYNC	I/O	Transmit Sync.	
38	TPOSI	Ι	Transmit Positive Data Input.	
39	TNEGI	Ι	Transmit Negative Data Input.	
40	TCLKI	Ι	Transmit Clock Input.	
41	TCLKO	0	Transmit Clock Output.	
42	TNEGO	0	Transmit Negative Data Output.	
43	TPOSO	0	Transmit Positive Data Output.	
44	DVDD	-	Digital Positive Supply.	
45	DVSS	-	Digital Signal Ground.	
46	TCLK	Ι	Transmit Clock.	
47	TSER	Ι	Transmit Serial Data.	
48	TSIG	Ι	Transmit Signaling Input.	
49	TESO	0	Transmit Elastic Store Output.	
50	TDATA	Ι	Transmit Data.	
51	TSYSCLK	Ι	Transmit System Clock.	
52	TSSYNC	Ι	Transmit System Sync.	
53	TCHCLK	0	Transmit Channel Clock.	
54	NC	-	No Connect.	
55	MUX	Ι	Bus Operation.	
56	D0/AD0	I/O	Data Bus Bit 0 / Address/Data Bus Bit 0.	
57	D1/AD1	I/O	Data Bus Bit 1 / Address/Data Bus Bit 1.	
58	D2/AD2	I/O	Data Bus Bit 2 / Address/Data Bus Bit 2.	
59	D3/AD3	I/O	Data Bus Bit 3 / Address/Data Bus Bit 3.	
60	DVSS	-	Digital Signal Ground.	
61	DVDD	-	Digital Positive Supply.	
62	D4/AD4	I/O	Data Bus Bit 4 / Address/Data Bus Bit 4.	
63	D5/AD5	I/O	Data Bus Bit 5 / Address/Data Bus Bit 5.	
64	D6/AD6	I/O	Data Bus Bit 6 / Address/Data Bus Bit 6.	
65	D7/AD7	I/O	Data Bus Bit 7 / Address/Data Bus Bit 7.	
66	A0	Ι	Address Bus Bit 0.	
67	A1	Ι	Address Bus Bit 1.	
68	A2	Ι	Address Bus Bit 2.	
69	A3	Ι	Address Bus Bit 3.	
70	A4	Ι	Address Bus Bit 4.	
71	A5	Ι	Address Bus Bit 5.	
72	A6	Ι	Address Bus Bit 6.	

PIN	SYMBOL	TYPE	DESCRIPTION	
73	A7/ALE	Ι	Address Bus Bit 7 / Address Latch Enable.	
74	$\overline{RD}(\overline{DS})$	Ι	Read Input (Data Strobe).	
75		Ι	Chip Select.	
76	NC	_	No Connect.	
77	$\overline{WR} (R/\overline{W})$	Ι	Write Input (Read/Write).	
78	RLINK	0	Receive Link Data.	
79	RLCLK	0	Receive Link Clock.	
80	DVSS	-	Digital Signal Ground.	
81	DVDD	-	Digital Positive Supply.	
82	RCLK	0	Receive Clock.	
83	DVDD	-	Digital Positive Supply.	
84	DVSS	-	Digital Signal Ground.	
85	RDATA	0	Receive Data.	
86	RPOSI	Ι	Receive Positive Data Input.	
87	RNEGI	Ι	Receive Negative Data Input.	
88	RCLKI	Ι	Receive Clock Input.	
89	RCLKO	0	Receive Clock Output.	
90	RNEGO	0	Receive Negative Data Output.	
91	RPOSO	0	Receive Positive Data Output.	
92	RCHCLK	0	Receive Channel Clock.	
93	RSIGF	0	Receive Signaling Freeze Output.	
94	RSIG	0	Receive Signaling Output.	
95	RSER	0	Receive Serial Data.	
96	RMSYNC	0	Receive Multiframe Sync.	
97	RFSYNC	0	Receive Frame Sync.	
98	RSYNC	I/O	Receive Sync.	
99	RLOS/LOTC	0	Receive Loss of Sync / Loss Of Transmit Clock.	
100	RSYSCLK	Ι	Receive System Clock.	

### NOTE:

Leave all no connect (NC) pins open circuited.

### DS2154 PIN DESCRIPTION Table 1-2

#### TRANSMIT SIDE DIGITAL PINS

**Transmit Clock [TCLK].** A 2.048 MHz primary clock. Used to clock data through the transmit side formatter. Must be present for the parallel control port to operate properly. If not present, the Loss Of Transmit Clock (LOTC) function can provide a clock.

**Transmit Serial Data [TSER].** Transmit NRZ serial data. Sampled on the falling edge of TCLK when the transmit side elastic store is disabled. Sampled on the falling edge of TSYSCLK when the transmit side elastic store is enabled.

**Transmit Channel Clock [TCHCLK].** A 256 kHz clock which pulses high during the LSB of each channel. Synchronous with TCLK when the transmit side elastic store is disabled. Synchronous with TSYSCLK when the transmit side elastic store is enabled. Useful for parallel to serial conversion of channel data.

**Transmit Channel Block [TCHBLK].** A user-programmable output that can be forced high or low during any of the 32 E1 channels. Synchronous with TCLK when the transmit side elastic store is disabled. Synchronous with TSYSCLK when the transmit side elastic store is enabled. Useful for blocking clocks to a serial UART or LAPD controller in applications where not all E1 channels are used such as Fractional E1, 384 kbps (H0), 768 kbps, 1920 kbps (H12) or ISDN-PRI. Also useful for locating individual channels in drop-and-insert applications, for external per-channel loopback, and for per-channel conditioning. See Section 9 for details.

**Transmit System Clock [TSYSCLK].** 1.544 MHz or 2.048 MHz clock. Only used when the transmit side elastic store function is enabled. Should be tied low in applications that do not use the transmit side elastic store. Can be burst at rates up to 8.192 MHz.

**Transmit Link Clock [TLCLK].** 4 kHz to 20 kHz demand clock (Sa bits) for the TLINK input. See Section 11 for details.

**Transmit Link Data [TLINK].** If enabled, this pin will be sampled on the falling edge of TCLK for data insertion into any combination of the Sa bit positions (Sa4 to Sa8). See Section 11 for details.

**Transmit Sync [TSYNC].** A pulse at this pin will establish either frame or multiframe boundaries for the transmit side. This pin can also be programmed to output either a frame or multiframe pulse. Always synchronous with TCLK.

**Transmit Frame Sync [TSSYNC].** Only used when the transmit side elastic store is enabled. A pulse at this pin will establish either frame or multiframe boundaries for the transmit side. Should be tied low in applications that do not use the transmit side elastic store. Always synchronous with TSYSCLK.

**Transmit Signaling Input [TSIG].** When enabled, this input will be sample signaling bits for insertion into outgoing PCM E1 data stream. Sampled on the falling edge of TCLK when the transmit side elastic store is disabled. Sampled on the falling edge of TSYSCLK when the transmit side elastic store is enabled. See Section 13 for timing examples.

**Transmit Elastic Store Data Output [TESO].** Updated on the rising edge of TCLK with data out of the transmit side elastic store whether the elastic store is enabled or not. This pin is normally tied to TDATA.

**Transmit Data [TDATA].** Sampled on the falling edge of TCLK with data to be clocked through the transmit side formatter. This pin is normally tied to TESO.

**Transmit Positive Data Output [TPOSO].** Updated on the rising edge of TCLKO with the bipolar data out of the transmit side formatter. Can be programmed to source NRZ data via the Output Data Format (TCR1.7) control bit. This pin is normally tied to TPOSI.

**Transmit Negative Data Output [TNEGO].** Updated on the rising edge of TCLKO with the bipolar data out of the transmit side formatter. This pin is normally tied to TNEGI.

**Transmit Clock Output [TCLKO].** Buffered clock that is used to clock data through the transmit side formatter (i.e. either TCLK or RCLKO if Loss Of Transmit Clock is enabled and in effect or RCLKI if remote loopback is enabled). This pin is normally tied to TCLKI.

**Transmit Positive Data Input [TPOSI].** Sampled on the falling edge of TCLKI for data to be transmitted out onto the E1 line. Can be internally connected to TPOSO by tying the LIUC pin high.

**Transmit Negative Data Input [TNEGI].** Sampled on the falling edge of TCLKI for data to be transmitted out onto the E1 line. Can be internally connected to TNEGO by tying the LIUC pin high.

**Transmit Clock Input [TCLKI].** Line interface transmit clock. Can be internally connected to TCLKO by tying the LIUC pin high.

#### **RECEIVE SIDE DIGITAL PINS**

**Receive Link Data [RLINK].** Updated with the full recovered E1 data stream on the rising edge of RCLK.

**Receive Link Clock [RLCLK].** 4 kHz to 20 kHz clock (Sa bits) for the RLINK output. See Section 11 for details.

Receive Clock [RCLK]. 2.048 MHz clock that is used to clock data through the receive side framer.

**Receive Channel Clock [RCHCLK].** 256 kHz clock which pulses high during the LSB of each channel. Synchronous with RCLK when the receive side elastic store is disabled. Synchronous with RSYSCLK when the receive side elastic store is enabled. Useful for parallel to serial conversion of channel data.

**Receive Channel Block [RCHBLK].** A user-programmable output that can be forced high or low during any of the 32 E1 channels. Synchronous with RCLK when the receive side elastic store is disabled. Synchronous with RSYSCLK when the receive side elastic store is enabled. Useful for blocking clocks to a serial UART or LAPD controller in applications where not all E1 channels are used such as Fractional E1, 384k bps service, 768k bps, or ISDN-PRI. Also useful for locating individual channels in drop-and-insert applications, for external per-channel loopback, and for per-channel conditioning. See Section 9 for details.

**Receive Serial Data [RSER].** Received NRZ serial data. Updated on rising edges of RCLK when the receive side elastic store is disabled. Updated on the rising edges of RSYSCLK when the receive side elastic store is enabled.

**Receive Sync [RSYNC].** An extracted pulse, one RCLK wide, is output at this pin which identifies either frame or CAS/CRC multiframe boundaries. If the receive side elastic store is enabled, then this pin can be enabled to be an input at which a frame or multiframe boundary pulse synchronous with RSYSCLK is applied.

**Receive Frame Sync [RFSYNC].** An extracted 8 kHz pulse, one RCLK wide, is output at this pin which identifies frame boundaries.

**Receive Multiframe Sync [RMSYNC].** An extracted pulse, one RSYSCLK wide, is output at this pin which identifies multiframe boundaries. If the receive side elastic store is disabled, then this output will output multiframe boundaries associated with RCLK.

**Receive Data [RDATA].** Updated on the rising edge of RCLK with the data out of the receive side framer.

**Receive System Clock [RSYSCLK].** 1.544 MHz or 2.048 MHz clock. Only used when the elastic store function is enabled. Should be tied low in applications that do not use the elastic store. Can be burst at rates up to 8.192 MHz.

**Receive Signaling Output [RSIG].** Outputs signaling bits in a PCM format. Updated on rising edges of RCLK when the receive side elastic store is disabled. Updated on the rising edges of RSYSCLK when the receive side elastic store is enabled. See Section 13 for timing examples.

**Receive Loss of Sync / Loss of Transmit Clock [RLOS/LOTC].** A dual function output that is controlled by the TCR2.0 control bit. This pin can be programmed to either toggle high when the synchronizer is searching for the frame and multiframe or to toggle high if the TCLK pin has not been toggled for 5  $\mu$ s.

**Receive Carrier Loss [RCL].** Set high when the line interface detects a loss of carrier. [Note: a test mode exists to allow the DS2154 to detect carrier loss at RPOSI and RNEGI in place of detection at RTIP and RRING].

**Receive Signaling Freeze [RSIGF].** Set high when the signaling data is frozen via either automatic or manual intervention. Used to alert downstream equipment of the condition.

**8 MHz Clock [8MCLK].** 8.192 MHz output clock that is referenced to the clock that is output at the RCLK pin.

**Receive Positive Data Output [RPOSO].** Updated on the rising edge of RCLKO with the bipolar data out of the line interface. This pin is normally tied to RPOSI.

**Receive Negative Data Output [RNEGO].** Updated on the rising edge of RCLKO with the bipolar data out of the line interface. This pin is normally tied to RNEGI.

**Receive Clock Output [RCLKO].** Buffered recovered clock from the E1 line. This pin is normally tied to RCLKI.

**Receive Positive Data Input [RPOSI].** Sampled on the falling edge of RCLKI for data to be clocked through the receive side framer. RPOSI and RNEGI can be tied together for a NRZ interface. Can be internally connected to RPOSO by tying the LIUC pin high.

**Receive Negative Data Input [RNEGI].** Sampled on the falling edge of RCLKI for data to be clocked through the receive side framer. RPOSI and RNEGI can be tied together for a NRZ interface. Can be internally connected to RNEGO by tying the LIUC pin high.

**Receive Clock Input [RCLKI].** Clock used to clock data through the receive side framer. This pin is normally tied to RCLKO. Can be internally connected to RCLKO by tying the LIUC pin high. RCLKI must be present for the parallel control port to operate properly.

### PARALLEL CONTROL PORT PINS

**Interrupt [INT].** Flags host controller during conditions and change of conditions defined in the Status Registers 1 and 2. Active low, open drain output.

**3-State Control [Test].** Set high to 3-state all output and I/O pins (including the parallel control port). Set low for normal operation. Useful in board level testing.

**Bus Operation [MUX].** Set low to select non-multiplexed bus operation. Set high to select multiplexed bus operation.

**Data Bus [D0 to D7] or Address/Data Bus [AD0 to AD7].** In non-multiplexed bus operation (MUX=0), serves as the data bus. In multiplexed bus operation (MUX=1), serves as a 8-bit multiplexed address / data bus.

Address Bus [A0 to A6]. In non-multiplexed bus operation (MUX=0), serves as the address bus. In multiplexed bus operation (MUX=1), these pins are not used and should be tied low.

**Bus Type Select [BTS].** Strap high to select Motorola bus timing; strap low to select Intel bus timing. This pin controls the function of the RD\(DS), ALE(AS), and WR\(R/W\) pins. If BTS=1, then these pins assume the function listed in parenthesis ().

**Read Input** [ $\overline{\text{RD}}$ ] (**Data Strobe** [ $\overline{\text{DS}}$ ]).  $\overline{\text{RD}}$  and  $\overline{\text{DS}}$  are active low signals when MUX=11.  $\overline{\text{DS}}$  is active high when MUX = 0. See bus timing diagrams.

Chip Select [CS]. Must be low to read or write to the device. CS is an active low signal.

A7 or Address Latch Enable [ALE] (Address Strobe [AS]). In non-multiplexed bus operation (MUX=0), serves as the upper address bit. In multiplexed bus operation (MUX=1), serves to demultiplex the bus on a positive-going edge.

Write Input [WR] (Read/Write [R/W]). WR is an active low signal.

### LINE INTERFACE PINS

**Master Clock Input [MCLK].** 2.048 MHz (± 50 ppm) clock source with TTL levels is applied at this pin. This clock is used internally for both clock/data recovery and for jitter attenuation. A quartz crystal of 2.048 MHz may be applied across MCLK and XTALD instead of the TTL level clock source.

**Quartz Crystal Driver [XTALD].** A quartz crystal of 2.048 MHz may be applied across MCLK and XTALD instead of a TTL level clock source at MCLK. Leave open circuited if a TTL clock source is applied at MCLK.

**Eight Times Clock [8XCLK]**. 16.384 MHz clock that is frequency locked to the 2.048 MHz clock provided from the clock/data recovery block (if the jitter attenuator is enabled on the receive side) or from the TCLKI pin (if the jitter attenuator is enabled on the transmit side). Can be internally disabled via the TEST2 register if not needed.

**Line Interface Connect [LIUC].** Tie low to separate the line interface circuitry from the framer/formatter circuitry and activate the TPOSI/TNEGI/TCLKI/RPOSI/RNEGI/ RCLKI pins. Tie high to connect the line interface circuitry to the framer/formatter circuitry and deactivate the TPOSI/TNEGI/TCLKI/RPOSI/RNEGI/RCLKI pins. When LIUC is tied high, the TPOSI/TNEGI/TCLKI/RPOSI/RNEGI/RCLKI pins should be tied low.

**Receive Tip and Ring** [**RTIP and RRING**]. Analog inputs for clock recovery circuitry. These pins connect via a 1:1 transformer to either the E1 line. See Section 12 for an example.

**Transmit Tip and Ring [TTIP and TRING].** Analog line driver outputs. These pins connect via a 1:1.15 or 1:1.36 step-up transformer to the E1 line. See Section 12 for an example.

#### SUPPLY PINS

**Digital Positive Supply [DVDD].** 5.0 volts  $\pm$  5%. Should be tied to the RVDD and TVDD pins.

**Receive Analog Positive Supply [RVDD].** 5.0 volts  $\pm$  5%. Should be tied to the DVDD and TVDD pins.

**Transmit Analog Positive Supply [TVDD].** 5.0 volts  $\pm$  5%. Should be tied to the RVDD and DVDD pins.

Digital Signal Ground [DVSS]. 0.0 volts. Should be tied to the RVSS and TVSS pins.

Receive Analog Signal Ground [RVSS]. 0.0 volts. Should be tied to the DVSS and TVSS pins.

Transmit Analog Ground [TVSS]. 0.0 volts. Should be tied to the RVSS and DVSS pins.

# DS2154 REGISTER MAP Table 1-3

ADDRESS	R/W	REGISTER NAME	<b>REGISTER ABBREVIATION</b>
00	R	BPV or Code Violation Count 1.	VCR1
01	R	BPV or Code Violation Count 2.	VCR2
02	R	CRC4 Error Count 1 / FAS Error Count 1.	CRCCR1
03	R	CRC4 Error Count 2.	CRCCR2
04	R	E-Bit Count 1 / FAS Error Count 2.	EBCR1
05	R	E-Bit Count 2.	EBCR2
06	R/W	Status 1.	SR1
07	R/W	Status 2.	SR2
08	R/W	Recive Information.	RIR
09	-	not present.	-
0A	-	not present.	_
0B	-	not present.	-
0C	-	not present.	-
0D	-	not present.	-
0E	-	not present.	-
0F	R	Device ID Register.	IDR
10	R/W	Receive Control 1.	RCR1
11	R/W	Receive Control 2.	RCR2
12	R/W	Transmit Control 1.	TCR1
13	R/W	Transmit Control 2.	TCR2
14	R/W	Common Control 1.	CCR1
15	R/W	Test 1.	TEST1 (set to 00h)
16	R/W	Interrupt Mask 1.	IMR1
17	R/W	Interrupt Mask 2.	IMR2
18	R/W	Line Interface Control.	LICR
19	R/W	Test 2.	TEST2 (set to 00h)
1A	R/W	Common Control 2.	CCR2
1B	R/W	Common Control 3.	CCR3
1C	R/W	Transmit Sa Bit Control.	TSaCR
1D	-	Not present.	_
1E	R	Synchronizer Status.	SSR
1F	R	Receive Non-Align Frame.	RNAF
20	R/W	Transmit Align Frame.	TAF
21	R/W	Transmit Non-Align Frame.	TNAF
22	R/W	Transmit Channel Blocking 1.	TCBR1

ADDRESS	R/W	REGISTER NAME	<b>REGISTER ABBREVIATION</b>
23	R/W	Transmit Channel Blocking 2.	TCBR2
24	R/W	Transmit Channel Blocking 3.	TCBR3
25	R/W	Transmit Channel Blocking 4.	TCBR4
26	R/W	Transmit Idle 1.	TIR1
27	R/W	Transmit Idle 2.	TIR2
28	R/W	Transmit Idle 3.	TIR3
29	R/W	Transmit Idle 4.	TIR4
2A	R/W	Transmit Idle Definition.	TIDR
2B	R/W	Receive Channel Blocking 1.	RCBR1
2C	R/W	Receive Channel Blocking 2.	RCBR2
2D	R/W	Receive Channel Blocking 3.	RCBR3
2E	R/W	Receive Channel Blocking 4.	RCBR4
2F	R	Receive Align Frame.	RAF
30	R	Receive Signaling 1.	RS1
31	R	Receive Signaling 2.	RS2
32	R	Receive Signaling 3.	RS3
33	R	Receive Signaling 4.	RS4
34	R	Receive Signaling 5.	RS5
35	R	Receive Signaling 6.	RS6
36	R	Receive Signaling 7.	RS7
37	R	Receive Signaling 8.	RS8
38	R	Receive Signaling 9.	RS9
39	R	Receive Signaling 10.	RS10
3A	R	Receive Signaling 11.	RS11
3B	R	Receive Signaling 12.	RS12
3C	R	Receive Signaling 13.	RS13
3D	R	Receive Signaling 14.	RS14
3E	R	Receive Signaling 15.	RS15
3F	R	Receive Signaling 16.	RS16
40	R/W	Transmit Signaling 1.	TS1
41	R/W	Transmit Signaling 2.	TS2
42	R/W	Transmit Signaling 3.	TS3
43	R/W	Transmit Signaling 4.	TS4
44	R/W	Transmit Signaling 5.	TS5
45	R/W	Transmit Signaling 6.	TS6
46	R/W	Transmit Signaling 7.	TS7
47	R/W	Transmit Signaling 8.	TS8

ADDRESS	R/W	REGISTER NAME	<b>REGISTER ABBREVIATION</b>
48	R/W	Transmit Signaling 9.	TS9
49	R/W	Transmit Signaling 10.	TS10
4A	R/W	Transmit Signaling 11.	TS11
4B	R/W	Transmit Signaling 12.	TS12
4C	R/W	Transmit Signaling 13.	TS13
4D	R/W	Transmit Signaling 14.	TS14
4E	R/W	Transmit Signaling 15.	TS15
4F	R/W	Transmit Signaling 16.	TS16
50	R/W	Transmit Si Bits Align Frame.	TSiAF
51	R/W	Transmit Si Bits Non-Align Frame.	TSiNAF
52	R/W	Transmit Remote Alarm Bits.	TRA
53	R/W	Transmit Sa4 Bits.	TSa4
54	R/W	Transmit Sa5 Bits.	TSa5
55	R/W	Transmit Sa6 Bits.	TSa6
56	R/W	Transmit Sa7 Bits.	TSa7
57	R/W	Transmit Sa8 Bits.	TSa8
58	R	Receive Si Bits Align Frame.	RSiAF
59	R	Receive Si Bits Non-Align Frame.	RSiNAF
5A	R	Receive Remote Alarm Bits.	RRA
5B	R	Receive Sa4 Bits.	RSa4
5C	R	Receive Sa5 Bits.	RSa5
5D	R	Receive Sa6 Bits.	RSa6
5E	R	Receive Sa7 Bits.	RSa7
5F	R	Receive Sa8 Bits.	RSa8
60	R/W	Transmit Channel 1.	TC1
61	R/W	Transmit Channel 2.	TC2
62	R/W	Transmit Channel 3.	TC3
63	R/W	Transmit Channel 4.	TC4
64	R/W	Transmit Channel 5.	TC5
65	R/W	Transmit Channel 6.	TC6
66	R/W	Transmit Channel 7.	TC7
67	R/W	Transmit Channel 8.	TC8
68	R/W	Transmit Channel 9.	TC9
69	R/W	Transmit Channel 10.	TC10
6A	R/W	Transmit Channel 11.	TC11
6B	R/W	Transmit Channel 12.	TC12
6C	R/W	Transmit Channel 13.	TC13

ADDRESS	R/W	REGISTER NAME	<b>REGISTER ABBREVIATION</b>
6D	R/W	Transmit Channel 14.	TC14
6E	R/W	Transmit Channel 15.	TC15
6F	R/W	Transmit Channel 16.	TC16
70	R/W	Transmit Channel 17.	TC17
71	R/W	Transmit Channel 18.	TC18
72	R/W	Transmit Channel 19.	TC19
73	R/W	Transmit Channel 20.	TC20
74	R/W	Transmit Channel 21.	TC21
75	R/W	Transmit Channel 22.	TC22
76	R/W	Transmit Channel 23.	TC23
77	R/W	Transmit Channel 24.	TC24
78	R/W	Transmit Channel 25.	TC25
79	R/W	Transmit Channel 26.	TC26
7A	R/W	Transmit Channel 27.	TC27
7B	R/W	Transmit Channel 28.	TC28
7C	R/W	Transmit Channel 29.	TC29
7D	R/W	Transmit Channel 30.	TC30
7E	R/W	Transmit Channel 31.	TC31
7F	R/W	Transmit Channel 32.	TC32
80	R/W	Receive Channel 1.	RC1
81	R/W	Receive Channel 2.	RC2
82	R/W	Receive Channel 3.	RC3
83	R/W	Receive Channel 4.	RC4
84	R/W	Receive Channel 5.	RC5
85	R/W	Receive Channel 6.	RC6
86	R/W	Receive Channel 7.	RC7
87	R/W	Receive Channel 8.	RC8
88	R/W	Receive Channel 9.	RC9
89	R/W	Receive Channel 10.	RC10
8A	R/W	Receive Channel 11.	RC11
8B	R/W	Receive Channel 12.	RC12
8C	R/W	Receive Channel 13.	RC13
8D	R/W	Receive Channel 14.	RC14
8E	R/W	Receive Channel 15.	RC15
8F	R/W	Receive Channel 16.	RC16
90	R/W	Receive Channel 17.	RC17
91	R/W	Receive Channel 18.	RC18

ADDRESS	R/W	REGISTER NAME	<b>REGISTER ABBREVIATION</b>
92	R/W	Receive Channel 19.	RC19
93	R/W	Receive Channel 20.	RC20
94	R/W	Receive Channel 21.	RC21
95	R/W	Receive Channel 22.	RC22
96	R/W	Receive Channel 23.	RC23
97	R/W	Receive Channel 24.	RC24
98	R/W	Receive Channel 25.	RC25
99	R/W	Receive Channel 26.	RC26
9A	R/W	Receive Channel 27.	RC27
9B	R/W	Receive Channel 28.	RC28
9C	R/W	Receive Channel 29.	RC29
9D	R/W	Receive Channel 30.	RC30
9E	R/W	Receive Channel 31.	RC31
9F	R/W	Receive Channel 32.	RC32
A0	R/W	Transmit Channel Control 1.	TCC1
A1	R/W	Transmit Channel Control 2.	TCC2
A2	R/W	Transmit Channel Control 3.	TCC3
A3	R/W	Transmit Channel Control 4.	TCC4
A4	R/W	Receive Channel Control 1.	RCC1
A5	R/W	Receive Channel Control 2.	RCC2
A6	R/W	Receive Channel Control 3.	RCC3
A7	R/W	Receive Channel Control 4.	RCC4
A8	R/W	Common Control 4.	CCR4
A9	R	Transmit DS0 Monitor.	TDS0M
AA	R/W	Common Control 5.	CCR5
AB	R	Receive DS0 Monitor.	RDS0M
AC	R/W	Test 3.	TEST3 (set to 00h)
AD	R/W	Not Used.	(set to 00h)
AE	R/W	Not Used.	(set to 00h)
AF	R/W	Not Used.	(set to 00h)

### NOTES:

- 1. Test Registers 1, 2, and 3 are used only by the factory; these registers must be cleared (set to all 0s) on power-up initialization to insure proper operation.
- 2. Register banks Bxh, Cxh, Dxh, Exh, and Fxh are not accessible.

### 2.0 PARALLEL PORT

The DS2154 is controlled via either a non-multiplexed (MUX=0) or a multiplexed (MUX=1) bus by an external microcontroller or microprocessor. The DS2154 can operate with either Intel or Motorola bus timing configurations. If the BTS pin is tied low, Intel timing will be selected; if tied high, Motorola timing will be selected. All Motorola bus signals are listed in parenthesis (). See the timing diagrams in the A.C. Electrical Characteristics in Section 14 for more details.

### 3.0 CONTROL, ID AND TEST REGISTERS

The operation of the DS2154 is configured via a set of nine control registers. Typically, the control registers are only accessed when the system is first powered up. Once the DS2154 has been initialized, the control registers will only need to be accessed when there is a change in the system configuration. There are two Receive Control Registers (RCR1 and RCR2), two Transmit Control Registers (TCR1 and TCR2), and five Common Control Registers (CCR1 to CCR5). Each of the nine registers is described in this section.

There is a device IDentification Register (IDR) at address 0FH. The MSB of this read-only register is fixed to a 1, indicating that the DS2154 is present. The pin-for-pin compatible T1 version of the DS2154 also has an ID register at address 0FH and the user can read the MSB to determine which chip is present since in the DS2154 the MSB will be set to a 1 and in the DS2152 it will be set to a 0. The lower 4 bits of the IDR are used to display the die revision of the chip.

The Test Registers at addresses 15, 19, and AC hex are used by the factory in testing the DS2154. On power-up, the Test Registers should be set to 00 hex in order for the DS2154 to operate properly.

							20210
	ICE IDE	NTIFICATI		TER (Addr	ess=0F H	ex)	
(MSB)							(LSB)
T1E1	0	0	0	ID3	ID2	ID1	ID0
SY	MBOL	POSITION	NAME ANI	D DESCRIPT	ΓΙΟΝ		
7	F1E1	IDR.7	<b>T1 or E1 Cl</b> 0=T1 chip 1=E1 chip	nip Determin	ation Bit.		
	ID3	IDR.3	Chip Revisi chip revisior		B of a decim	al code that r	epresents the
	ID2	IDR.1	Chip Revisi	on Bit 2.			
	ID1	IDR.2	Chip Revisi	on Bit 1.			
	ID0	IDR.0	Chip Revisi chip revisior		B of a decim	al code that re	epresents the

RCR1: RECEIVE CONTROL REGISTER 1 (Address=10 Hex)

(MSB)				X		,	(LSB)
RSMF	RSM	RSIO	-	-	FRC	SYNCE	RESYNC
SYN	MBOL	POSITION	NAME AN	D DESCRIP	ΓΙΟΝ		
R	SMF	RCR1.7	programmed 0=RSYNC o	<b>ultiframe Fun</b> l in the multif outputs CAS r outputs CRC4	rame mode ( nultiframe b	oundaries	SYNC pin is
R	SM	RCR1.6		ode Select. de (see the time mode (see t	-		
R	SIO	RCR1.5	RSYNC I/O Select. (Note: this bit must be set to 0 with RCR2.1=0). 0=RSYNC is an output (depends on RCR1.6) 1=RSYNC is an input (only valid if elastic store enabled)				
	-	RCR1.4	Not Assigne	ed. Should be	set to 0 when	n written.	
	-	RCR1.3	Not Assigne	ed. Should be	set to 0 when	n written.	
F	FRC	RCR1.2	Frame Resync Criteria. 0=resync if FAS received in error 3 consecutive times 1=resync if FAS or bit 2 of non-FAS is received in error consecutive times				
SY	<b>NCE</b>	RCR1.1	Sync Enabl 0=auto resyn 1=auto resyn	nc enabled			
RE:	SYNC	RCR1.0	Resync. Wł	nen toggled fi	rom low to	high, a resynd	e is initiated.
				6 0 <b>7</b>			

### Must be cleared and set again for a subsequent resync.

FRAME OR MULTI- FRAME LEVEL	SYNC CRITERIA	RESYNC CRITERIA	ITU SPEC.
FAS	FAS present in frame N and N + 2, and FAS not present in frame N + 1	Three consecutive incorrect FAS received Alternate (RCR1.2=1) the above criteria is met or three consecutive incorrect bit 2 of non- FAS received	G.706 4.1.1 4.1.2
CRC4	Two valid MF alignment words found within 8 ms	915 or more CRC4 code words out of 1000 received in error	G.706 4.2 and 4.3.2
CAS	Valid MF alignment word found and previous timeslot 16 contains code other than all 0s	Two consecutive MF alignment words received in error	G.732 5.2

### SYNC/RESYNC CRITERIA Table 3-1

RCR2: RE	RCR2: RECEIVE CONTROL REGISTER 2 (Address=11 Hex)										
(MSB)								-	(LSB)		
Sa8S	Sa7S		Sa6S	Sa5S		Sa4S	RBCS	RESE	-		
SYN	MBOL	PC	SITION	NAME	ANI	D DESCRIP	ΓΙΟΝ				
S	a8S	F	RCR2.7	82.7 <b>Sa8 Bit Select.</b> Set to position; set to 0 to for See Section 13 for timin		to 0 to force	e RLCLK low	-			
S	a7S	F	RCR2.6	<b>Sa7 Bit Select.</b> Set to 1 to have RLCLK pulse at the Sa7 bit position; set to 0 to force RLCLK low during Sa7 bit position See Section 13 for timing details.							
S	a6S	F	RCR2.5	<b>Sa6 Bit Select.</b> Set to 1 to have RLCLK pulse at the Sa6 bit position; set to 0 to force RLCLK low during Sa6 bit position. See Section 13 for timing details.							
S	a5S	F	RCR2.4	<b>Sa5 Bit Select.</b> Set to 1 to have RLCLK pulse at the Sa5 bit position; set to 0 to force RLCLK low during Sa5 bit position. See Section 13 for timing details.							
S	a4S	F	RCR2.3	position;	set		e RLCLK lov	CLK pulse at w during Sa4			
R	BCS	F	RCR2.2	<b>Receive Side Backplane Clock Select.</b> 0=if RSYSCLK is 1.544 MHz 1=if RSYSCLK is 2.048 MHz							
R	ESE	F	RCR2.1	0=elastic	sto	e Elastic Stor ore is bypassed ore is enabled					
	-	F	RCR2.0	Not Assi	gne	ed. Should be	set to 0 when	written.			

TCR1: TR	CR1: TRANSMIT CONTROL REGISTER 1 (Address=12 Hex)										
(MSB)	1				ſ	1	(LSB)				
ODF	TFPT	T16S	TUA1	TSiS	TSA1	TSM	TSIO				
	<b>IBOL</b>	<b>POSITION</b> TCR1.7	NAME ANI Output Data		ΓΙΟΝ						
			0=bipolar dat 1=NRZ data	ta at TPOSO at TPOSO; T	NEGO=0						
T	FPT	TCR1.6	TAF and TN	Sa bits/Remo AF registers	ote Alarm so	urced interna	-				
Т	16S	TCR1.5	<b>Transmit Timeslot 16 Data Select.</b> 0=sample timeslot 16 at TSER pin 1=source timeslot 16 from TS0 to TS15 registers								
Τ	UA1	TCR1.4	<b>Transmit Unframed All 1s.</b> 0=transmit data normally 1=transmit an unframed all 1's code at TPOSO and TNEGO								
Т	SiS	TCR1.3	<b>Transmit In</b> 0=sample Si 1=source Si TCR1.6 mus	bits at TSER bits from TA	pin	F registers (i	n this mode,				
T	SA1	TCR1.2	<b>Transmit Signaling All 1s.</b> 0=normal operation 1=force timeslot 16 in every frame to all 1s								
Т	SM	TCR1.1	<b>TSYNC Mode Select</b> . 0=frame mode (see the timing in Section 13) 1=CAS and CRC4 multiframe mode (see the timing in Secti 13)								
TSIO TCR1.0			<b>TSYNC I/O Select.</b> 0=TSYNC is an input 1=TSYNC is an output								

### NOTE:

See Figure 13-11 for more details about how the Transmit Control Registers affect the operation of the DS2154.

TCR2: TF (MSB)	RANSMI	T CONTRO	L REGISTE	E <b>R 2</b> (Addr	ess=13 H	ex)	(LSB)
Sa8S	Sa7S	Sa6S	Sa5S	Sa4S	ODM	AEBE	PF
L	MBOL	POSITION		D DESCRIPT			
S	Sa8S	TCR2.7				Sa8 bit from See Section 1	
S	Sa7S	TCR2.6				Sa7 bit from See Section 1	
S	Sa6S	TCR2.5				Sa6 bit from See Section 1	
S	Sa5S	TCR2.4				Sa5 bit from See Section 1	
S	Sa4S	TCR2.3				Sa4 bit from See Section 1	
C	)DM	TCR2.2	wide	TPOSO and		one full TC	
А	EBE	TCR2.1	0=E-bits not	E-Bit Enable. automatically omatically set	v set in the tra	ansmit direction	on
	PF	TCR2.0	0=Receive L	<b>RLOS/LOT</b> coss of Sync (i ransmit Clock	RLOS)		

	CCR1: COMMON CONTROL REGISTER 1 (Address=14 Hex) (MSB) (LSB)											
FLB	THDB	3 TG802	TCRC4 RSM RHDB3 RG802 RCRC4									
	/IBOL	POSITION	NAME AND DESCRIPTION									
F	ĽB	CCR1.7	Framer Loopback. 0=loopback disabled 1=loopback enabled									
TH	IDB3	CCR1.6	<b>Transmit HDB3 Enable.</b> 0=HDB3 disabled 1=HDB3 enabled									
TC	5802	CCR1.5	<b>Transmit G.802 Enable.</b> See Section 13 for details. 0=do not force TCHBLK high during bit 1 of timeslot 26 1=force TCHBLK high during bit 1 of timeslot 26									
TC	CRC4	CCR1.4	<b>Transmit CRC4 Enable.</b> 0=CRC4 disabled 1=CRC4 enabled									
R	SM	CCR1.3	<b>Receive Signaling Mode Select.</b> 0=CAS signaling mode 1=CCS signaling mode									
RH	IDB3	CCR1.2	Receive HDB3 Enable. 0=HDB3 disabled 1=HDB3 enabled									
RC	5802	CCR1.1	<b>Receive G.802 Enable.</b> See Section 13 for details. 0=do not force RCHBLK high during bit 1 of timeslot 26 1=force RCHBLK high during bit 1 of timeslot 26									
RC	CRC4	CCR1.0	Receive CRC4 Enable. 0=CRC4 disabled 1=CRC4 enabled									

### FRAMER LOOPBACK

When CCR1.7 is set to a 1, the DS2154 will enter a Framer LoopBack (FLB) mode. See Figure 1-1 for more details. This loopback is useful in testing and debugging applications. In FLB, the DS2154 will loop data from the transmit side back to the receive side.

When FLB is enabled, the following will occur:

- 1. Data will be transmitted as normal at TPOSO and TNEGO.
- 2. Data input via RPOSI and RNEGI will be ignored.
- 3. The RCLK output will be replaced with the TCLK input.

#### CCR2: COMMON CONTROL REGISTER 2 (Address=1A Hex)

(MSB)							(LSB)	
ECUS	VCRFS	AAIS	ARA	RSERC	LOTCMC	RFF	RFE	
SYN	IBOL I	POSITION	NAME ANI	D DESCRIP	ΓΙΟΝ			
EC	CUS	CCR2.7	0=update err	or counters o	Select. See Seconce a second very 62.5 ms (			
VC	CRFS	CCR2.6	0=count BiP	ion Select. Se olar Violation le Violations	· /	r details.		
А	AIS	CCR2.5	Automatic A 0=disabled 1=enabled	AIS Generati	ion.			
А	RA	CCR2.4	Automatic Remote Alarm Generation. 0=disabled 1=enabled					
RS	ERC	CCR2.3	<b>RSER Control.</b> 0=allow RSER to output data as received under all conditions 1=force RSER to 1 under loss of frame alignment conditions					
LOT	ССМС	CCR2.2	transmit sic RCLKO if th 0=do not sw	le formatter ne TCLK sho	Mux Control should swit uld fail to tran O if TCLK sto CLK stops	ch to the sition (see Fig	ever-present	
R	ŀFF	CCR2.1	<b>Receive Force Freeze.</b> Freezes receive side signaling at RSIG (and RSER if CCR3.3=1); will override Receive Freeze Enable (RFE). See Section 7-2 for details. 0=do not force a freeze event 1=force a freeze event					
R	FE	CCR2.0	0=no freezin	g of receive s	See Section 7- signaling data ve signaling da	will occur	and RSER if	

### AUTOMATIC ALARM GENERATION

When either CCR2.4 or CCR2.5 is set to 1, the DS2154 monitors the receive side to determine if any of the following conditions are present: loss of receive frame synchronization, AIS alarm (all 1s) reception, or loss of receive carrier (or signal). If any one (or more) of the above conditions is present, then the DS2154 will either force an AIS alarm (if CCR2.5=1) or a Remote Alarm (CCR2.4=1) to be transmitted via the TPOSO and TNEGO pins. It is an illegal state to have both CCR2.4 and CCR2.5 set to 1 at the same time. If CCR2.4=1, then RAI will be transmitted according to ETS 300 011 specifications and a constant Remote Alarm will be transmitted if the DS2154 cannot find CRC4 multiframe synchronization within 400 ms as per G.706.

CCR3: CC (MSB)	OMMON	CONTROL	REGISTER 3 Address=1B Hex) (LSB)
TESE	TCBFS	TIRFS	ESR RSRE THSE TBCS RCLA
SYN	MBOL	POSITION	NAME AND DESCRIPTION
T	ESE	CCR3.7	<b>Transmit Side Elastic Store Enable.</b> 0=elastic store is bypassed 1=elastic store is enabled
TC	CBFS	CCR3.6	Transmit Channel Blocking Registers (TCBR) FunctionSelect.0=TCBRs define the operation of the TCHBLK output pin1=TCBRs define which signaling bits are to be inserted
TI	IRFS	CCR3.5	<b>Transmit Idle Registers (TIR) Function Select.</b> See Section 8 for details. 0=TIRs define in which channels to insert idle code 1=TIRs define in which channels to insert data from RSER (i.e., Per=Channel Loopback function)
E	ESR	CCR3.4	<b>Elastic Stores Reset.</b> Setting this bit from a 1 to a 0 will force the elastic stores to a known depth. ESR is level triggered. Should be toggled after RSYSCLK and TSYSCLK have been applied and are stable. Must be set and cleared again for a subsequent reset. Do not leave this bit set high.
R	SRE	CCR3.3	Receive Side Signaling Re-Insertion Enable. See Section 7-2 for details. 0=do not reinsert signaling bits into the data stream presented at the RSER pin 1=reinsert the signaling bits into data stream presented at the RSER pin
T	HSE	CCR3.2	<b>Transmit Side Hardware Signaling Insertion Enable.</b> See Section 7-2 for details. 0=do not insert signaling from the TSIG pin into the data stream presented at the TSER pin 1=insert signaling from the TSIG pin into the data stream presented at the TSER pin
T	BCS	CCR3.1	<b>Transmit Side Backplane Clock Select.</b> 0=if TSYSCLK is 1.544 MHz 1=if TSYSCLK is 2.048 MHz
R	CLA	CCR3.0	<b>Receive Carrier Loss (RCL) Alternate Criteria.</b> 0=RCL declared upon 255 consecutive 0s (125 us) 1=RCL declared upon 2048 consecutive 0s (1 ms)

### **POWER-UP SEQUENCE**

On power-up, after the supplies are stable, the DS2154 should be configured for operation by writing to all of the internal registers (this includes the Test Registers) since the contents of the internal registers cannot be predicted on power-up. Next, the LIRST (CCR5.7) bit should be toggled from 0 to 1 to reset the line interface circuitry (it will take the DS2154 about 40 ms to recover from the LIRST bit being toggled). Finally, after the RSYSCLK and TSYSCLK inputs are stable, the ESR bit should be toggled from a 0 to a 1 and then back to 0 (this step can be skipped if the elastic stores are not being used). Both TCLK and RCLKI must be present for the parallel control port to operate properly.

(MSB)							(LSB)		
RLB	LLB	LIAIS	TCM4	TCM3	TCM2	TCM1	TCM0		
SYN	ABOL P	OSITION	NAME ANI	DESCRIP	ΓΙΟΝ				
R	LB	CCR4.7	Remote Loo 0=loopback o 1= loopback	disabled					
L	LB	CCR4.6	Local Loopback. 0=loopback disabled 1=loopback enabled						
LI	AIS	CCR4.5	Line Interface AIS Generation Enable. See Figure 1-1 for details. 0=allow normal data from TPOSI/TNEGI to be transmitted at TTIP and TRING 1=force unframed all 1s to be transmitted at TTIP and TRING						
TO	CM4	CCR4.4	Transmit Cl that determin TDS0M regis	nes which tra	insmit channe	el data will a			
то	CM3	CCR4.3	Transmit Cl	nannel Moni	tor Bit 3.				
то	CM2	CCR4.2	Transmit Cl	nannel Moni	tor Bit 2.				
то	CM1	CCR4.1	Transmit Cl	nannel Moni	tor Bit 1.				
TO	CM0	CCR4.0	Transmit Cl	nannel Moni	tor Bit 0. LS	B of the chan	nel decode.		

### CCR4: COMMON CONTROL REGISTER 4 (Address=A8 Hex)

### **REMOTE LOOPBACK**

When CCR4.7 is set to a 1, the DS2154 will be forced into Remote LoopBack (RLB). In this loopback, data input via the RPOSI and RNEGI pins will be transmitted back to the TPOSO and TNEGO pins. Data will continue to pass through the receive side framer of the DS2154 as it would normally and the data from the transmit side formatter will be ignored. Please see Figure 1-1 for more details.

### LOCAL LOOPBACK

When CCR4.6 is set to a 1, the DS2154 will be forced into Local LoopBack (LLB). In this loopback, data will continue to be transmitted as normal through the transmit side of the DS2154. Data being received at RTIP and RRING will be replaced with the data being transmitted. Data in this loopback will pass through the jitter attenuator. Please see Figure 1-1 for more details.

### CCR5: COMMON CONTROL REGISTER 5 (Address=AA Hex)

(MSI								(LSB)		
LIRS	T	-	-	RCM4	RCM3	RCM2	RCM1	RCM0		
	SYN	ABOL	POSITION	NAME AND	DESCRIPT	TION				
	LI	RST	CCR5.7	jitter attenua	set that affector. Normally	ts the clock ro this bit is o	rom a 0 to a 1 ecovery state nly toggled c sequent reset.	machine and on power-up.		
		-	CCR5.6	Not Assigned. Should be set to 0 when written						
		-	CCR5.5	Not Assigned. Should be set to 0 when written.						
	RO	CM4	CCR5.4		which receiv	ve channel	3 of a channe data will ap iils.			
	R	CM3	CCR5.3	<b>Receive</b> Cha	nnel Monito	r Bit 3.				
	R	CM2	CCR5.2	<b>Receive</b> Cha	nnel Monito	r Bit 2.				
	R	CM1	CCR5.1	<b>Receive</b> Cha	nnel Monito	r Bit 1.				
	R	CM0	CCR5.0	Receive Cha	nnel Monito	r Bit 0. LSB	of the channe	el decode.		

### 4.0 STATUS AND INFORMATION REGISTERS

There is a set of four registers that contain information on the current real time status of the DS2154, Status Register 1 (SR1), Status Register 2 (SR2), Receive Information Register (RIR), and Synchronizer Status Register (SSR). When a particular event has occurred (or is occurring), the appropriate bit in one of these four registers will be set to a 1. All of the bits in these registers operate in a latched fashion (except for the SSR). This means that if an event or an alarm occurs and a bit is set to a 1 in any of the registers, it will remain set until the user reads that bit. The bit will be cleared when it is read and it will not be set again until the event has occurred again (or in the case of the RSA1, RSA0, RDMA, RUA1, RRA, RCL, and RLOS alarms, the bit will remain set if the alarm is still present).

The user will always precede a read of the SR1, SR2, and RIR registers with a write. The byte written to the register will inform the DS2154 which bits the user wishes to read and have cleared. The user will write a byte to one of these three registers, with a 1 in the bit positions he or she wishes to read and a 0 in the bit positions he or she does not wish to obtain the latest information on. When a 1 is written to a bit location, the read register will be updated with the latest information. When a 0 is written to a bit position, the read register will not be updated and the previous value will be held. A write to the status and information registers will be immediately followed by a read of the same register. The read result should be logically AND'ed with the mask byte that was just written and this value should be written back into the same register to insure that bit does indeed clear. This second write step is necessary because the alarms and events in the status registers occur asynchronously in respect to their access via the parallel port. This write-read-write scheme allows an external microcontroller or microprocessor to individually poll certain bits without disturbing the other bits in the register. This operation is key in controlling the DS2154 with higher-order software languages.

The SSR register operates differently than the other three. It is a read-only register and it reports the status of the synchronizer in real time. This register is not latched and it is not necessary to precede a read of this register with a write.

The SR1 and SR2 registers have the unique ability to initiate a hardware interrupt via the INT output pin. Each of the alarms and events in the SR1 and SR2 can be either masked or unmasked from the interrupt pins via the Interrupt Mask Register 1 (IMR1) and Interrupt Mask Register 2 (IMR2) respectively.

The interrupts caused by RUA1, RRA, RCL, and RLOS act differently than the interrupts caused by RSA1, RDMA, RSA0, RSLIP, RMF, RAF, TMF, SEC, TAF, LOTC, RCMF, and TSLIP. The four interrupts will force the  $\overline{INT}$  pin low whenever the alarm changes state (i.e., the alarm goes active or inactive according to the set/ clear criteria in Table 4-1). The  $\overline{INT}$  pin will be allowed to return high (if no other interrupts are present) when the user reads the alarm bit that caused the interrupt to occur If the alarm is still present, the register bit will remain set.

The event caused interrupts will force the  $\overline{INT}$  pin low when the event occurs. The  $\overline{INT}$  pin will be allowed to return high (if no other interrupts are present) when the user reads the event bit that caused the interrupt to occur.

RIR: RECEIVE INFORMATION REGISTER (Address=08 Hex)										
(MSB)							(LSB)			
TESF	TESE	JALT	RESF	RESE	CRCRC	FASRC	CASRC			
SYN	ABOL I	POSITION	NAME ANI	) DESCRIP	ΓΙΟΝ					
T	ESF	RIR.7		de Elastic S buffer fills an		et when the t leleted.	ransmit side			
T	ESE	RIR.6	<b>Transmit Side Elastic Store Empty.</b> Set when the transmit si elastic store buffer empties and a frame is repeated.							
JA	ALT	RIR.5	<b>Jitter Attenuator Limit Trip.</b> Set when the jitter atten FIFO reaches to within 4 bits of its limit; useful for debug jitter attenuation operation.							
R	ESF	RIR.4		e Elastic St buffer fills an		et when the deleted.	receive side			
R	ESE	RIR.3		e Elastic Sto buffer emptie		Set when the is repeated.	receive side			
CR	CRC	RIR.2	<b>CRC Resyn</b> received in e		et. Set when	915/1000 co	de words are			
FA	SRC	RIR.1	<b>FAS Resync Criteria Met.</b> Set when 3 consecutive FAS ware received in error.				e FAS words			
CA	CASRC RIR.0			<b>CAS Resync Criteria Met.</b> Set when 2 consecutive CAS MF alignment words are received in error.						

SSR: SYN	SSR: SYNCHRONIZER STATUS REGISTER (Address=1E Hex)						
(MSB)				Υ.		,	(LSB)
CSC5	CSC4	CSC3	CSC2	CSC0	FASSA	CASSA	CRC4SA
SYN	ABOL P	OSITION	NAME AND	DESCRIPT	ΓΙΟΝ		
C	SC5	SSR.7	CRC4 Sync	Counter Bit	5. MSB of th	e 6-bit counte	er.
C	SC4	SSR.6	CRC4 Sync	Counter Bit	4.		
C	SC3	SSR.5	CRC4 Sync	Counter Bit	3.		
C	SC2	SSR.4	CRC4 Sync	Counter Bit	2.		
C	SC0	SSR.3	<b>CRC4 Sync</b> to LSB is not		<b>0.</b> LSB of th	ne 6-bit count	er. The next
FA	SSA	SSR.2	<b>FAS Sync A</b> alignment at		•	chronizer is s	earching for
CASSA S		SSR.1	<b>CAS MF Sync Active.</b> Set while the synchronizer is searchi for the CAS MF alignment word.				
CR	C4SA	SSR.0	<b>CRC4 MF S</b> for the CRC4	•		synchronizer	is searching

### **CRC4 SYNC COUNTER**

The CRC4 Sync Counter increments each time the 8 ms CRC4 multiframe search times out. The counter is cleared when the DS2154 has successfully obtained synchronization at the CRC4 level. The counter can also be cleared by disabling the CRC4 mode (CCR1.0=0). This counter is useful for determining the amount of time the DS2154 has been searching for synchronization at the CRC4 level. ITU G.706 suggests that if synchronization at the CRC4 level cannot be obtained within 400 ms, then the search should be abandoned and proper action taken. The CRC4 Sync Counter will rollover.

### SR1: STATUS REGISTER 1 (Address=06 Hex)

(MSB)				, 			(LSB)
RSA1	RDMA	A RSA0	RSLIP	RUA1	RRA	RCL	RLOS
SYI	MBOL	POSITION	NAME ANI	D DESCRIPT	ΓΙΟΝ		
RSA1		SR1.7	<b>Receive Signaling All 1s / Signaling Change.</b> Secontents of timeslot 16 contains less than three consecutive frames. This alarm is not disabled i signaling mode. Both RSA1 and RSA0 will be set if signaling is detected.				0s over 16 in the CCS
RI	OMA	SR1.6	frame 0 has		or two conse	en bit 6 of ti ecutive multi ing mode.	
R	SA0	SR1.5	<b>Receive Signaling All 0s / Signaling Change.</b> Set when ove full MF, timeslot 16 contains all 0s. Both RSA1 and RSA0 w be set if a change in signaling is detected.				
R	SLIP	SR1.4	<b>Receive Side Elastic Store Slip.</b> Set when the elastic store has either repeated or deleted a frame of data.				
R	UA1	SR1.3	<b>Receive Unframed All 1s.</b> Set when an unframed all 1s code received at RPOSI and RNEGI.				all 1s code is
F	RRA	SR1.2	<b>Receive Remote Alarm.</b> Set when a remote alarm is received a RPOSI and RNEGI.				s received at
ł	RCL	SR1.1	<b>Receive Carrier Loss.</b> Set when 255 (or 2048 if CCR3.0=2) consecutive 0s have been detected at RTIP and RRING. [Note: test mode exists to allow the DS2154 to detect carrier loss a RPOSI and RNEGI in place of detection at RTIP and RRING].				
R	LOS	SR1.0	Receive Los to the receiv	•	et when the c	levice is not s	synchronized

# ALARM CRITERIA Table 4-1

ALARM	SET CRITERIA	CLEAR CRITERIA	ITU SPEC.
<b>RSA1</b> (receive signaling all 1s)	over 16 consecutive frames (one full MF) timeslot 16 contains less than three 0s	over 16 consecutive frames (one full MF) timeslot 16 contains three or more 0s	G.732 4.2
<b>RSA0</b> (receive signaling all 0s)	over 16 consecutive frames (one full MF) timeslot 16 contains all 0s	over 16 consecutive frames (one full MF) timeslot 16 contains at least a single 1	G.732 5.2
<b>RDMA</b> (receive distant multiframe alarm)	bit 6 in timeslot 16 of frame 0 set to 1 for two consecutive MF	bit 6 in timeslot 16 of frame 0 set to 0 for a two consecutive MF	O.162 2.1.5
<b>RUA1</b> (receive unframed all 1s)	less than three 0s in two frames (512 bits)	more than two 0s in two frames (512 bits)	O.162 1.6.1.2
<b>RRA</b> (receive remote alarm)	bit 3 of non-align frame set to 1 for three consecutive occasions	bit 3 of non-align frame set to 0 for three consecutive occasions	O.162 2.1.4
<b>RCL</b> (receive carrier loss)	255 (or 2048) consecutive 0s received	in 255-bit times, at least 32 1s are received	G.775 / G.962

SR2: STA	<b>TUS</b> R	EGISTER	2 (Address=0	07 Hex)			
(MSB)				I	L	L	(LSB)
RMF	RAF	F TMF	SEC	TAF	LOTC	RCMF	TSLIP
SYN	SYMBOL POSITION			D DESCRIP	ΓΙΟΝ		
R	MF	SR2.7	signaling is	enabled or n	ot) on receiv	2 ms (regard e multiframe a is available.	boundaries.
R	RAF	SR2.6	align frames		lert the host	0 μs at the t that Si and ers.	
Т	Ϋ́MF	SR2.5	<b>Transmit Multiframe</b> . Set every 2 ms (regardless if CRC4 is enabled) on transmit multiframe boundaries. Used to alert the host that signaling data needs to be updated.				
S	SEC	SR2.4		CR2.7=1, the		s of 1 secon vill be set ev	
Т	TAF	SR2.3	align frames		ert the host	50 µs at the that the TAF	
L	OTC	SR2.2	transitioned		nnel time (or	the TCLK τ 3.9 μs). W	-
RO	CMF	SR2.1	boundaries;		to be set ev	on CRC4 very 2 ms on	
TS	SLIP	SR2.0		Clastic Store ed or deleted	-	hen the elast ta.	ic store has

	MR1: INTERRUPT MASK REGISTER 1 (Address=16 Hex) (MSB) (LSB)									
(MSB) RSA1	RDMA	RSA0	RSLIP	RUA1	RRA	RCL	(LSB) RLOS			
KJAI	KDMA	KSAU	KSLIF	KUAI	KKA	KCL	KL05			
SYN	MBOL	POSITION	NAME ANI	D DESCRIP	ΓΙΟΝ					
R	SA1	IMR1.7	<b>Receive Sig</b> 0=interrupt r 1=interrupt e	nasked	/ Signaling (	Change.				
RI	DMA	IMR1.6	<b>Receive Dist</b> 0=interrupt r 1=interrupt e		rm.					
R	SA0	IMR1.5	<b>Receive Sig</b> 0=interrupt r 1=interrupt e	nasked	/ Signaling (	Change.				
R	SLIP	IMR1.4	<b>Receive Ela</b> 0=interrupt r 1=interrupt e	nasked	p Occurrenc	e.				
R	UA1	IMR1.3	<b>Receive Unf</b> 0=interrupt r 1=interrupt e		S.					
F	RRA	IMR1.2	<b>Receive Ren</b> 0=interrupt r 1=interrupt e	nasked						
F	RCL	IMR1.1	<b>Receive Car</b> 0=interrupt r 1=interrupt e	nasked						
R	LOS	IMR1.0	<b>Receive Los</b> 0=interrupt r 1=interrupt e	nasked						

IMR2: INTERRUI	IMR2: INTERRUPT MASK REGISTER 2 (Address=17 Hex)									
(MSB)						(LSB)				
RMF RAF	TMF	SEC T.	AF	LOTC	RCMF	TSLIP				
SYMBOL	POSITION	NAME AND DES	CRIPTI	ON						
RMF	IMR2.7	<b>Receive CAS Mul</b> 0=interrupt masked 1=interrupt enabled	1							
RAF	IMR2.6	<b>Receive Align Fra</b> 0=interrupt masked 1=interrupt enabled	1							
TMF	IMR2.5	<b>Transmit Multifra</b> 0=interrupt masked 1=interrupt enabled	1							
SEC	IMR2.4	<b>1-Second Timer.</b> 0=interrupt masked 1=interrupt enabled								
TAF	IMR2.3	<b>Transmit Align F</b> 0=interrupt masked 1=interrupt enabled	1							
LOTC	IMR2.2	<b>Loss Of Transmit</b> 0=interrupt masked 1=interrupt enabled	1							
RCMF	IMR2.1	<b>Receive CRC4 Ma</b> 0=interrupt masked 1=interrupt enabled	1	ð.						
TSLIP	IMR2.0	<b>Transmit Side Ela</b> 0=interrupt masked 1=interrupt enabled	1	re Slip Occ	urrence.					

#### **5.0 ERROR COUNT REGISTERS**

There are a set of four counters in the DS2154 that record bipolar or code violations, errors in the CRC4 SMF code words, E bits as reported by the far end, and word errors in the FAS. Each of these four counters are automatically updated on either 1-second boundaries (CCR2.7=0) or every 62.5 ms (CCR2.7=1) as determined by the timer in Status Register 2 (SR2.4). Hence, these registers contain performance data from either the previous second or the previous 62.5 ms. The user can use the interrupt from the timer to determine when to read these registers. The user has a full second (or 62.5 ms) to read the counters before the data is lost.

## 5.1 BPV or Code Violation Counter

Violation Count Register 1 (VCR1) is the most significant word and VCR2 is the least significant word of a 16-bit counter that records either BiPolar Violations (BPVs) or Code Violations (CVs). If CCR2.6=0, then the VCR counts bipolar violations. Bipolar violations are defined as consecutive marks of the same polarity. In this mode, if the HDB3 mode is set for the receive side via CCR1.2, then HDB3 code words are not counted as BPVs. If CCR2.6=1, then the VCR counts code violations as defined in ITU O.161. Code violations are defined as consecutive bipolar violations of the same polarity. In most applications, the DS2154 should be programmed to count BPVs when receiving AMI code and to count CVs when receiving HDB3 code. This counter increments at all times and is not disabled by loss of sync conditions. The counter saturates at 65,535 and will not rollover. The bit error rate on an E1 line would have to be greater than  $10^{**^2}$  before the VCR would saturate.

# VCR1: UPPER BIPOLAR VIOLATION COUNT REGISTER 1 (Address=00 Hex) VCR2:LOWER BIPOLAR VIOLATION COUNT REGISTER 2 (Address=01 Hex)

	(MSB)							(LSB)	
	V15	V14	V13	V12	V11	V10	V9	V8	VCR1
	V7	V6	V5	V4	V3	V2	V1	V0	VCR2
	SYMBOL POSITION NAME AND DESCRIPTION								
		V15	VCR1.7	MSB o	MSB of the 16-bit bipolar or code violation count .				
V0 VCR2.0			LSB of the 16-bit bipolar or code violation count.						

#### 5.2 CRC4 Error Counter

CRC4 Count Register 1 (CRCCR1) is the most significant word and CRCCR2 is the least significant word of a 10-bit counter that records word errors in the Cyclic Redundancy Check 4 (CRC4). Since the maximum CRC4 count in a 1-second period is 1000, this counter cannot saturate. The counter is disabled during loss of sync at either the FAS or CRC4 level; it will continue to count if loss of multiframe sync occurs at the CAS level.

## CRCCR1: CRC4 COUNT REGISTER 1 (Address=02 Hex) CRCCR2: CRC4 COUNT REGISTER 2 (Address=03 Hex)

(MSB)							(LSB)	
(note 1)	CRC9	CRC8	CRCCR1					
CRC7	CRC6	CRC5	CRC4	CRC3	CRC2	CRC1	CRC0	CRCCR2

SYMBOL	POSITION	NAME AND DESCRIPTION
CRC9	CRCCR1.1	MSB of the 10-bit CRC4 error count.
CRC0	CRCCR2.0	LSB of the 10-bit CRC4 error count.

## NOTE:

1. The upper 6 bits of CRCCR1 at address 02 are the most significant bits of the 12-bit FAS error counter.

#### 5.3 E-Bit Counter

E-bit Count Register 1 (EBCR1) is the most significant word and EBCR2 is the least significant word of a 10-bit counter that records Far End Block Errors (FEBE) as reported in the first bit of frames 13 and 15 on E1 lines running with CRC4 multiframe. These count registers will increment once each time the received E-bit is set to 0. Since the maximum E-bit count in a 1-second period is 1000, this counter cannot saturate. The counter is disabled during loss of sync at either the FAS or CRC4 level; it will continue to count if loss of multiframe sync occurs at the CAS level.

#### EBCR1: E-BIT COUNT REGISTER 1 (Address=04 Hex) EBCR2: E-BIT COUNT REGISTER 2 (Address=05 Hex)

	(MSB)							(LSB)	
	(note 1)	(note 1)	(note 1)	(note 1)	(note 1)	(note 1)	EB9	EB8	EBCR1
	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0	EBCR2
	SYMBOL POSITION NAME AND DESCRIPTION								
		EB9	EBCR1.1	MSB o	MSB of the 10-bit E-Bit count.				
EB0 EBCR2.0			LSB of	the 10-bit	E-Bit count	•			

#### NOTE:

The upper 6 bits of EBCR1 at address 04 are the least significant bits of the 12-bit FAS error counter.

## 5.4 FAS Error Counter

FAS Count Register 1 (FASCR1) is the most significant word and FASCR2 is the least significant word of a 12-bit counter that records word errors in the Frame Alignment Signal in timeslot 0. This counter is disabled during loss of synchronization conditions, (RLOS = 1). Since the maximum FAS word error count in a 1-second period is 4000, this counter cannot saturate.

## FASCR1: FAS BIT COUNT REGISTER 1 (Address=02 Hex) FASCR2: FAS BIT COUNT REGISTER 2 (Address=04 Hex)

(MSB)				,		,	(LSB)	_
FAS11	FAS10	FAS9	FAS8	FAS7	FAS6	(note 2)	(note 2)	FASCR1
FAS5	FAS4	FAS3	FAS2	FAS1	FAS0	(note 1)	(note 1)	FASCR2
								-

SYMBOL	POSITION	NAME AND DESCRIPTION
FAS11	FASCR1.7	MSB of the 12-bit FAS error count.
FAS0	FASCR2.2	LSB of the 12-bit FAS error count.

- 1. The lower 2 bits of FASCR1 at address 02 are the most significant bits of the 10-bit CRC4 error counter.
- 2. The lower 2 bits of FASCR2 at address 04 are the most significant bits of the 10-bit E-bit counter.

#### 6.0 DS0 MONITORING FUNCTION

The DS2154 has the ability to monitor one DS0 64 kbps channel in the transmit direction and one DS0 channel in the receive direction at the same time. In the transmit direction the user will determine which channel is to be monitored by properly setting the TCM0 to TCM4 bits in the CCR4 register. In the receive direction, the RCM0 to RCM4 bits in the CCR5 register need to be properly set. The DS0 channel pointed to by the TCM0 to TCM4 bits will appear in the Transmit DS0 Monitor (TDS0M) register and the DS0 channel pointed to by the RCM0 to RCM4 bits will appear in the Receive (RDS0M) register.

The TCM4 to TCM0 and RCM4 to RCM0 bits should be programmed with the decimal decode of the appropriate E1 channel. For example, if DS0 Channel 6 (timeslot 5) in the transmit direction and DS0 Channel 15 (timeslot 14) in the receive direction needed to be monitored, then the following values would be programmed into CCR4 and CCR5:

TCM4=0	RCM4=0
TCM3=0	RCM3=1
TCM2=1	RCM2=1
TCM1=0	RCM1=1
TCM0=1	RCM0=0

#### CCR4: DS0 MONITORING FUNCTION (Address=A8 Hex)

	[repeated here from section 3 for convenience]									
(MSB)	a nere in	om section	3 for conven	iencej			(LSB)			
RLB	LLB	LIAIS	TCM4	TCM3	TCM2	TCM1	TCM0			
SYMBOL POSITION			NAME ANI	NAME AND DESCRIPTION						
	RLB	CCR4.7	Remote Loo	Remote Loopback. See Section 3 for details.						
	LLB	CCR4.6	Local Loopt	Local Loopback. See Section 3 for details.						
	LIAIS	CCR4.5	Line Interfa	Line Interface AIS Generation Enable. See Section 3 for details.						
	TCM4	CCR4.4	<b>Transmit Channel Monitor Bit 4.</b> MSB of a channel decode that determines which transmit DS0 channel data will appear in the TDS0M register.							
,	ТСМ3	CCR4.3	Transmit Cl	hannel Moni	tor Bit 3.					
,	ГСМ2	CCR4.2	Transmit Cl	hannel Moni	tor Bit 2.					
,	TCM1	CCR4.1	Transmit Cl	hannel Moni	tor Bit 1.					
,	ТСМ0	CCR4.0		nes which tra		SB of the cha hannel data w				

(LSB)

								25210		
	TDSOM: TRANSMIT DS0 MONITOR REGISTER (Address=A9 Hex) (MSB) (LSB)									
	B1 B2 B3		B4	B5	B6	B7	<b>B</b> 8			
SYMBOL POSITION			NAME ANI	NAME AND DESCRIPTION						
		B1	TDS0M.7	7 <b>Transmit DS0 Channel Bit 8.</b> MSB of the DS0 channel bit to be transmitted).						
		B2	TDS0M.6	Transmit D						
		B3	TDS0M.5	Transmit DS0 Channel Bit 6.						
		B4	TDS0M.4	Transmit D	S0 Channel I	Bit 5.				
		B5	TDS0M.3	Transmit D	S0 Channel I	Bit 4.				
		B6	TDS0M.2	Transmit D	S0 Channel I	Bit 3.				
		B7	TDS0M.1	Transmit DS0 Channel Bit 2.						
		B8	TDS0M.0	Transmit Date to be transmit		Bit 1. LSB of	the DS0 cha	nnel (last bit		

# CCR5: COMMON CONTROL REGISTER 5 (Address=AA Hex)

[repeated here from section 3 for convenience]

(MSB)

(11202)							(====)		
LIRST	-	-	RCM4	RCM3	RCM2	RCM1	RCM0		
SYMBOL POSITION		NAME AND DESCRIPTION							
]	LIRST	CCR5.7	Line Interfa	Line Interface Reset. See Section 3 for details.					
	-	CCR5.6	CCR5.6 Not Assigned. Should be set to 0 when written.						
	-	CCR5.5	Not Assigne	<b>d.</b> Should be	set to 0 when	written.			
]	RCM4	CCR5.4	<b>Receive Channel Monitor Bit 4.</b> MSB of a channel decode that determines which receive DS0 channel data will appear in the RDS0M register.						
]	RCM3	CCR5.3	Receive Cha	annel Monito	r Bit 3.				
]	RCM2	CCR5.2	Receive Cha	annel Monito	r Bit 2.				
]	RCM1	CCR5.1	Receive Channel Monitor Bit 1.						
RCM0 CCR5.0			<b>Receive Channel Monitor Bit 0.</b> LSB of the channel decode that determines which receive DS0 channel data will appear in						

RDSOM		/F D9		the RDS0M	0	ddress-Al	R Hey)		
(MSB)						uuress=Ai		(LSB)	
B1	B2		B3	B4	B5	B6	B7	B8	
S	YMBOL	POS	ITION	NAME ANI	D DESCRIP	ΓΙΟΝ			
	B1	RDS	S0M.7	<b>Receive DS</b> to be receive		<b>it 8.</b> MSB of	the DS0 cha	nnel (first bit	
	B2	RDS0M.6		Receive DS0 Channel Bit 7.					
	B3	RDS	S0M.5	Receive DS	) Channel Bi	t 6.			
	B4	RDS	S0M.4	Receive DS	) Channel Bi	t 5.			
	B5	RDS0M.3		Receive DS					
	B6	RDS	S0M.2	Receive DS0 Channel Bit 3.					
	B7	RDS	S0M.1	Receive DS	) Channel Bi	t 2.			
	B8	RDS	S0M.0	<b>Receive DS</b> be received)		<b>t 1.</b> LSB of t	he DS0 chanı	nel (last bit to	

## 7.0 SIGNALING OPERATION

The DS2154 contains provisions for both processor-based (i.e., software based) signaling bit access and for hardware based access. Both the processor-based access and the hardware-based access can be used simultaneously if necessary. The processor-based signaling is covered in Section 7.1 and the hardware-based signaling is covered in Section 7.2.

## 7.1 PROCESSOR-BASED SIGNALING

The Channel Associated Signaling (CAS) bits embedded in the E1 stream can be extracted from the receive stream and inserted into the transmit stream by the DS2154. Each of the 30 voice channels has four signaling bits (A/B/C/D) associated with it. The numbers in parenthesis () are the voice channel associated with a particular signaling bit. The voice channel numbers have been assigned as described in the ITU documents. Please note that this is different than the channel numbering scheme (1 to 32) that is used in the rest of the data sheet. For example, voice channel 1 is associated with timeslot 1 (Channel 2) and voice Channel 30 is associated with timeslot 31 (Channel 32). There is a set of 16 registers for the receive side (RS1 to RS16) and 16 registers on the transmit side (TS1 to TS16). The signaling registers are detailed below.

RS1 TO RS16: RECEIVE SIGNALING REGISTERS (Address=30 to 3F Hex)

(MSB)	-			-			(LSB)	_
0	0	0	0	X	Y	X	X	RS1 (30)
A(1)	B(1)	C(1)	D(1)	A(16)	B(16)	C(16)	D(16)	RS2 (31)
A(2)	B(2)	C(2)	D(2)	A(17)	B(17)	C(17)	D(17)	RS3 (32)
A(3)	B(3)	C(3)	D(3)	A(18)	B(18)	C(18)	D(18)	RS4 (33)
A(4)	B(4)	C(4)	D(4)	A(19)	B(19)	C(19)	D(19)	RS5 (34)
A(5)	B(5)	C(5)	D(5)	A(20)	B(20)	C(20)	D(20)	RS6 (35)
A(6)	B(6)	C(6)	D(6)	A(21)	B(21)	C(21)	D(21)	RS7 (36)
A(7)	B(7)	C(7)	D(7)	A(22)	B(22)	C(22)	D(22)	RS8 (37)
A(8)	B(8)	C(8)	D(8)	A(23)	B(23)	C(23)	D(23)	RS9 (38)
A(9)	B(9)	C(9)	D(9)	A(24)	B(24)	C(24)	D(24)	RS10 (39)
A(10)	B(10)	C(10)	D(10)	A(25)	B(25)	C(25)	D(25)	RS11 (3A)
A(11)	B(11)	C(11)	D(11)	A(26)	B(26)	C(26)	D(26)	RS12 (3B)
A(12)	B(12)	C(12)	D(12)	A(27)	B(27)	C(27)	D(27)	RS13 (3C)
A(13)	B(13)	C(13)	D(13)	A(28)	B(28)	C(28)	D(28)	RS14 (3D)
A(14)	B(14)	C(14)	D(14)	A(29)	B(29)	C(29)	D(29)	RS15 (3E)
A(15)	B(15)	C(15)	D(15)	A(30)	B(30)	C(30)	D(30)	RS16 (3F)

SYMBOL PC

POSITION

#### NAME AND DESCRIPTION

Х	RS1.0/1/3	Spare Bits.
Y	RS1.2	Remote Alarm Bit (integrated and reported in SR1.6).
A(1)	RS2.7	Signaling Bit A for Channel 1.
D(30)	RS16.0	Signaling Bit D for Channel 30.

Each Receive Signaling Register (RS1 to RS16) reports the incoming signaling from two timeslots. The bits in the Receive Signaling Registers are updated on multiframe boundaries so the user can utilize the Receive Multiframe Interrupt in the Receive Status Register 2 (SR2.7) to know when to retrieve the signaling bits. The user has a full 2 ms to retrieve the signaling bits before the data is lost. The RS registers are updated under all conditions. Their validity should be qualified by checking for synchronization at the CAS level. In CCS signaling mode, RS1 to RS16 can also be used to extract signaling information. Via the SR2.7 bit, the user will be informed when the signaling registers have been loaded with data. The user has 2 ms to retrieve the data before it is lost. The signaling data reported in RS1 to RS16 is also available at the RSIG and RSER pins.

A change in the signaling bits from one multiframe to the next will cause the RSA1 (SR1.7) and RSA0 (SR1.5) status bits to be set at the same time. The user can enable the  $\overline{INT}$  pin to toggle low upon detection of a change in signaling by setting either the IMR1.7 or IMR1.5 bit. Once a signaling change has been detected, the user has at least 1.75 ms to read the data out of the RS1 to RS16 registers before the data will be lost.

S1 TO TS16: TRANSMIT SIGNALING REGISTERS (Address=40 to 4F Hex) (MSB) (LSB)

$(\mathbf{WISD})$							(LSD)	_
0	0	0	0	Χ	Y	X	X	TS1 (40)
A(1)	B(1)	C(1)	D(1)	A(16)	B(16)	C(16)	D(16)	TS2 (41)
A(2)	B(2)	C(2)	D(2)	A(17)	B(17)	C(17)	D(17)	TS3 (42)
A(3)	B(3)	C(3)	D(3)	A(18)	B(18)	C(18)	D(18)	TS4 (43)
A(4)	B(4)	C(4)	D(4)	A(19)	B(19)	C(19)	D(19)	TS5 (44)
A(5)	B(5)	C(5)	D(5)	A(20)	B(20)	C(20)	D(20)	TS6 (45)
A(6)	B(6)	C(6)	D(6)	A(21)	B(21)	C(21)	D(21)	TS7 (46)
A(7)	B(7)	C(7)	D(7)	A(22)	B(22)	C(22)	D(22)	TS8 (47)
A(8)	B(8)	C(8)	D(8)	A(23)	B(23)	C(23)	D(23)	TS9 (48)
A(9)	B(9)	C(9)	D(9)	A(24)	B(24)	C(24)	D(24)	TS10 (49)
A(10)	B(10)	C(10)	D(10)	A(25)	B(25)	C(25)	D(25)	TS11 (4A)
A(11)	B(11)	C(11)	D(11)	A(26)	B(26)	C(26)	D(26)	TS12 (4B)
A(12)	B(12)	C(12)	D(12)	A(27)	B(27)	C(27)	D(27)	TS13 (4C)
A(13)	B(13)	C(13)	D(13)	A(28)	B(28)	C(28)	D(28)	TS14 (4D)
A(14)	B(14)	C(14)	D(14)	A(29)	B(29)	C(29)	D(29)	TS15 (4E)
A(15)	B(15)	C(15)	D(15)	A(30)	B(30)	C(30)	D(30)	TS16 (4F)

SYMBOL	PO

#### POSITION

#### NAME AND DESCRIPTION

Х	TS1.0/1/3	Spare Bits.
Y	TS1.2	Remote Alarm Bit.
A(1)	TS2.7	Signaling Bit A for Channel 1.
D(30)	TS16.0	Signaling Bit D for Channel 30.

Each Transmit Signaling Register (TS1 to TS16) contains the CAS bits for two timeslots that will be inserted into the outgoing stream if enabled to do so via TCR1.5. On multiframe boundaries, the DS2154 will load the values present in the Transmit Signaling Register into an outgoing signaling shift register that is internal to the device. The user can utilize the Transmit Multiframe bit in Status Register 2 (SR2.5) to know when to update the signaling bits. The bit will be set every 2 ms and the user has 2 ms to update the TSRs before the old data will be retransmitted. ITU specifications recommend that the ABCD signaling not be set to all 0s because they will emulate a CAS multiframe alignment word.

The TS1 register is special because it contains the CAS multiframe alignment word in its upper nibble. The upper nibble must always be set to 0000 or else the terminal at the far end will lose multiframe synchronization. If the user wishes to transmit a multiframe alarm to the far end, then the TS1.2 bit should be set to a 1. If no alarm is to be transmitted, then the TS1.2 bit should be cleared. The three remaining bits in TS1 are the spare bits. If they are not used, they should be set to 1. In CCS signaling mode, TS1 to TS16 can also be used to insert signaling information. Via the SR2.5 bit, the user will be informed when the signaling registers need to be loaded with data. The user has 2 ms to load the data before the old data will be retransmitted.

Via the CCR3.6 bit, the user has the option to use the Transmit Channel Blocking Registers (TCBRs) to determine, on a channel by channel basis, which signaling bits are to be inserted via the TSRs (the corresponding bit in the TCBRs=1) and which are to be sourced from the TSER or TSIG pin (the corresponding bit in the TCBRs=0). See the Transmit Data Flow diagram in Section 13 for more details.

## 7.2 HARDWARE BASED SIGNALING

## 7.2.1 Receive Side

In the receive side of the hardware based signaling, there are two operating modes for the signaling buffer: signaling extraction and signaling reinsertion. Signaling extraction involves pulling the signaling bits from the receive data stream and buffering them over a 2-multiframe buffer and outputting them in a serial PCM fashion on a channel-by-channel basis at the RSIG output pin. This mode is always enabled. In this mode, the receive elastic store may be enabled or disabled. If the receive elastic store is enabled, then the backplane clock (RSYSCLK) must be 2.048 MHz. The ABCD signaling bits are output on RSIG in the lower nibble of each channel. See the timing diagrams in Section 13 for an example. The RSIG data is updated once a multiframe (2 ms) unless a freeze is in effect.

The other hardware based signaling operating mode called signaling re-insertion can be invoked by setting the RSRE control bit high (CCR3.3=1). In this mode, the user will provide a multiframe sync at the RSYNC pin and the signaling data will be re-aligned in the PCM data stream provided at the RSER output pin according to this applied multiframe boundary. In this mode, the elastic store must be enabled and the backplane clock (RSYSCLK) must be 2.048 MHz.

The signaling data in the 2-multiframe buffer will be frozen in a known good state upon either a loss of synchronization (OOF event), carrier loss, or frame slip. To allow this freeze action to occur, the RFE control bit (CCR2.0) should be set high. The user can force a freeze by setting the RFF control bit (CCR2.1) high. Setting the RFF bit high causes the same freezing action as if a loss of synchronization, carrier loss, or slip has occurred. The RSIGF output pin provides a hardware indication that a freeze is in effect. The RSIGF pin will go high immediately upon detection of any of the events that can cause a freeze to occur. The RSIGF pin will return low 3 ms to 5 ms after the event subsides. The RSIGF pin action cannot be disabled.

The 2-multiframe buffer provides an approximate 1-multiframe delay in the signaling bits provided at the RSIG pin (and at the RSER pin if RSRE=1 via CCR3.3). When freezing is enabled (RFE=1), the signaling data will be held in the last known good state until the corrupting error condition subsides. When the error condition subsides, the signaling data will be held in the old state for an additional 3 ms to 5 ms before being allowed to be updated with new signaling data.

## 7.2.2 Transmit Side

Via the THSE control bit (CCR3.2), the DS2154 can be set up to take the signaling data presented at the TSIG pin and insert the signaling data into the PCM data stream that is being input at the TSER pin. The hardware signaling insertion capabilities of the DS2154 are available whether the transmit side elastic store is enabled or disabled. If the transmit side elastic store is enabled, the backplane clock (TSYSCLK) must be 2.048 MHz.

When hardware signaling insertion is enabled on the DS2154 (TSRE=1), then the user must enable the Transmit Channel Blocking Register Function Select (TCBFS) control bit (CCR3.6=1). This is needed so that the CAS multiframe alignment word, multiframe remote alarm, and spare bits can be added to timeslot 16 in frame 0 of the multiframe. The TS1 register should be programmed with the proper information. If CCR3.6=1, then a 0 in the TCBRs implies that signaling data is to be sourced from TSER (or TSIG if CCR3.2=1) and a 1 implies that signaling data for that channel is to be sourced from the Transmit Signaling (TS) registers. See definition below.

(MSB)			_		_		(LSB)	
CH20	CH4	CH19	CH3	CH18	CH2	CH17*	CH1*	TCBR1(22)
CH24	CH8	CH23	CH7	CH22	CH6	CH21	CH5	TCBR2(23)
CH28	CH12	CH27	CH11	CH26	CH10	CH25	CH9	TCBR3(24)
CH32	CH16	CH31	CH15	CH30	CH14	CH29	CH13	TCBR4(25)

## TCBR1/TCBR2/TCBR3/TCBR4: DEFINITION WHEN CCR3.6=1

\*=CH1 and CH17 should be set to 1 to allow the internal TS1 register to create the CAS Multiframe Alignment Word and Spare/Remote Alarm bits.

The user can also take advantage of this functionality to intermix signaling data from the TSIG pin and from the internal Transmit Signaling Registers (TS1 to TS16). As an example, assume that the user wishes to source all the signaling data except for voice channels 5 and 10 from the TSIG pin. In this application, the following bits and registers would be programmed as follows:

#### CONTROL BITS ..... REGISTER VALUES

TSRE=1 (CCR3.2)	
· · · · · · · · · · · · · · · · · · ·	
	TCBR3=04h (source voice Channel 10 signaling data from TS11)
	TCBR4=00h

#### 8.0 PER-CHANNEL CODE GENERATION

The DS2154 can replace data on a channel-by-channel basis in both the transmit and receive directions. The transmit direction is from the backplane to the E1 line and is covered in Section 8.1. The receive direction is from the E1 line to the backplane and is covered in Section 8.2.

## 8.1 TRANSMIT SIDE CODE GENERATION

In the transmit direction there are two methods by which channel data from the backplane can be overwritten with data generated by the DS2154. The first method which is covered in Section 8.1.1 was a feature contained in the original DS2153 while the second method which is covered in Section 8.1.2 is a new feature of the DS2154.

## 8.1.1 Simple Idle Code Insertion and Per-Channel Loopback

The first method involves using the Transmit Idle Registers (TIR1/2/3/4) to determine which of the 32 E1 channels should be overwritten with the code placed in the Transmit Idle Definition Register (TIDR). This method allows the same 8-bit code to be placed into any of the 32 E1 channels. If this method is used, then the CCR3.5 control bit must be set to 0.

The Transmit Idle Registers (TIRs) have an alternate function that allow them to define a Per-Channel LoopBack (PCLB). If the CCR3.5 control bit is set to 1, then the TIRs will determine which channels (if any) from the backplane should be replaced with the data from the receive side or in other words, off of the E1 line. See Figure 1-1. If this mode is enabled, then transmit and receive clocks and frame syncs must be synchronized. One method to accomplish this would be to tie RCLK to TCLK and RFSYNC to TSYNC. There are no restrictions on which channels can be loopback or on how many channels can be looped back.

#### TIR1/TIR2/TIR3/TIR4: TRANSMIT IDLE REGISTERS (Address=26 to 29 Hex) [Also used for Per-Channel Loopback]

(MSB)							(LSB)	_
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	TIR1 (26)
CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	TIR2 (27)
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	TIR3 (28)
CH32	CH31	CH30	CH29	CH28	CH27	CH26	CH25	TIR4 (29)

SYMBOL POSI	TION NAME	AND DESCRIPTION
-------------	-----------	-----------------

CH32	TIR4.7	<b>Transmit Idle Registers</b> . 0=do not insert the Idle Code in the TIDR into this channel
CH1	TIR1.0	1=insert the Idle Code in the TIDR into this channel

#### NOTE:

If CCR3.5=1, then a 0 in the TIRs implies that channel data is to be sourced from TSER and a 1 implies that channel data is to be sourced from the output of the receive side framer (i.e., Per-Channel Loopback; see Figure 1-1).

#### TIDR: TRANSMIT IDLE DEFINITION REGISTER (Address=2A Hex)

		•••••								
(MSB	5)							(LSB)		
TIDR	7 ]	FIDR6	TIDR5	TIDR4	TIDR3	TIDR2	TIDR1	TIDR0		
			•	·						
	SYMBO	DL PO	OSITION	NAME ANI	DESCRIPT	ΓΙΟΝ				
	TIDR	7	TIDR.7	MSB of the Idle Code (this bit is transmitted first)						
	TIDR(	)	TIDR.0	LSB of the Id	dle Code (this	s bit is transm	itted last)			

#### 8.1.2 Per-Channel Code Insertion

The second method involves using the Transmit Channel Control Registers (TCC1/2/3/4) to determine which of the 32 E1 channels should be overwritten with the code placed in the Transmit Channel Registers (TC1 to TC32). This method is more flexible than the first in that it allows a different 8-bit code to be placed into each of the 32 E1 channels.

## TC1 TO TC32: TRANSMIT CHANNEL REGISTERS (Address=60 to 7F Hex)

(1	(for brevity, only channel 1 is shown; see Table 1-3 for other register address)										
	(MSB)							(LSB)			
Γ	C7	C6	C5	C4	C3	C2	C1	C0			

#### SYMBOL POSITION NAME AND DESCRIPTION

C7 TC1.7 MSB of the Code (this bit is transmitted first)

	C0	TC1.0	LSB	of the Code	e (this bit is	transmittee	l last)			
TCC1/TC	CC2/TCC	:3/TCC4:	1							
TRANS	<b>MIT CHA</b>	NNEL CO	ONTROL	REGIS	TER (Add	dress=A0	) to A3 H	ex)		
(MSB)					,		(LSB)	,		
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	TCC1 (A0)		
CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	TCC2 (A1)		
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	TCC3 (A2)		
CH32	CH31	CH30	CH29	CH28	CH27	CH26	CH25	TCC4 (A3)		
SYMBOL POSITION NAME AND DESCRIPTION										
CH1 TCC1.0 <b>Transmit Channel 1 Code Insertion Control Bit</b> 0=do not insert data from the TC1 register into the transmit d stream 1=insert data from the TC1 register into the transmit data strea								e transmit data		
CH32 TCC4.7 <b>Transmit Channel 32 Code Insertion Control Bit</b> 0=do not insert data from the TC32 register into the tran data stream 1=insert data from the TC32 register into the transmit stream								to the transmit		

#### **8.2 RECEIVE SIDE CODE GENERATION**

On the receive side, the Receive Channel Control Registers (RCC1/2/3/4) are used to determine which of the 32 E1 channels off of the E1 line and going to the backplane should be overwritten with the code placed in the Receive Channel Registers (RC1 to RC32).

#### RC1 TO RC32: RECEIVE CHANNEL REGISTERS (Address=80 to 9F Hex)

			,
(for brevity,	only channel 1 is shown; se	e Table 1-3 for othei	r register addresses)
(MSB)			(LSB)

(11102)							$(\mathbf{H}\mathbf{G}\mathbf{E})$	
C7	C6	C5	C4	C3	C2	C1	C0	RC1 (80)
SY	MBOL	POSITIO	N NAM	IE AND DI	ESCRIPTI	ON		
	C7	RC1.7	MSB	of the Code	e (this bit is	s sent first t	o the backp	lane)
	C0	RC1.0	LSB	of the Code	(this bit is	sent last to	the backpla	ane)

	RCC1/RCC2/RCC3/RCC4: RECEIVE CHANNEL CONTROL REGISTER (Address=A4 to A7 Hex)											
(MSB)	E CHAN	NEL COI	NIROLI	REGISTE	R (Addre	ess=A4 t	0 A7 Hex (LSB)	()				
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	RCC1 (A4)				
CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	RCC2 (A5)				
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	RCC3 (A6)				
CH32	CH31	CH30	CH29	CH28	CH27	CH26	CH25	RCC4 (A7)				
CH32CH31CH30CH29CH28CH27CH26CH25RCC4 (A7SYMBOLPOSITIONNAME AND DESCRIPTIONCH1RCC1.0Receive Channel 1 Code Insertion Control Bit 0=do not insert data from the RC1 register into the receive data stream 1=insert data from the RC1 register into the receive data stream 0=do not insert data from the RC1 register into the receive data streamCH32RCC4.7Receive Channel 32 Code Insertion Control Bit 0=do not insert data from the RC32 register into the receive data stream												
			1=1ns	sen uata fro	in the RC3.	2 register in	tto the recei	ive data stream				

#### 9.0 CLOCK BLOCKING REGISTERS

The Receive Channel blocking Registers (RCBR1 / RCBR2 / RCBR3 / RCBR4) and the Transmit Channel Blocking Registers (TCBR1 / TCBR2 / TCBR3 / TCBR4) control RCHBLK and TCHBLK pins respectively. (The RCHBLK and TCHBLK pins are user programmable outputs that can be forced either high or low during individual channels). These outputs can be used to block clocks to a USART or LAPD controller in ISDN-PRI applications. When the appropriate bits are set to a 1, the RCHBLK and TCHBLK pin will be held high during the entire corresponding channel time. See the timing in Section 13 for an example. The TCBRs have alternate mode of use. Via the CCR3.6 bit, the user has the option to use the TCBRs to determine, on a channel by channel basis, which signaling bits are to be inserted via the TSRs (the corresponding bit in the TCBRs=1) and which are to be sourced from the TSER or TSIG pins (the corresponding bit in the TCBR=0). See Section 7 for more details about this mode of operation.

## RCBR1/RCBR2/RCBR3/RCBR4: RECEIVE CHANNEL BLOCKING REGISTERS (Address=2B to 2E Hex)

(MSB	)						(LSB)	
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	RCBR1 (2B)
CH10	5 CH15	CH14	CH13	CH12	CH11	CH10	CH9	RCBR2 (2C)
CH24	4 CH23	CH22	CH21	CH20	CH19	CH18	CH17	RCBR3 (2D)
CH32	2 CH31	CH30	CH29	CH28	CH27	CH26	CH25	RCBR4 (2E)

#### SYMBOL POSITION NAME AND DESCRIPTION

CH32 RCBR4.7 **Receive Channel Blocking Registers.** 0=force the RCHBLK pin to remain low during this channel time

CH1 RCBR1.0 1=force the RCHBLK pin high during this channel time

# TCBR1/TCBR2/TCBR3/TCBR4: TRANSMIT CHANNEL BLOCKING REGISTERS (Address=22 to 25 Hex)

(MSB)							(LSB)	_
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	TCBR1 (22)
CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	TCBR2 (23)
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	TCBR3 (24)
CH32	CH31	CH30	CH29	CH28	CH27	CH26	CH25	TCBR4 (25)

#### SYMBOL POSITION NAME AND DESCRIPTION

CH32	TCBR4.7	Transmit Channel Blocking Registers.
		0=force the TCHBLK pin to remain low during this channel time

CH1 TCBR1.0 1=force the TCHBLK pin high during this channel time

#### NOTE:

If CCR3.6=1, then a 0 in the TCBRs implies that signaling data is to be sourced from TSER (or TSIG if CCR3.2=1) and a 1 implies that signaling data for that channel is to be sourced from the Transmit Signaling (TS) registers. See definition below.

#### TCBR1/TCBR2/TCBR3/TCBR4: DEFINITION WHEN CCR3.6=1

(MSB)							(LSB)	_
CH20	CH4	CH19	CH3	CH18	CH2	CH17*	CH1*	TCBR1 (22)
CH24	CH8	CH23	CH7	CH22	CH6	CH21	CH5	TCBR2 (23)
CH28	CH12	CH27	CH11	CH26	CH10	CH25	CH9	TCBR3 (24)
CH32	CH16	CH31	CH15	CH30	CH14	CH29	CH13	TCBR4 (25)

\*=CH1 and CH17 should be set to 1 to allow the internal TS1 register to create the CAS Multiframe Alignment Word and Spare/Remote Alarm bits.

## **10.0 ELASTIC STORES OPERATION**

The DS2154 contains dual two-frame (512 bits) elastic stores, one for the receive direction, and one for the transmit direction. These elastic stores have two main purposes. First, they can be used to rate-convert the E1 data stream to 1.544 Mbps (or a multiple of 1.544 Mbps) which is the T1 rate. Secondly, they can be used to absorb the differences in frequency and phase between the E1 data stream and an asynchronous (i.e., not frequency locked) backplane clock which can be 1.544 MHz or 2.048 MHz. The backplane clock can burst at rates up to 8.192 MHz. Both elastic stores contain full controlled slip capability which is necessary for this second purpose. The elastic stores can be forced to a known depth via the Elastic Store Reset bit (CCR3.4). Toggling the CCR3.4 bit forces the read and write pointers into opposite frames. Both elastic stores within the DS2154 are fully independent and no restrictions apply to the sourcing of the various clocks that are applied to them. The transmit side elastic store can be enabled whether the receive elastic store is enabled or disabled and vice versa. Also, each elastic store can interface to either a 1.544 MHz or 2.048 MHz backplane without regard to the backplane rate the other elastic store is interfacing.

## **10.1 RECEIVE SIDE**

If the receive side elastic store is enabled (RCR2.1=1), then the user must provide either a 1.544 MHz (RCR2.2 =0) or 2.048 MHz (RCR2.2=1) clock at the RSYSCLK pin. The user has the option of either providing a frame/multiframe sync at the RSYNC pin (RCR1.5=1) or having the RSYNC pin provide a pulse on frame/multiframe boundaries (RCR1.5=0). If the user wishes to obtain pulses at the frame boundary, then RCR1.6 must be set to 0; if the user wishes to have pulses occur at the multiframe boundary, then RCR1.6 must be set to 1. The DS2154 will always indicate frame boundaries via the RFSYNC output whether the elastic store is enabled or not. If the elastic store is enabled, then either CAS (RCR1.7=0) or CRC4 (RCR1.7=1) multiframe boundaries will be indicated via the RMSYNC output. If the user selects to apply a 1.544 MHz clock to the RSYSCLK pin, then every fourth channel of the received E1 data will be deleted and an F-bit position (which will be forced to 1) will be inserted. Hence Channels 1, 5, 9, 13, 17, 21, 25, and 29 (timeslots 0, 4, 8, 12, 16, 20, 24, and 28) will be deleted from the received E1 data stream. Also, in 1.544 MHz applications, the RCHBLK output will not be active in Channels 25 through 32 (or in other words, RCBR4 is not active). See Section 13 for timing details. If the 512-bit elastic buffer either fills or empties, a controlled slip will occur. If the buffer empties, then a full frame of data (256-bits) will be repeated at RSER and the SR1.4 and RIR.3 bits will be set to a 1. If the buffer fills, then a full frame of data will be deleted and the SR1.4 and RIR.4 bits will be set to a 1.

#### **10.2 TRANSMIT SIDE**

The operation of the transmit elastic store is very similar to the receive side. The transmit side elastic store is enabled via CCR3.7. A 1.544 MHz (CCR3.1=0) or 2.048 MHz (CCR3.1=1) clock can be applied to the TSYSCLK input. The TSYSCLK can be a bursty clock with rates up to 8.192 MHz. If the user selects to apply a 1.544 MHz clock to the TSYSCLK pin, then the data sampled at TSER will be stuffed with 8 empty channels. The user must supply an 8 kHz frame sync pulse to the TSSYNC input. See Section 13 for timing details. Controlled slips in the transmit elastic store are reported in the SR2.0 bit and the direction of the slip is reported in the RIR.6 and RIR.7 bits.

#### 11.0 ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION

The DS2154 provides for access to both the Sa and the Si bits via three different methods. The first is via a hardware scheme using the RLINK/RLCLK and TLINK/ TLCLK pins. The first method is discussed in Section 11.1. The second involves using the internal RAF/RNAF and TAF/TNAF registers and is discussed in Section 11.2 The third method which is covered in Section 11.3 involves an expanded version of the second method and is one of the features added to the DS2154 from the original DS2153 definition.

#### **11.1 HARDWARE SCHEME**

On the receive side, all of the received data is reported at the RLINK pin. Via RCR2, the user can control the RLCLK pin to pulse during any combination of Sa bits. This allows the user to create a clock that can be used to capture the needed Sa bits. If RSYNC is programmed to output a frame boundary, it will identify the Si bits. See Section 13 for detailed timing.

On the transmit side, the individual Sa bits can be either sourced from the internal TNAF register (see Section 11.2 for details) or from the external TLINK pin. Via TCR2, the DS2154 can be programmed to source any combination of the additional bits from the TLINK pin. If the user wishes to pass the Sa bits through the DS2154 without them being altered, then the device should be set up to source all five Sa bits via the TLINK pin and the TLINK pin should be tied to the TSER pin. Si bits can be inserted through the TSER pin via the clearing of the TCR1.3 bit. Please see the timing diagrams and the transmit data flow diagram in Section 13 for examples.

#### **11.2 INTERNAL REGISTER SCHEME BASED ON DOUBLE-FRAME**

On the receive side, the RAF and RNAF registers will always report the data as it received in the Additional and International bit locations. The RAF and RNAF registers are updated with the setting of the Receive Align Frame bit in Status Register 2 (SR2.6). The host can use the SR2.6 bit to know when to read the RAF and RNAF registers. It has 250 us to retrieve the data before it is lost.

On the transmit side, data is sampled from the TAF and TNAF registers with the setting of the Transmit Align Frame bit in Status Register 2 (SR2.3). The host can use the SR2.3 bit to know when to update the TAF and TNAF registers. It has 250 us to update the data or else the old data will be retransmitted. Data in the Si bit position will be overwritten if either the DS2154 is programmed: (1) to source the Si bits from the TSER pin, (2) in the CRC4 mode, or (3) have automatic E-bit insertion enabled. Data in the Sa bit position will be overwritten if any of the TCR2.3 to TCR2.7 bits are set to 1 (please see Section 11.1 for details). Please see the register descriptions for TCR1 and TCR2 and the Transmit Data Flow diagram in Section 13 for more details.

ISB)		ALIGN FR					(LSB)
Si	0	0	1	1	0	1	1
SYI	MBOL	POSITION	NAME AN	D DESCRIP	TION		
	Si	RAF.7	Internation	nal Bit.			
	0	RAF.6	Frame Alig	gnment Signa	l Bit.		
	0	RAF.5	Frame Alig	nment Signa	l Bit.		
	1	RAF.4	Frame Alig	nment Signa	l Bit.		
	1	RAF.3	Frame Alig	gnment Signa	l Bit.		
	0	RAF.2	Frame Alig	nment Signa	l Bit.		
	1	RAF.1	Frame Alig	gnment Signa	l Bit.		
	1	RAF.0	Frame Alig	nment Signa	l Bit.		

# RNAF: RECEIVE NON-ALIGN FRAME REGISTER (Address=1F Hex)

(MSB)					,	,	(LSB)
Si	1	А	Sa4	Sa5	Sa6	Sa7	Sa8
SY	MBOL P	OSITION	NAME AND	DESCRIP	TION		
	Si	RNAF.7	Internationa	l Bit.			
	1	RNAF.6	Frame Non-	Alignment S	ignal Bit.		
	А	RNAF.5	Remote Ala	rm.			
	Sa4	RNAF.4	Additional <b>B</b>	Bit 4.			
	Sa5	RNAF.3	Additional E	Bit 5.			
	Sa6	RNAF.2	Additional <b>B</b>	Bit 6.			
	Sa7	RNAF.1	Additional <b>B</b>	Bit 7.			
	Sa8	RNAF.0	Additional <b>B</b>	Bit 8.			

TAF: TRANSMIT ALIGN FRAME REGISTER (Address=20 Hex)							
(MSB)				·			(LSB)
Si	0	0	1	1	0	1	1

[Must be programmed with the 7-bit FAS word; the DS2154 does not automatically set these bits]

SYMBOL	POSITION	NAME AND DESCRIPTION
Si	TAF.7	International Bit.
0	TAF.6	Frame Alignment Signal Bit.
0	TAF.5	Frame Alignment Signal Bit.
1	TAF.4	Frame Alignment Signal Bit.
1	TAF.3	Frame Alignment Signal Bit.
0	TAF.2	Frame Alignment Signal Bit.
1	TAF.1	Frame Alignment Signal Bit.
1	TAF.0	Frame Alignment Signal Bit.

# TNAF: TRANSMIT NON-ALIGN FRAME REGISTER (Address=21 Hex) (MSB)

(MSB)					-		(LSB)
Si	1	А	Sa4	Sa5	Sa6	Sa7	Sa8

[Bit 2 must be programmed to 1; the DS2154 does not automatically set this bit]

SYMBOL	POSITION	NAME AND DESCRIPTION
Si	TNAF.7	International Bit.
1	TNAF.6	Frame Non-Alignment Signal Bit.
А	TNAF.5	Remote Alarm (used to transmit the alarm).
Sa4	TNAF.4	Additional Bit 4.
Sa5	TNAF.3	Additional Bit 5.
Sa6	TNAF.2	Additional Bit 6.
Sa7	TNAF.1	Additional Bit 7.
Sa8	TNAF.0	Additional Bit 8.

#### **11.3 INTERNAL REGISTER SCHEME BASED ON CRC4 MULTIFRAME**

On the receive side, there is a set of eight registers (RSiAF, RSiNAF, RRA, RSa4 to RSa8) that report the Si and Sa bits as they are received. These registers are updated with the setting of the Receive CRC4 Multiframe bit in Status Register 2 (SR2.1). The host can use the SR2.1 bit to know when to read these registers. The user has 2 ms to retrieve the data before it is lost. The MSB of each register is the first received. Please see the register descriptions below and the Transmit Data Flow diagram in Section 13 for more details.

On the transmit side, there is also a set of eight registers (TSiAF, TSiNAF, TRA, TSa4 to TSa8) that can be programmed to insert both Si and Sa data via the Transmit Sa Bit Control Register (TSaCR). Data is sampled from these registers with the setting of the Transmit Multiframe bit in Status Register 2 (SR2.5). The host can use the SR2.5 bit to know when to update these registers. It has 2 ms to update the data or else the old data will be retransmitted. The MSB of each register is the first bit transmitted. Please see the register descriptions below and the Transmit Data Flow diagram in Section 13 for more details.

REGISTER NAME	ADDRESS (HEX)	FUNCTION
RSiAF	58	The 8 Si bits in the align frame
RSiNAF	59	The 8 Si bits in the non-align frame
RRA	5A	The 8 reportings of the receive remote alarm (RA)
RSa4	5B	The 8 Sa4 reported in each CRC4 multiframe
RSa5	5C	The 8 Sa5 reported in each CRC4 multiframe
RSa6	5D	The 8 Sa6 reported in each CRC4 multiframe
RSa7	5E	The 8 Sa7 reported in each CRC4 multiframe
RSa8	5F	The eight Sa8 reported in each CRC4 multiframe
TSiAF	50	The 8 Si bits to be inserted into the align frame
TSiNAF	51	The 8 Si bits to be inserted into the non-align frame
TRA	52	The 8 settings of remote alarm (RA)
TSa4	53	The 8 Sa4 settings in each CRC4 multiframe
TSa5	54	The 8 Sa5 settings in each CRC4 multiframe
TSa6	55	The 8 Sa6 settings in each CRC4 multiframe
TSa7	56	The 8 Sa7 settings in each CRC4 multiframe
TSa8	57	The 8 Sa8 settings in each CRC4 multiframe

TSaCR: T (MSB)	RAN	SMIT	Sa Bl	T CONTROI	REGISTE	R (Addres	s=1C Hex)	(LSB)
SiAF	SiN	IAF	RA	Sa4	Sa5	Sa6	Sa7	Sa8
SYM	BOL	POS	ITION	NAME AND	DESCRIPTIO	DN		
SiAF TSaCR.7 International Bit in Align Frame Insertion Contro 0=do not insert data from the TSiAF register into the stream 1=insert data from the TSiAF register into the transm			ter into the tra	nsmit data				
SiN	SiNAF TSaCR.6 <b>International Bit in Non-Align Frame Insertion Control</b> 0=do not insert data from the TSiNAF register into the trans stream 1=insert data from the TSiNAF register into the transmit dat				ransmit data			
R	A	TSa	CR.5	Remote Alarm 0=do not inser stream 1=insert data f	t data from the	TRA register		
Sa	14	TSa	CR.4	Additional Bi 0=do not inser stream 1=insert data f	t data from the	TSa4 register		
Sa	15	TSa	CR.3	Additional Bit 0=do not inser stream 1=insert data f	t data from the	TSa5 register		
Sa	16	TSa	CR.2	Additional Bi 0=do not inser stream 1=insert data f	t data from the	TSa6 registe		
Sa	n7	TSa	CR.1	Additional Bir 0=do not inser stream 1=insert data f	t data from the	TSa7 registe		
Sa	18	TSa	CR.0	Additional Bi 0=do not inser stream 1=insert data f	t data from the	TSa8 registe		

#### **12.0 LINE INTERFACE FUNCTIONS**

The line interface function in the DS2154 contains three sections: (1) the receiver which handles clock and data recovery; (2) the transmitter which waveshapes and drives the E1 line; and (3) the jitter attenuator. Each of these three sections is controlled by the Line Interface Control Register (LICR) which is described below.

## LICR: LINE INTERFACE CONTROL REGISTER (Address=18 Hex)

(MSB)				-	```		,	(LSB)
L2	L1	LO	EGL	JAS	JABDS	DJA	TPD	LICR
S	YMBOL	POSITION	NAN	IE AND D	ESCRIPTIO	DN		
	L2	LICR.7	<b>Line</b> 12-2.		t Bit 2. Tra	nsmit wave	shape setting	g; see Table
	L1	LICR.6	<b>Line</b> 12-2.		t Bit 1. Tra	nsmit wave	shape setting	g; see Table
	LO	LICR.5	<b>Line</b> 12-2.		t Bit 0. Tra	nsmit wave	shape setting	g; see Table
	EGL	LICR.4	<b>Rece</b> 0=-11 1=-41	2 dB	zer Gain Liı	nit.		
	JAS	LICR.3	0=pla	•	or Select. r attenuator o r attenuator o			
j	JABDS	LICR.2	0=12	8-bits	or Buffer De	-		
	DJA	LICR.1	0=jit	<b>ble Jitter</b> A ter attenuat ter attenuat				
	TPD	LICR.0	0=no 1=po		nitter operati		3-states the	e TTIP and

#### **12.1 RECEIVE CLOCK AND DATA RECOVERY**

The DS2154 contains a digital clock recovery system. See the DS2154 Block Diagram in Section 1 and Figure 12-1 for more details. The DS2154 couples to the receive E1 shielded twisted pair or COAX via a 1:1 transformer. See Table 12-3 for transformer details. The 2.048 MHz clock attached at the MCLK pin is internally multiplied by 16 via an internal PLL and fed to the clock recovery system. The clock recovery system uses the clock from the PLL circuit to form a 16 times oversampler which is used to

recover the clock and data. This oversampling technique offers outstanding jitter tolerance (see Figure 12-2).

Normally, the clock that is output at the RCLKO pin is the recovered clock from the E1 AMI/HDB3 waveform presented at the RTIP and RRING inputs. When no AMI signal is present at RTIP and RRING, a Receive Carrier Loss (RCL) condition will occur and the RCLKO will be sourced from the clock applied at the MCLK pin. If the jitter attenuator is either placed in the transmit path or is disabled, the RCLKO output can exhibit slightly shorter high cycles of the clock. This is due to the highly oversampled digital clock recovery circuitry. If the jitter attenuator is placed in the receive path (as is the case in most applications), the jitter attenuator restores the RCLK to being close to 50% duty cycle. Please see the Receive AC Timing Characteristics in Section 14 for more details.

## **12.2 TRANSMIT WAVESHAPING AND LINE DRIVING**

The DS2154 uses a set of laser-trimmed delay lines along with a precision Digital-to-Analog Converter (DAC) to create the waveforms that are transmitted onto the E1 line. The waveforms created by the DS2154 meet the ITU G.703 specifications. See Figure 12-3. The user will select which waveform is to be generated by properly programming the L2/L1/L0 bits in the Line Interface Control Register (LICR). The DS2154 can be set up in a number of various configurations depending on the application. See Table 12-2 and Figure 12-1.

LLL 210	APPLICATION	TRANSFORMER	RETURN LOSS	RT (SEE FIGURE 12-1)
000	75 ohms normal (See Note 1)	1:1.15 step-up	NM	0 ohms
001	120 ohms normal	1:1.15 step-up	NM	0 ohms
010	75 ohms w/ protection resistors	1:1.15 step-up	NM	8.2 ohms
011	120 ohms w/ protection resistors	1:1.15 step-up	NM	8.2 ohms
100	75 ohms w/ high return loss	1:1.15 step-up	21dB	27 ohms
110	75 ohms w/ high return loss	1:1.36 step-up	21dB	18 ohms
100	120 ohms w/ high return loss	1:1.36 step-up	21dB	27 ohms

#### LINE BUILD OUT SELECT IN LICR Table 12-2

#### NOTE:

1. This LBO is not recommended for use in the A2 revision of the DS2154.


Due to the nature of the design of the transmitter in the DS2154, very little jitter (less then 0.005 UIpp broadband from 10 Hz to 100 kHz) is added to the jitter present on TCLK. Also, the waveforms that they create are independent of the duty cycle of TCLK. The transmitter in the DS2154 couples to the E1 transmit shielded twisted pair or COAX via a 1:1.15 or 1:1.36 step up transformer as shown in Figure 12-1. In order for the devices to create the proper waveforms, this transformer used must meet the specifications listed in Table 12-3 The line driver in the DS2154 contains a current limiter that will prevent more than 50 mA (rms) from being sourced in a 1 ohm load.

#### TRANSFORMER SPECIFICATIONS Table 12-3

SPECIFICATION	RECOMMENDED VALUE
Turns Ratio	1:1 (receive) and 1:1.15 or 1:1.36 (transmit) ± 5%
Primary Inductance	600 uH minimum
Leakage Inductance	1.0 uH maximum
Intertwining Capacitance	40 pF maximum
DC Resistance	1.2 ohms maximum

#### **12.3 JITTER ATTENUATOR**


The DS2154 contains an onboard jitter attenuator that can be set to a depth of either 32 or 128 bits via the JABDS bit in the Line Interface Control Register (LICR). The 128-bit mode is used in applications where large excursions of wander are expected. The 32-bit mode is used in delay sensitive applications. The characteristics of the attenuation are shown in Figure 12-4. The jitter attenuator can be placed in either the receive path or the transmit path by appropriately setting or clearing the JAS bit in the LICR. Also, the jitter attenuator can be disabled (in effect, removed) by setting the DJA bit in the LICR. In order for the jitter attenuator to operate properly, a 2.048 MHz clock (±50 ppm) must be applied at the MCLK pin or a crystal with similar characteristics must be applied across the MCLK and XTALD pins. If a crystal is applied across the MCLK and XTALD pins, then capacitors should be placed from each leg of the crystal to ground as shown in Figure 12-1. Onboard circuitry adjusts either the recovered clock from the clock/data recovery block or the clock applied at the TCLKI pin to create a smooth jitter-free clock which is used to clock data out of the jitter attenuator FIFO. It is acceptable to provide a gapped/bursty clock at the TCLKI pin if the jitter attenuator is placed on the transmit side. If the incoming jitter exceeds either 120 UIpp (buffer depth is 128 bits) or 28 UIpp (buffer depth is 32 bits), then the DS2154 will divide the internal nominal 32.768 MHz clock by either 15 or 17 instead of the normal 16 to keep the buffer from overflowing. When the device divides by either 15 or 17, it also sets the Jitter Attenuator Limit Trip (JALT) bit in the Receive Information Register (RIR.5).




#### DS2154 EXTERNAL ANALOG CONNECTIONS Figure 12-1

- 1. All resistor values are  $\pm 1\%$ .
- 2. The Rt resistors are used to increase the transmitter return loss or to protect the device from over-voltage.
- 3. The Rr resistors are used to terminate the receive E1 line.
- 4. For 75-ohm termination, Rr=37.5 ohms; for 120-ohm termination Rr=60 ohm.
- 5. See the separate Application Note for details on how to construct a protected interface.
- 6. Either a crystal can be applied across the MCLK and XTALD pins or a TTL level clock can be applied to just MCLK.
- 7. C1 and C2 should be 5 pF lower than two times the nominal loading capacitance of the crystal to adjust for the input capacitance of the DS2154.


# DS2154 JITTER TOLERANCE Figure 12-2




DS2154 TRANSMIT WAVEFORM TEMPLATE Figure 12-3



# DS2154 JITTER ATTENUATION Figure 12-4




# 13.0 TIMING DIAGRAMS/SYNC FLOWCHART/TRANSMIT DATA FLOW DIAGRAM RECEIVE SIDE TIMING Figure 13-1



- 1. RSYNC in the frame mode (RCR1.6=0).
- 2. RSYNC in the multiframe mode (RCR1.6=1).
- 3. RLCLK is programmed to pulse high during the Sa4 bit position.
- 4. RLINK will always output all 5 Sa bits as well as the rest of the receive data stream.
- 5. This diagram assumes the CAS MF begins with the FAS word.

#### RECEIVE SIDE BOUNDARY TIMING (WITH ELASTIC STORE DISABLED) Figure 13-2



## NOTES:

- 1. RCHBLK is programmed to block Channel 2.
- 2. RLCLK is programmed to pulse high during the Sa4 bits position.
- 3. Shown is a non-align frame boundary.
- 4. RSIG normally contains the CAS multiframe alignment nibble (0000) in Channel 1.

## **RECEIVE SIDE 1.544 MHz BOUNDARY TIMING** (WITH ELASTIC STORE ENABLED) Figure 13-3

CHANNEL 23/31 RSER <sup>1</sup>	CHANNEL 24/32 CHANNEL 1/2
RSYNC <sup>2/</sup>	
RSYNC <sup>3</sup>	
RCHCLK	
RCHBLK <sup>4</sup>	· ·

- 1. Data from the E1 Channels 1, 5, 9, 13, 17, 21, 25, and 29 is dropped (Channel 2 from the E1 link is mapped to Channel 1 of the T1 link, etc.) and the F-bit position is added (forced to 1).
- 2. RSYNC is in the output mode (RCR1.5=0).
- 3. RSYNC is in the input mode (RCR1.5=1).
- 4. RCHBLK is programmed to block Channel 24.


#### **RECEIVE SIDE 2.048 MHz BOUNDARY TIMING** (WITH ELASTIC STORE ENABLED) Figure 13-4

RSYSCLK		CHANNEL 32	
RSYNC <sup>1</sup> / RMSYNC —			
RSYNC <sup>2</sup>			177
RSIG	CHANNEL 31	CHANNEL 32	CHANNEL 1
RCHCLK			
RCHBLK <sup>3</sup>			

#### NOTES:

- 1. RSYNC is in the output mode (RCR1.5=0).
- 2. RSYNC is in the input mode (RCR1.5=1).
- 3. RCHBLK is programmed to block Channel 1.
- 4. RSIG normally contains the CAS multiframe alignment nibble (0000) in Channel 1.

## TRANSMIT SIDE TIMING Figure 13-5



- 1. TSYNC in the frame mode (TCR1.1=0).
- 2. TSYNC in the multiframe mode (TCR1.1=1).
- 3. TLINK is programmed to source only the Sa4 bit.
- 4. This diagram assumes both the CAS MF and the CRC4 begin with the align frame.


#### TRANSMIT SIDE BOUNDARY TIMING Figure 13-6

TCLK         CHANNEL 1         CHANNEL 2           TSER         X
TSYNC <sup>1</sup> / TFSYNC
TSYNC <sup>2</sup>
TSIG CANNEL 32 CHANNEL 1 CHANNEL 2 TSIG C D A C D
TCHBLK <sup>3</sup>
TLINK <sup>4</sup> Don't Care Don't Care

## NOTES:


- 1. TSYNC is in the input mode (TCR1.0=0).
- 2. TSYNC is in the output mode (TCR1.0=1).
- 3. TCHBLK is programmed to block Channel 2.
- 4. TLINK is programmed to source the Sa4 bits.
- 5. The signaling data at TSIG during Channel 1 is normally overwritten in the transmit formatter with the CAS multiframe alignment nibble (0000).
- 6. Shown is a non-align frame boundary.

## TRANSMIT SIDE 1.544 MHz BOUNDARY TIMING (WITH ELASTIC STORE ENABLED) Figure 13-7



- 1. TCHBLK is programmed to block Channel 23.
- 2. The F-bit position is ignored by the DS2154.


TRANSMIT SIDE 2.048 MHz (WITH ELASTIC STORE ENABLED) Figure 13-8



## NOTE:

1. TCHBLK is programmed to block Channel 31.


## G.802 TIMING Figure 13-9




## NOTE:

1. RCHBLK or TCHBLK is programmed to pulse high during timeslots 1 to 15, 17 to 25, and during bit 1 of timeslot 26.

# DS2154 SYNCHRONIZATION FLOWCHART Figure 13-10



### DS2154 TRANSMIT DATA FLOW Figure 13-11



- 1. TCLK Should be tied to RCLK and TSYNC should be tied to RFSYNC for data to be properly sourced from RSER.
- 2. Auto Remote Alarm if enabled will only overwrite bit 3 of timeslot 0 in the Non Align Frames if the alarm needs to be sent.

# 14.0 A. C. AND D. C. CHARACTERISTICS

### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Any Pin Relative to Ground	
-1.0V to +7.0V	
Operating Temperature for DS2154L	
0°C to 70°C	
Operating Temperature for DS2154LN	
-40°C to +85°C	
Storage Temperature	
Soldering Temperature	
260°C for 10 seconds	

\* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

#### RECOMMENDED DC OPERATING CONDITIONS

# (0°C to 70°C for DS2154L;

OPERATING CONDITIONS	OPERATING CONDITIONS -40°C to +85°C for DS2154Liv			(154LIN)		
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Logic 1	V <sub>IH</sub>	2.0		V <sub>DD</sub> +0.3	V	
Logic 0	V <sub>IL</sub>	-0.3		+0.8	V	
Supply	V <sub>DD</sub>	4.75		5.25	V	1

CAPACITANCE

(t<sub>A</sub>=25°C)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Capacitance	C <sub>IN</sub>		5		pF	
Output Capacitance	C <sub>OUT</sub>		7		pF	

	(0°	°C to 70	)°C; V <sub>D</sub>	$_{\text{DD}}$ =5V ± 5	5% for D	S2154L;
DC CHARACTERISTICS	-40°C to +85°C; $V_{DD}$ =5V ± 5% for DS2154LN)					
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Supply Current @ 5V	I <sub>DD</sub>		75		mA	2
Input Leakage	$I_{\mathrm{IL}}$	-1.0		+1.0	μΑ	3
Output Leakage	I <sub>LO</sub>			1.0	μΑ	4
Output Current (2.4V)	I <sub>OH</sub>	-1.0			mA	

Output Current (0.4V)	I <sub>OL</sub>	+4.0			mA	
-----------------------	-----------------	------	--	--	----	--

- 1. Applies to RVDD, TVDD, and DVDD.
- 2. TCLK=RCLK=TSYSCLK=RSYSCLK=2.048 MHz; outputs open circuited.
- 3.  $0.0V < V_{IN} < V_{DD}$ .
- 4. Applied to  $\overline{\text{INT}}$  when 3-stated.

AC CHARACTERISTICS - MULTIPLEXED PARALLEL	(0° <b>(</b>	C to 70°	°C; V <sub>DD</sub>	=5V ± 59	% for DS	2154L;
PORT (MUX=1)	-40°C to	o +85°C	C; V <sub>DD</sub> =	5V ± 5%	for DS2	2154LN)
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Cycle Time	t <sub>CYC</sub>	200			ns	
Pulse Width, DS low or $\overline{RD}$ high	$PW_{EL}$	100			ns	
Pulse Width, DS high or $\overline{RD}$ low	$\mathrm{PW}_{\mathrm{EH}}$	100			ns	
Input Rise/Fall times	t <sub>R</sub> , t <sub>F</sub>			20	ns	
$R/\overline{W}$ Hold Times	t <sub>RWH</sub>	10			ns	
$R/\overline{W}$ Set Up time before DS high	t <sub>RWS</sub>	50			ns	
$\overline{\text{CS}}$ Set Up time before DS, $\overline{\text{WR}}$ , or $\overline{\text{RD}}$ active	t <sub>CS</sub>	20			ns	
$\overline{CS}$ Hold Time	t <sub>CH</sub>	0			ns	
Read Data Hold time	t <sub>DHR</sub>	10		50	ns	
Write Data Hold time	t <sub>DHW</sub>	0			ns	
Muxed Address valid to AS or ALE fall	t <sub>ASL</sub>	15			ns	
Muxed Address Hold time	t <sub>AHL</sub>	10			ns	
Delay time DS, $\overline{WR}$ or $\overline{RD}$ to AS or ALE rise	t <sub>ASD</sub>	20			ns	
Pulse Width AS or ALE high	PW <sub>ASH</sub>	30			ns	
Delay time, AS or ALE to DS, $\overline{WR}$ or $\overline{RD}$	t <sub>ASED</sub>	10			ns	
Output Data Delay time from DS or $\overline{RD}$	t <sub>DDR</sub>	20		80	ns	
Data Set Up time	t <sub>DSW</sub>	50			ns	


See Figures 14-1 to 14-3 for details.

AC CHARACTERISTICS - RECEIVE SIDE	(0°C to 70°C; $V_{DD}$ =5V ± 5% for DS2154L; -40°C to +85°C; $V_{DD}$ =5V ± 5% for DS2154LN)					
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
RCLKO Period	t <sub>LP</sub>		488		ns	
RCLKO Pulse Width	t <sub>LH</sub>	200	244		ns	1
	t <sub>LL</sub>	200	244		ns	1
RCLKO Pulse Width	t <sub>LH</sub>	150	244		ns	2
	t <sub>CL</sub>	150	244		ns	2
RCLKI Period	t <sub>CP</sub>		488		ns	
RCLKI Pulse Width	t <sub>CH</sub>	75			ns	
	t <sub>CL</sub>	75			ns	
RSYSCLK Period	t <sub>SP</sub>	122	648		ns	3
	t <sub>SP</sub>	122	488		ns	4
RSYSCLK Pulse Width	t <sub>SH</sub>	50			ns	
	t <sub>SL</sub>	50			ns	
RSYNC Set Up to RSYSCLK Falling	t <sub>SU</sub>	20		t <sub>SH</sub> -5	ns	
RSYNC Pulse Width	t <sub>PW</sub>	50			ns	
RPOSI/RNEGI Set Up to RCLKI Falling	t <sub>SU</sub>	20			ns	
RPOSI/RNEGI Hold From RCLKI Falling	t <sub>HD</sub>	20			ns	
RSYSCLK/RCLKI Rise and Fall Times	t <sub>R</sub> , t <sub>F</sub>			25	ns	
Delay RCLKO to RPOSO, RNEGO Valid	t <sub>DD</sub>			50	ns	
Delay RCLK to RSER, RDATA, RSIG, RLINK Valid	t <sub>D1</sub>			50	ns	
Delay RCLK to RCHCLK, RSYNC, RCHBLK, RFSYNC, RLCLK	t <sub>D2</sub>			50	ns	
Delay RSYSCLK to RSER, RSIG Valid	t <sub>D3</sub>			50	ns	
Delay RSYSCLK to RCHCLK, RCHBLK, RMSYNC, RSYNC	t <sub>D4</sub>			50	ns	


See Figures 14-4 to 14-6 for details.

- 1. Jitter attenuator enabled in the receive path.
- 2. Jitter attenuator disabled or enabled in the transmit path.
- 3. RSYSCLK=1.544 MHz.
- 4. RSYSCLK=2.048 MHz.


# INTEL BUS READ AC TIMING (BTS=0/MUX=1) Figure 14-1




# INTEL BUS WRITE AC TIMING (BTS=0/MUX=1) Figure 14-2



# MOTOROLA BUS AC TIMING (BTS=1/MUX=1) Figure 14-3



#### **RECEIVE SIDE AC TIMING** Figure 14-4




- 1. RSYNC is in the output mode (RCR1.5=0).
- 2. RLCLK will only pulse high during Sa bit locations as defined in RCR2; no relationship between RLCLK and RSYNC or RFSYNC is implied.

AC CHARACTERISTICS -	(0°C to 70°C; $V_{DD}$ =5V ± 5% for DS2154L;					
TRANSMIT SIDE	-40°C to	<mark>⊳ +85°C</mark>	; V <sub>DD</sub> =	<u>5V ± 5%</u>	for DS2	154LN)
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
TCLK Period	t <sub>CP</sub>		488		ns	
TCLK Pulse Width	t <sub>CH</sub>	75			ns	
	t <sub>CL</sub>	75			ns	
TCLKI Period	t <sub>LP</sub>		488		ns	
TCLKI Pulse Width	t <sub>LH</sub>	75			ns	
	t <sub>LL</sub>	75				
TSYSCLK Period	t <sub>SP</sub>	122	648		ns	1
	t <sub>SP</sub>	122	448		ns	2
TSYSCLK Pulse Width	t <sub>SH</sub>	50			ns	
	t <sub>SL</sub>	50			ns	
TSYNC or TSSYNC Set Up toTCLK or	t <sub>SU</sub>	20		t <sub>CH</sub> -5 or	ns	
TSYSCLK falling				t <sub>SH</sub> -5		
TSYNC or TSSYNC Pulse Width	t <sub>PW</sub>	50			ns	
TSER, TSIG, TDATA, TLINK, TPOSI, TNEGI Set Up to TCLK, TSYSCLK, TCLKI Falling	t <sub>SU</sub>	20			ns	
TSER, TSIG, TDATA, TLINK, TPOSI, TNEGI Hold from TCLK, TSYSCLK, TCLKI Falling	t <sub>HD</sub>	20			ns	
TCLK, TCLKI, or TSYSCLK Rise and Fall Times	t <sub>R</sub> , t <sub>F</sub>			25	ns	
Delay TCLKO to TPOSO, TNEGO Valid	t <sub>DD</sub>			50	ns	
Delay TCLK to TESO Valid	t <sub>D1</sub>			50	ns	
Delay TCLK to TCHBLK, TCHBLK, TSYNC, TLCLK	t <sub>D2</sub>			50	ns	
Delay TSYSCLK to TCHCLK, TCHBLK	t <sub>D3</sub>			75	ns	

See Figures 14-7 to 14-9 for details.

- 1. TSYSCLK=1.544 MHz.
- 2. TSYSCLK=2.048 MHz.


# **RECEIVE SYSTEM SIDE AC TIMING** Figure 14-5




### NOTES:

- 1. RSYNC is in the output mode (RCR1.5=0).
- 2. RSYNC is in the input mode (RCR1.5=1).

### **RECEIVE LINE INTERFACE AC TIMING** Figure 14-6




### TRANSMIT SIDE AC TIMING Figure 14-7



- 1. TSYNC is in the output mode (TCR1.0=1).
- 2. TSYNC is in the input mode (TCR1.0=0).
- 3. TSER is sampled on the falling edge of TCLK when the transmit side elastic store is disabled.
- 4. TCHCLK and TCHBLK are synchronous with TCLK when the transmit side elastic store is disabled.
- 5. TLINK is only sampled during Sa bit locations as defined in TCR2; no relationship between TLCLK/TLINK and TSYNC is implied.


# TRANSMIT SYSTEM SIDE AC TIMING Figure 14-8



#### NOTES:

- 1. TSER is only sampled on the falling edge of TSYSCLK when the transmit side elastic store is enabled.
- 2. TCHCLK and TCHBLK are synchronous with TSYSCLK when the transmit side elastic store is enabled.

## TRANSMIT LINE INTERFACE SIDE AC TIMING Figure 14-9




### AC CHARACTERISTICS -NON-MULTIPLEXED PARALLEL (0°C to 70°C; $V_{DD}=5V \pm 5\%$ for DS2154T; PORT (MUX=0) -40°C to +85°C; $V_{DD}=5V \pm 5\%$ for DS2154TN)


	$-40^{\circ}$ C to $+85^{\circ}$ C; V <sub>DD</sub> =5V $\pm$ 5% for DS2154 IN)					
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Set Up Time for A0 to A7 Valid to $\overline{CS}$ Active	t1	0			ns	
Set Up Time for $\overline{CS}$ Active to either $\overline{RD}$ , $\overline{WR}$ , or $\overline{DS}$ Active	t2	0			ns	
Delay Time from either $\overline{RD}$ or $\overline{DS}$ Active to Data Valid	t3			75	ns	
Hold Time from either $\overline{RD}$ , $\overline{WR}$ , or $\overline{DS}$ Inactive to CS Inactive	t4	0			ns	
Hold Time from $\overline{CS}$ Inactive to Data Bus 3-state	t5	5		20	ns	
Wait Time from either $\overline{WR}$ or $\overline{DS}$ Active to Latch Data	t6	75			ns	
Data Set Up Time to either $\overline{WR}$ or $\overline{DS}$ Inactive	t7	10			ns	
Data Hold Time from either $\overline{WR}$ or $\overline{DS}$ Inactive	t8	10			ns	
Address Hold from either $\overline{WR}$ or $\overline{DS}$ Inactive	t9	10			ns	

See Figures 14-10 to 14-13 for details.


## INTEL BUS READ AC TIMING (BTS=0/MUX=0) Figure 14-10



# **INTEL BUS WRITE AC TIMING (BTS=0/MUX=0)** Figure 14-11




### MOTOROLA BUS READ AC TIMING (BTS=1/MUX=0) Figure 14-12




### MOTOROLA BUS WRITE AC TIMING (BTS=1/MUX=0) Figure 14-13

### **DS2154 100-PIN LQFP**



- 1. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH, BUT DO NOT INCLUDE MOLD PROTRUSION; ALLOWABLE PROTRUSION IS 0.25 MM PER SIDE.
- △ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- 3. ALLOWABLE DAMBAR PROTRUSION IS 0.08 MM TOTAL IN EXCESS OF THE b DIMENSION; PROTRUSION NOT TO BE LOCATED ON LOWER RADIUS OR FOOT OF LEAD.
- 4. ALL DIMENSIONS ARE IN MILLIMETERS.



DETAIL A

PKG	100-PIN			
DIM	MIN	MAX		
Α	-	1.60		
A1	0.05	-		
A2	1.35	1.45		
В	0.17	0.27		
С	0.09	0.20		
D	15.80	16.20		
D1	14.00	BSC		
E	15.80	16.20		
E1	14.00 BSC			
е	0.50 BSC			
L	0.45	0.75		