Features



3.3V Spread-Spectrum EconOscillator

General Description

The DS1086L EconOscillator™ is a 3.3V programmable clock generator that produces a spread-spectrum (dithered) square-wave output of frequencies from 130kHz to 66.6MHz. The selectable dithered output reduces radiated-emission peaks by dithering the frequency 0.5%,1%, 2%, 4%, or 8% below the programmed frequency. The DS1086L has a power-down mode and an output-enable control for power-sensitive applications. All the device settings are stored in nonvolatile (NV) EEPROM memory allowing it to operate in stand-alone applications.

Applications

Printers

Copiers

PCs

Computer Peripherals

Cell Phones

Cable Modems


♦ User-Programmable Square-Wave Generator

- ♦ Frequencies Programmable from 130kHz to 66.6MHz
- ♦ 0.5%, 1%, 2%, 4%, or 8% Selectable Dithered Output
- ♦ Adjustable Dither Rate
- **♦** Glitchless Output-Enable Control
- ♦ 2-Wire Serial Interface
- ♦ Nonvolatile Settings
- ♦ 2.7V to 3.6V Supply
- ♦ No External Timing Components Required
- **♦ Power-Down Mode**
- ♦ 5kHz Master Frequency Step Size
- **♦ EMI Reduction**
- ♦ Industrial Temperature Range: -40°C to +85°C


Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
DS1086LU	-40°C to +85°C	8 μSOP (118 mil)

Typical Operating Circuit



Pin Configuration



EconOscillator is a trademark of Dallas Semiconductor.



ABSOLUTE MAXIMUM RATINGS

Voltage Range on V_{CC} Relative to Ground-0.5V to +6.0V Voltage Range on SPRD, PDN, OE, SDA, and SCL Relative to Ground*-0.5 to (V_{CC} + 0.5V)

Operating Temperature Range-40°C to +85°C Programming Temperature Range0°C to +70°C Storage Temperature Range-55°C to +125°C Soldering TemperatureSee IPC/JEDEC J-STD-020A

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

 $(V_{CC} = 2.7V \text{ to } 3.6V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	Vcc	(Note 1)	2.7	3.3	3.6	V
High-Level Input Voltage (SDA, SCL, SPRD, PDN, OE)	VIH		0.7 x V _{CC}		V _{CC} + 0.3	V
Low-Level Input Voltage (SDA, SCL SPRD, PDN, OE)	V _{IL}		-0.3		0.3 x V _C C	V

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 2.7V \text{ to } 3.6V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
High-Level Output Voltage (OUT)	VoH	I _{OH} = -4mA, V _{CC} = min	2.4			V
Low-Level Output Voltage (OUT)	V _{OL}	I _{OL} = 4mA	0		0.4	V
Low Lovel Output Voltage (SDA)	V _{OL1}	3mA sink current	0		0.4	V
Low-Level Output Voltage (SDA)	V _{OL2}	6mA sink current	0		0.6	V
High-Level Input Current	lін	V _{CC} = 3.6V			1	μΑ
Low-Level Input Current	IլL	$V_{IL} = 0$	-1			μΑ
Supply Current (Active)	Icc	C _L = 15pF (output at default frequency)			10	mA
Standby Current (Power-Down)	Icca	Power-down mode			10	μΑ

^{*}This voltage must not exceed 6.0V.

MASTER OSCILLATOR CHARACTERISTICS

 $(V_{CC} = 2.7V \text{ to } 3.6V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$

Master Oscillator Frequency fosc (Note 2) 33.3 66.6 MHz Default Master Oscillator Frequency Tolerance fo Factory-programmed default 48.65 MHz Master Oscillator Frequency Tolerance Δ0 fo VCC = 3.3V, Take +25°C (Note 3,17) Default frequency(fo) -0.5 +0.5 % Voltage Frequency Variation Δ1 fo Over voltage range, Take +25°C (Note 4) Default frequency -0.75 +0.75 +0.75 % Temperature Frequency Variation Δ1 fo Over temperature range, Vcc = 3.3V (Note 5) Default frequency -0.75 +0.75 +0.75 % Dither Frequency Range (Note 6) Δ1 fo Over temperature range, Vcc = 3.3V (Note 5) Default frequency -0.75 +0.75 % Dither Frequency Range (Note 6) Δ1 fo Over temperature range, Vcc = 3.3V (Note 5) Default frequency -0.75 +0.75 % Dither Frequency Range (Note 6) Prescaler bits JS2, JS1, JS0 = 000 0.5 Prescaler bits JS2, JS1, JS0 = 000 0.5 Prescaler bits JS2, JS1, JS0 = 010 1 Prescaler bits JS2, JS1, JS0 = 101 1 Note Prescaler bits	PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Master Oscillator Frequency	fosc	(Note 2)	33.3		66.6	MHz	
Master Oscillator Frequency A 0 0 0 0 0 0 0 0 0	Default Master Oscillator Frequency	f _O	Factory-programmed	default		48.65		MHz
Tolerance fo (Notes 3,17) DAC step size -0.5 +0.5	, ,	<u>Δf</u> 0		Default frequency(f ₀)	-0.5		+0.5	%
Voltage Frequency Variation fo fo TA = ±25°C (Note 4) DAC step size -0.75 ±0.75 % Temperature Frequency Variation ΔfT fo Ta = ±25°C (Note 4) DAC step size -0.75 ±0.75 ±0.75 % Temperature Frequency Variation ΔfT fo Tange, Vcc = 3.3V (Note 5) Default frequency DAC step size -0.75 ±0.75 % Dither Frequency Range (Note 6) Δf fo Tange, Vcc = 3.3V (Note 5) Prescaler bits JS2, JS1, JS0 = 000 0.5 DAC Step Size DAC Step bits JS2, JS1, JS0 = 001 1 1 Prescaler bits JS2, JS1, JS0 = 010 2 2 % 2 % % * % * % * * * % *	Tolerance	f ₀		DAC step size	-0.5		+0.5	70
Temperature Frequency Variation Temperature Tempera	Voltage Frequency Variation	<u>∆f∨</u>		Default frequency	-0.75		+0.75	%
Temperature Frequency Variation ΔfT fo range, VCC = 3.3V (Note 5) 66.6MHz -2.0 +0.75 % Dither Frequency Range (Note 6) Δf fo Prescaler bits JS2, JS1, JS0 = 000 0.5 Prescaler bits JS2, JS1, JS0 = 000 0.5 Prescaler bits JS2, JS1, JS0 = 001 1 % Integral Nonlinearity of Frequency INL Entire range (Note 7) -0.6 +0.3 % DAC Step Size Δ between two consecutive DAC values (Note 8) 5 kHz DAC Span Frequency range for one offset setting (Table 2) 5.12 MHz DAC Default Factory default register setting 500 decimal Offset Step Size A between two consecutive offset values (Table 2) 2.56 MHz Offset Default OS Factory default OFFSET register setting (5 LSBs of RANGE (5 LSBs of RANGE register)) hex RANGE register) Dither Rate Prescaler bits JS4, JS3 = 00 fo/8192 Hz	voltage i requericy variation	f ₀	$T_A = +25^{\circ}C \text{ (Note 4)}$	DAC step size	-0.75		+0.75	70
The imperature integral by variation Fo Note 5 Stage Stage		A 6-	Over temperature	Default frequency	-2.0		+0.75	
Note 5 33.3MHz	Temperature Frequency Variation		•	66.6MHz	-2.0		+0.75	%
Dither Frequency Range (Note 6) Δf fo Prescaler bits JS2, JS1, JS0 = 001 1 % Prescaler bits JS2, JS1, JS0 = 100 4 % % Prescaler bits JS2, JS1, JS0 = 100 4 % Prescaler bits JS2, JS1, JS0 = 111 8 % Integral Nonlinearity of Frequency INL Entire range (Note 7) -0.6 +0.3 % DAC Step Size Δ between two consecutive DAC values (Note 8) 5 kHz DAC Span Frequency range for one offset setting (Table 2) 5.12 MHz DAC Default Factory default register setting 500 decimal Offset Step Size Δ between two consecutive offset values (Table 2) 2.56 MHz Offset Default OS Factory default OFFSET register setting (5 LSBs of RANGE register) Factory default OFFSET register setting (5 LSBs of RANGE register) hex Dither Rate Prescaler bits JS4, JS3 = 00 fo/8192 Hz		10	(Note 5)	33.3MHz	-2.5		+0.75	
Dither Frequency Range (Note 6) Δf fo Prescaler bits JS2, JS1, JS0 = 010 2 % Prescaler bits JS2, JS1, JS0 = 100 4 4 ** Prescaler bits JS2, JS1, JS0 = 111 8 ** Integral Nonlinearity of Frequency INL Entire range (Note 7) -0.6 +0.3 % DAC Step Size Δ between two consecutive DAC values (Note 8) 5 kHz DAC Span Frequency range for one offset setting (Table 2) 5.12 MHz DAC Default Factory default register setting 500 decimal Offset Step Size Δ between two consecutive offset values (Table 2) 2.56 MHz Offset Default OS Factory default OFFSET register setting (5 LSBs of RANGE (5 LSBs of RANGE register) (5 LSBs of RANGE register) hex Dither Rate Prescaler bits JS4, JS3 = 00 fo/4096 Hz			Prescaler bits JS2, JS	1, JS0 = 000		0.5		
Prescaler bits JS2, JS1, JS0 = 100		<u>Δf</u> f ₀	Prescaler bits JS2, JS		1			
Prescaler bits JS2, JS1, JS0 = 100	Dither Frequency Range (Note 6)		Prescaler bits JS2, JS	1, JS0 = 010		2		%
Integral Nonlinearity of Frequency INL Entire range (Note 7) -0.6 +0.3 % DAC Step Size Δ between two consecutive DAC values (Note 8) 5 kHz DAC Span Frequency range for one offset setting (Table 2) 5.12 MHz DAC Default Factory default register setting 500 decimal Offset Step Size Δ between two consecutive offset values (Table 2) 2.56 MHz Offset Default OS Factory default OFFSET register setting (5 LSBs of RANGE (5 LSBs of RANGE register) hex Dither Rate Prescaler bits JS4, JS3 = 00 fo/8192 Hz			Prescaler bits JS2, JS	1, JS0 = 100		4		
DAC Step Size Δ between two consecutive DAC values (Note 8) 5 kHz DAC Span Frequency range for one offset setting (Table 2) 5.12 MHz DAC Default Factory default register setting 500 decimal Offset Step Size Δ between two consecutive offset values (Table 2) 2.56 MHz Offset Default OS Factory default OFFSET register setting (5 LSBs of RANGE register) (5 LSBs of RANGE register) hex Dither Rate Prescaler bits JS4, JS3 = 00 fo/8192 Hz			Prescaler bits JS2, JS		8			
DAC Step Size(Note 8)5kHzDAC SpanFrequency range for one offset setting (Table 2)5.12MHzDAC DefaultFactory default register setting500decimalOffset Step SizeΔ between two consecutive offset values (Table 2)2.56MHzOffset DefaultOSFactory default OFFSET register setting (5 LSBs of RANGE register)(5 LSBs of RANGE register)hexDither RatePrescaler bits JS4, JS3 = 00fo/8192Prescaler bits JS4, JS3 = 01fo/4096Hz	Integral Nonlinearity of Frequency	INL	Entire range (Note 7)	-0.6		+0.3	%	
DAC Span (Table 2) 5.12 MHZ DAC Default Factory default register setting 500 decimal Offset Step Size Δ between two consecutive offset values (Table 2) 2.56 MHz Offset Default OS Factory default OFFSET register setting (5 LSBs of RANGE register) (5 LSBs of RANGE register) hex Dither Rate Prescaler bits JS4, JS3 = 00 fo/8192 Hz	DAC Step Size			cutive DAC values		5		kHz
Offset Step Size Δ between two consecutive offset values (Table 2) 2.56 MHz Offset Default OS Factory default OFFSET register setting (5 LSBs of RANGE register) (5 LSBs of RANGE register) hex Dither Rate Prescaler bits JS4, JS3 = 00 fo/8192 Hz	DAC Span			one offset setting		5.12		MHz
Offset Step Size (Table 2) Offset Default OS Factory default OFFSET register setting (5 LSBs of RANGE register) Prescaler bits JS4, JS3 = 00 Dither Rate OS Factory default OFFSET register setting (5 LSBs of RANGE register) Prescaler bits JS4, JS3 = 00 Fo/8192 Prescaler bits JS4, JS3 = 01 Fo/4096 Hz	DAC Default		Factory default registe	er setting		500		decimal
Offset Default OS Factory default OFFSET register setting (5 LSBs of RANGE register) Prescaler bits JS4, JS3 = 00 Fig/8192 Dither Rate Prescaler bits JS4, JS3 = 01 Factory default OFFSET register setting (5 LSBs of RANGE register) hex Factory default OFFSET register setting (5 LSBs of RANGE register) Prescaler bits JS4, JS3 = 00 Fig/8192 Frescaler bits JS4, JS3 = 01 Fig/84096 Hz	Offset Step Size					2.56		MHz
Dither Rate Prescaler bits JS4, JS3 = 01 $f_0/4096$ Hz	Offset Default	OS	, ,		R	(5 LSBs	of	hex
			Prescaler bits JS4, JS	3 = 00		f ₀ /8192	2	
Prescaler bits JS4, JS3 = 10 f ₀ /2048	Dither Rate		Prescaler bits JS4, JS	3 = 01	-		Hz	
			Prescaler bits JS4, JS	<u>.</u>]	

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 2.7V \text{ to } 3.6V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Frequency Stable After Prescaler Change					1	period
Frequency Stable After DAC or Offset Change	tDACstab	(Note 9)		0.1	1	ms
Power-Up Time	tpor + tstab	(Note 10)		0.1	0.5	ms
Enable of OUT After Exiting Power-Down Mode	t _{stab}	(Note 18)			200	μs
OUT High-Z After Entering Power-Down Mode	tpdn				100	μs
Load Capacitance	CL	(Note 11)		15	50	рF
Output Duty Cycle (OUT)		Default frequency	45		55	%
Rise and Fall Time (OE, PDN)					1	μs

AC ELECTRICAL CHARACTERISTICS—2-WIRE INTERFACE

 $(V_{CC} = 2.7V \text{ to } 3.6V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$

PARAMETER	SYMBOL	COI	NDITIONS	MIN	TYP	MAX	UNITS	
CCI Clock Fraguency	foor	Fast mode	(Note 10)			400	kHz	
SCL Clock Frequency	fscl	Standard mode	(Note 12)			100	KΠZ	
Bus Free Time Between a STOP	tour	Fast mode	(Note 10)	1.3				
and START Condition	tBUF	Standard mode	(Note 12)	4.7			μs	
Hold Time (Repeated) START	tup ota	Fast mode	(Noton 12, 12)	0.6			110	
Condition	thd:STA	Standard mode	(Notes 12, 13)	4.0			μs	
LOW Period of SCL	t. o.u.	Fast mode	(Note 12)	1.3			110	
LOW Fellod of SCL	t _{LOW}	Standard mode	(Note 12)	4.7			μs	
HIGH Period of SCL	thigh	Fast mode	(Note 12)	0.6			110	
That it ellow of SCE	чнісн	Standard mode	(Note 12)	4.0			μs	
Setup Time for a Repeated	toulota	Fast mode	(Note 12)	0.6				
START	tsu:sta	Standard mode	(Note 12)	4.7			μs	
Data Hold Time	*	Fast mode	(Notes 10, 14, 15)	0		0.0		
	thd:dat	Standard mode	(Notes 12, 14, 15)	0		0.9	μs	
Data Catua Tima	to	Fast mode	(Note 10)	100			ns	
Data Setup Time	tsu:dat	Standard mode	(Note 12)	250			TIS	
Rise Time of Both SDA and SCL	+-	Fast mode	(Note 16)	20 + 0.1CE	3	300		
Signals	tR	Standard mode	(Note 16)	20 + 0.1C _E	3	1000	ns	
Fall Time of Both SDA and SCL	+	Fast mode	(Note 16)	20 + 0.1C _E	3	300	ns	
Signals	tF	Standard mode	(Note 16)	20 + 0.1C _E	3	1000		

AC ELECTRICAL CHARACTERISTICS—2-WIRE INTERFACE (continued)

 $(V_{CC} = 2.7V \text{ to } 3.6V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Catura Time for CTOD	to 0.70	Fast mode	0.6			
Setup Time for STOP	tsu:sto	Standard mode	4.0			μs
Capacitive Load for Each Bus Line	СВ	(Note 16)			400	pF
EEPROM Write Cycle Time	twR				10	ms
Input Capacitance	CI			5	•	рF

NONVOLATILE MEMORY CHARACTERISTICS


 $(V_{CC} = 2.7V \text{ to } 3.6V)$


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
EEPROM Writes		+70°C	10,000			


- **Note 1:** All voltages are referenced to ground.
- **Note 2:** DAC and OFFSET register settings must be configured to maintain the master oscillator frequency within this range. Correct operation of the device is not guaranteed if these limits are exceeded.
- **Note 3:** This is the absolute accuracy of the master oscillator frequency at the default settings.
- **Note 4:** This is the change that is observed in master oscillator frequency with changes in voltage from nominal voltage at $T_A = +25^{\circ}C$.
- Note 5: This is the percentage frequency change from the +25°C frequency due to temperature at V_{CC} = 3.3V. The maximum temperature change varies with the master oscillator frequency setting. The minimum occurs at the default master oscillator frequency (f_{default}). The maximum occurs at the extremes of the master oscillator frequency range (33.3MHz or 66.6MHz).
- **Note 6:** The dither deviation of the master oscillator frequency is unidirectional and lower than the undithered frequency.
- **Note 7:** The integral nonlinearity of the frequency is a measure of the deviation from a straight line drawn between the two endpoints (fosc(MIN) to fosc(MAX)) of the range. The error is in percentage of the span.
- **Note 8:** This is true when the prescaler = 1.
- **Note 9:** Frequency settles faster for small changes in value. During a change, the frequency transitions smoothly from the original value to the new value.
- **Note 10:** This indicates the time elapsed between power-up and the output becoming active. An on-chip delay is intentionally introduced to allow the oscillator to stabilize. t_{stab} is equivalent to approximately 512 master clock cycles and therefore depends on the programmed clock frequency.
- Note 11: Output voltage swings can be impaired at high frequencies combined with high output loading.
- Note 12: A fast-mode device can be used in a standard-mode system, but the requirement t_{SU:DAT} > 250ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line at least t_{R MAX} + t_{SU:DAT} = 1000ns + 250ns = 1250ns before the SCL line is released.
- Note 13: After this period, the first clock pulse is generated.
- **Note 14:** A device must internally provide a hold time of at least 300ns for the SDA signal (referred to as the V_{IH MIN} of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- Note 15: The maximum t_{HD:DAT} need only be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal.
- Note 16: CB—total capacitance of one bus line, timing referenced to 0.9 x V_{CC} and 0.1 x V_{CC}.
- Note 17: Typical frequency shift due to aging is ±0.5%. Aging stressing includes Level 1 moisture reflow preconditioning (24hr +125°C bake, 168hr 85°C/85%RH moisture soak, and three solder reflow passes +240 +0/-5°C peak) followed by 1000hr max V_{CC} biased 125°C HTOL, 1000 temperature cycles at -55°C to +125°C, 96hr 130°C/85%RH/3.6V HAST and 168hr 121°C/2 ATM Steam/Unbiased Autoclave.
- **Note 18:** t_{stab} is the time required after exiting power-down to the beginning of output oscillations. In addition, a delay of t_{DACstab} is required before the frequency will be within its specified tolerance.

Typical Operating Characteristics


($V_{CC} = 3.3V$, $T_A = 25$ °C, unless otherwise noted.)










MASTER OSCILLATOR FREQUENCY PERCENT CHANGE vs. SUPPLY VOLTAGE








DUTY CYCLE vs. TEMPERATURE







SUPPLY VOLTAGE (V)





_Typical Operating Characteristics (continued)

 $(V_{CC} = 3.3V, T_A = 25^{\circ}C, unless otherwise noted.)$









Pin Description

PIN	NAME	FUNCTION
1	OUT	Oscillator Output. The output frequency is determined by the OFFSET, DAC, and prescaler registers.
2	SPRD	Dither Enable. When the pin is high, the dither is enabled. When the pin is low, the dither is disabled.
3	Vcc	Power Supply
4	GND	Ground
5	OE	Output Enable. When the pin is high, the output buffer is enabled. When the pin is low, the output is disabled but the master oscillator is still on.
6	PDN	Power-Down. When the pin is high, the master oscillator is enabled. When the pin is low, the master oscillator is disabled (power-down mode).
7	SDA	2-Wire Serial Data. This pin is for serial data transfer to and from the device. The pin is open drain and can be wire-ORed with other open-drain or open-collector interfaces.
8	SCL	2-Wire Serial Clock. This pin is used to clock data into the device on rising edges and clock data out on falling edges.





Figure 1. Clock Spectrum Dither Comparison


MAXIMUM THERMAL VARIATION vs. MASTER OSCILLATOR FREQUENCY 3% 2% 1% 1% 0 3% -2% -3% -4% -5% 33 36 39 42 45 48 51 54 57 60 63 66 MASTER FREQUENCY (MHz)

Figure 2. Temperature Variation Over Frequency

Processor-Controlled Mode



Stand-Alone Mode






Figure 3. Block Diagram

Detailed Description

A block diagram of the DS1086L is shown in Figure 3. The internal master oscillator generates a square wave with a 33.3MHz to 66.6MHz frequency range. The frequency of the master oscillator can be programmed with the DAC register over a two-to-one range in 5kHz steps. The master oscillator range is larger than the range possible with the DAC step size, so the OFFSET register is used to select a smaller range of frequencies over which the DAC spans. The prescaler can then be set to divide the master oscillator frequency by 2^x (where x equals 0 to 8) before routing the signal to the output (OUT) pin.

A programmable triangle-wave generator injects an offset element into the master oscillator to dither its output 0.5%, 1%, 2%, 4%, or 8%. The dither magnitude is controlled by the JS2, JS1, and JS0 bits in the PRESCALER word and enabled with the SPRD pin. Futhermore, the dither rate is controlled by the JS4 and JS3 bits in the PRESCALER word and determines the frequency of the dither. The maximum spectral attenuation occurs when the prescaler is set to 1 and is reduced by 2.7dB for every factor of 2 that is used in the prescaler. This happens because the prescaler's divider function tends to average the dither in creating the lower frequency. However, the most stringent spectral emission limits are imposed on the higher frequencies where the prescaler is set to a low divider ratio.

The external control input, OE, gates the clock output buffer. The PDN pin disables the master oscillator and turns off the clock output for power-sensitive applications*. On power-up, the clock output is disabled until power is stable and the master oscillator has generated 512 clock cycles. Both controls feature a synchronous enable that ensures there are no output glitches when the output is enabled.

The control registers are programmed through a 2-wire interface and are used to determine the output frequency and settings. Once programmed into EEPROM, since the register settings are NV, the settings only need to be reprogrammed if it is desired to reconfigure the device.



^{*}The power-down command must persist for at least two output frequency cycles plus 10µs for deglitching purposes.

Table 1. Register Summary

REGISTER	ADDR	MSB			BIN	ARY			LSB	FACTORY DEFAULT	ACCESS
PRESCALER	02h	JS4	JS3	JS2	JS1	JS0	LO/HiZ	P3	P2	01100000	R/W
PRESCALER	_	P1	P0	XX	XX	XX	XX	XX	XX	00XXXXX	R/W
DAC (MSB)	08h	b9	b8	b7	b6	b5	b4	b3	b2	01111101b	R/W
DAC (LSB)	_	b1	b0	X ₀	0000000b	R/W					
OFFSET	0Eh	Х1	X ₁	X ₁	b4	b3	b2	b1	b0	111b	R/W
ADDR	0Dh	Х1	Х1	X ₁	X ₁	WC	A2	A1	A0	11110000b	R/W
RANGE	37h	XX	XX	XX	b4	b3	b2	b1	b0	xxxb	R
WRITE EE	3Fh				NO [DATA					

 X_0 = Don't care, reads as zero.

Table 2. Offset Settings

OFFSET	FREQUENCY RANGE (MHz)
OS - 6	30.7 to 35.8
OS - 5	33.3 to 38.4
OS - 4	35.8 to 41.0
OS - 3	38.4 to 43.5
OS - 2	41.0 to 46.1
OS - 1	43.5 to 48.6
OS*	46.1 to 51.2
OS + 1	48.6 to 53.8
OS + 2	51.2 to 56.3
OS + 3	53.8 to 58.9
OS + 4	56.3 to 61.4
OS + 5	58.9 to 64.0
OS + 6	61.4 to 66.6

^{*}Factory default setting. OS is the integer value of the five LSBs of the RANGE register.

The output frequency is determined by the following equation:

$$f_{OUTPUT} = \frac{(\text{MIN FREQUENCY OF SELECTED OFFSET RANGE})}{+ (\text{DAC VALUE} \times 5 \text{kHz STEP SIZE})}$$

$$= \frac{\text{PRESCALER}}{\text{PRESCALER}}$$

where: *min frequency of selected OFFSET range* is the lowest frequency (shown in Table 2 for the corresponding offset).

DAC value is the value of the DAC register (0 to 1023).

Prescaler is the value of 2^x where x = 0 to 8.

See the *Example Frequency Calculations* section for a more in-depth look at using the registers.

Register Definitions

The DS1086L registers are used to program the output frequency, dither percent, dither rate, and 2-wire address. Table 1 shows a summary of the registers and detailed descriptions follow below.

PRESCALER (02h)

The PRESCALER word is a two-byte value containing control bits for the prescaler (P3 to P0), output control (Lo/HiZ), the jitter rate (JS4 to JS3), as well as control bits for the jitter percentage (JS2 to JS0). The PRESCALER word is read and written using two-byte reads and writes beginning at address 02h.

JS4 to JS3: Jitter Rate. This is the frequency of the triangle wave generator and the modulation frequency that the output is dithered. It can be programmed to the master oscillator frequency, fosc, divided by either 8192, 4096, or 2048.

JS4	JS3	JITTER RATE
0	0	f _{OSC} /8192
0	1	fosc/4096 (default)
1	0	f _{OSC} /2048



 $X_1 = Don't care, reads as one.$

 $X_X = Don't$ care, reads indeterminate.

X = Don't care.

JS2 to JS0: Jitter Percentage. These three bits select the amount of jitter in percent. The SPRD pin must be a logic high for the jitter to be enabled. Bit combinations not shown are reserved.

JS2	JS1	JS0	JITTER %
0	0	0	0.5
0	0	1	1
0	1	0	2
1	0	0	4
1	1	1	8

Lo/HiZ: **Output Low or High-Z.** This bit determines the state of the output pin when the device is in power-down mode or when the output is disabled. If Lo/HiZ = 0, the output is \overline{HiZ} when in power-down or disabled. If $Lo/\overline{HiZ} = 1$, the output is held low when in power-down or disabled.

P3 to P0: Prescaler Divider. These bits divide the master oscillator frequency by 2^x , where x is P3 to P0 and can be from 0 to 8. Any prescaler value entered greater than 8 decodes as 8.

DAC (08h)

B9 to B0: DAC Setting. The DAC word sets the master oscillator frequency to a specific value within the current offset range. Each step of the DAC changes the master oscillator frequency by 5kHz. The DAC word is read and written using two-byte reads and writes beginning at address 08h.

OFFSET (OEh)

B4 to B0: Offset. This value selects the master oscillator frequency range that can be generated by varying the DAC word. Valid frequency ranges are shown in Table 2. Correct operation of the device is not guaranteed for values of OFFSET not shown in the table.

The default offset value (OS) is factory trimmed and can vary from device to device. Therefore, to change frequency range, OS must be read so the new offset value can be calculated relative to the default. For example, to generate a master oscillator frequency within the largest range (61.4MHz to 66.6MHz), Table 2 indicates that the OFFSET must be programmed to OS + 6. This is done by reading the RANGE register and adding 6 to the value of bits B4 to B0. The result is then written into bits B4 to B0 of the OFFSET register. Additional examples are provided in the *Example Frequency Calculations* section.

RANGE (37h)

B4 to B0: Range: This read-only, factory programmed value is a copy of the factory default offset (OS). OS is

required to program new master oscillator frequencies shown in Table 2. The read-only backup is important because the offset register is EEPROM and is likely to be overwritten.

ADDR (ODh)

WC: EEPROM Write Control Bit. The WC bit enables/disables the automatic writing of registers to EEPROM. This prevents EEPROM wear out and eliminates the EEPROM write cycle time. If WC = 0 (default), register writes are automatically written to EEPROM. If WC = 1, register writes are stored in SRAM and only written into EEPROM when the user sends a WRITE EE command. If power is cycled to the device, then the last value stored in EEPROM is recalled. WC = 1 is ideal for applications that frequently modify the frequency/registers.

Regardless of the value of the WC bit, the value of the ADDR register is always written immediately to EEPROM.

A2 to A0: Device Address Bits. These bits determine the 2-wire slave address of the device. They allow up to eight devices to be attached to the same 2-wire bus and to be addressed individually.

WRITE EE Command (3Fh)

This command can be used when WC = 1 (see the WC bit in ADDR register) to transfer all registers from SRAM into EEPROM. The time required to store the values is one EEPROM write cycle time. This command is not needed if WC = 0.

Example Frequency Calculations

Example #1: Calculate the register values needed to generate a desired output frequency of 11.0592MHz. Since the desired frequency is not within the valid master oscillator range of 33.3MHz to 66.6MHz, the prescaler must be used. Valid prescaler values are 2^x where x equals 0 to 8 (and x is the value that is programmed into the P3 to P0 bits of the PRESCALER register). Equation 1 shows the relationship between the desired frequency, the master oscillator frequency, and the prescaler.

$$f_{DESIRED} = \frac{f_{MASTER OSCILLATOR}}{prescaler} = \frac{f_{MASTER OSCILLATOR}}{2^{X}}$$
(1)

By trial and error, x is incremented from 0 to 8 in Equation 2, finding values of x that yield master oscillator frequencies within the range of 33.3MHz to 66.6MHz.

Equation 2 shows that a prescaler of 4 (x=2) and a master oscillator frequency of 44.2368MHz generates our desired frequency. Writing 0080h to the PRESCALER register sets the PRESCALER to 4. Be aware that other settings also reside in the PRESCALER register.

Once the target master oscillator frequency has been calculated, the value of offset can be determined. Using Table 2, 44.2368MHz falls within both OS - 1 and OS - 2. However, choosing OS - 1 would be a poor choice since 44.2368MHz is so close to OS - 1's minimum frequency. On the other hand, OS - 2 is ideal since 44.2368MHz is close to the center of OS - 2's frequency span. Before the OFFSET register can be programmed, the default value of offset (OS) must be read from the RANGE register (last five bits). In this example, 12h (18 decimal) was read from the RANGE register. OS - 2 for this case is 10h (16 decimal). This is the value that is written to the OFFSET register.

Finally, the two-byte DAC value needs to be determined. Since OS - 2 only sets the range of frequencies, the DAC selects one frequency within that range as shown in Equation 3.

Valid values of DAC are 0 to 1023 (decimal) and 5kHz is the step size. Equation 4 is derived from rearranging Equation 3 and solving for the DAC value.

$$\text{DAC VALUE} = \frac{\text{($^{\text{MASTER OSCILLATOR } -}}{\text{MIN FREQUENCY OF SELECTED}} \\ \text{DAC VALUE} = \frac{\text{OFFSET RANGE)}}{\text{5kHz STEP SIZE}} \\ \text{DAC VALUE} = \frac{\text{($^{44.2368\text{MHz} - $^{41.0\text{MHz}}$)}}}{\text{5kHz STEP SIZE}} \\ = \text{647.36} \approx \text{647 (decimal)}$$

Since the two-byte DAC register is left justified, 647 is converted to hex (0287h) and bit-wise shifted left six places. The value to be programmed into the DAC register is A1C0h.

In summary, the DS1086L is programmed as follows: PRESCALER = 0080h

Notice that the DAC value was rounded. Unfortunately, this means that some error is introduced. To calculate how much error, a combination of Equation 1 and Equation 3 is used to calculate the expected output frequency. See Equation 5.

$$f_{OUTPUT} = \frac{\text{(MIN FREQUENCY OF SELECTED OFFSET}}{\text{RANGE)} + \text{(DAC VALUE x 5kHz STEP SIZE)}}}{\text{prescaler}}$$

$$f_{OUTPUT} = \frac{(41.0\text{MHz}) + (647 \text{ x 5kHz})}{4} = \frac{44.235\text{MHz}}{4} = 11.05875\text{MHz}}$$




Figure 4. 2-Wire Data Transfer Protocol

The expected output frequency is not exactly equal to the desired frequency of 11.0592MHz. The difference is 450Hz. In terms of percentage, Equation 6 shows that the expected error is 0.004%. The expected error assumes typical values and does not include deviations from the typical as specified in the electrical tables.

$$\% \text{ERROR}_{\text{EXPECTED}} = \frac{\text{f}_{\text{DESIRED}} - \text{f}_{\text{EXPECTED}}}{\text{f}_{\text{DESIRED}}} \times 100$$

$$\% \text{ERROR}_{\text{EXPECTED}} = \frac{11.0592 \text{MHz} - 11.05875 \text{MHz}}{11.0592 \text{MHz}} \times 100$$

$$= \frac{450 \text{Hz}}{11.0592 \text{MHz}} \times 100 = 0.004\%$$

Example #2: Calculate the register values needed to generate a desired output frequency of 50MHz.

Since the desired frequency is already within the valid master oscillator frequency range, the prescaler is set to divide by 1, and hence, PRESCALER = 0000h (currently ignoring the other setting).

Next, looking at Table 2, OS + 1 provides a range of frequencies centered around the desired frequency. To determine what value to write to the OFFSET register, the RANGE register must first be read. Assuming 12h was read in this example, 13h (OS + 1) is written to the OFFSET register.

Finally, the DAC value is calculated as shown in Equation 8. (8)

DAC VALUE =
$$\frac{(50.0\text{MHz} - 48.6\text{MHz})}{5\text{kHz STEP SIZE}} = 280.00 \text{ (decimal)}$$

The result is then converted to hex (0118h) and then left-shifted, resulting in 4600h to be programmed into the DAC register.

In summary, the DS1086L is programmed as follows: PRESCALER = 0000h

OFFSET = OS + 1 or 13h (if RANGE was read as 12h) DAC = 4600h

$$f_{OUTPUT} = \frac{(48.6MHz) + (280 \times 5kHz)}{2^{0}} = \frac{50.0MHz}{1} = 50.0MHz$$

Since the expected output frequency is equal to the desired frequency, the calculated error is 0%.




Figure 5. Slave Address




Figure 6. 2-Wire AC Characteristics

2-Wire Serial Port Operation

2-Wire Serial Data Bus

The DS1086L communicates through a 2-wire serial interface. A device that sends data onto the bus is defined as a transmitter, and a device receiving data as a receiver. The device that controls the message is called a "master." The devices that are controlled by the master are "slaves." A master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions must control the bus. The DS1086L operates as a slave on the 2-wire bus. Connections to the bus are made through the open-drain I/O lines SDA and SCL.

The following bus protocol has been defined (see Figures 4 and 6):

- Data transfer can be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes

in the data line while the clock line is HIGH are interpreted as control signals.

Accordingly, the following bus conditions have been defined:

Bus not busy: Both data and clock lines remain HIGH.

Start data transfer: A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.

Stop data transfer: A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.

Data valid: The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP con-



ditions is not limited, and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit.

Within the bus specifications a standard mode (100kHz clock rate) and a fast mode (400kHz clock rate) are defined. The DS1086L works in both modes.

Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the byte has been received. The master device must generate an extra clock pulse that is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse. Of course, setup and hold times must be taken into account. When the DS1086L EEPROM is being written to, it is not able to perform additional responses. In this case, the slave DS1086L sends a not acknowledge to any data transfer request made by the master. It resumes normal operation when the EEPROM operation is complete.

A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.

Figures 4, 5, 6, and 7 detail how data transfer is accomplished on the 2-wire bus. Depending upon the state of the R/\overline{W} bit, two types of data transfer are possible:

- Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte.
- 2) Data transfer from a slave transmitter to a master receiver. The first byte (the slave address) is transmitted by the master. The slave then returns an acknowledge bit. Next follows a number of data bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a not acknowledge is returned.

The master device generates all the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the

beginning of the next serial transfer, the bus is not released.

The DS1086L can operate in the following two modes:

Slave receiver mode: Serial data and clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.

Slave transmitter mode: The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit indicates that the transfer direction is reversed. Serial data is transmitted on SDA by the DS1086L while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.

Slave Address

Figure 5 shows the first byte sent to the device. It includes the device identifier, device address, and the R/\overline{W} bit. The device address is determined by the ADDR register.

Registers/Commands

See Table 1 for the complete list of registers/commands and Figure 7 for an example of using them.

_Applications Information

Power-Supply Decoupling

To achieve the best results when using the DS1086L, decouple the power supply with 0.01µF and 0.1µF high-quality, ceramic, surface-mount capacitors. Surface-mount components minimize lead inductance, which improves performance, and ceramic capacitors tend to have adequate high-frequency response for decoupling applications. These capacitors should be placed as close to pins 3 and 4 as possible.

Stand-Alone Mode

SCL and SDA cannot be left floating when they are not used. If the DS1086L never needs to be programmed in-circuit, including during production testing, SDA and SCL can be tied high. The SPRD pin must be tied either high or low.






Figure 7. 2-Wire Transactions

Chip Topology

_Package Information

TRANSISTOR COUNT: 9052 SUBSTRATE CONNECTED TO GROUND For the latest package outline information, go to www.maxim-ic.com/DallasPackInfo.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.