

### 4-BIT SINGLE-CHIP MICROCOMPUTER

The  $\mu$ PD75P216A is a One-Time PROM version of the  $\mu$ PD75216A. The  $\mu$ PD75P216A is suitable for small-scale production or experimental production in system development.

**Also see documents for the  $\mu$ PD75216A.**

#### FEATURES

- The  $\mu$ PD75216A compatible
- 16256 X 8 bits of on-chip one-time PROM
- Port 6 without pull-down resistor
- High voltage output for display  
S0 to S8, T0 to T9: On-chip load resistor  
S9, T10 to T15: Open drain
- Power-on reset circuit is not available
- Single power supply (5 V  $\pm$  10 %)

#### ORDERING INFORMATION


Part Number	Package	Quality Grade
$\mu$ PD75P216ACW	64-pin plastic shrink DIP (750 mil)	Standard

**Caution** Pull-up resistor mask options are not available.


Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

The information in this document is subject to change without notice.

PIN CONFIGURATION (Top View)



BLOCK DIAGRAM



**CONTENTS**

**1. PIN FUNCTIONS ..... 5**

**1.1 PORT PINS ..... 5**

**1.2 NON-PORT PINS ..... 6**

**1.3 TREATMENT OF UNUSED PINS ..... 8**

**2. DIFFERENCES BETWEEN THE μPD75P216A AND THE μPD75216A, μPD75208 ..... 9**

**3. ONE-TIME PROM (PROGRAM MEMORY) WRITE AND VERIFY ..... 10**

**3.1 PROM WRITE AND VERIFY OPERATION ..... 10**

**3.2 PROM WRITE PROCEDURE ..... 11**

**3.3 PROM READ PROCEDURE ..... 12**

**4. ELECTRICAL SPECIFICATIONS ..... 13**

**5. PACKAGE DRAWINGS ..... 22**

**6. RECOMMENDED SOLDERING CONDITIONS ..... 23**

**APPENDIX DEVELOPMENT TOOLS ..... 24**

1. PIN FUNCTIONS

1.1 PORT PINS

Pin name	Input/output	Shared pin	Function	8-bit I/O	When reset	I/O circuit type <sup>Note</sup>	
P00	Input	INT4	4-bit input port (PORT0).	X	Input	Ⓑ	
P01	I/O	$\overline{\text{SCK}}$				Ⓕ	
P02	I/O	SO				Ⓖ	
P03	Input	SI				Ⓑ	
P10	Input	INT0/V <sub>PP</sub>	4-bit input port (PORT1).	X	Input	Ⓑ	
P11		INT1					With noise elimination function
P12		INT2					With noise elimination function
P13		T10					
P20	I/O	—	4-bit I/O port (PORT2).	X	Input	E	
P21		—					
P22		—					
P23		BUZ					
P30 - P33	I/O	MD0 - MD3	Programmable 4-bit I/O port (PORT3). I/O can be specified bit by bit.	X	Input	E	
P40 - P43	I/O	—	4-bit I/O port (PORT4). Can directly drive LEDs. Data input/output pins for the PROM write and verify (Four low-order bits).	○	Input	E	
P50 - P53	I/O	—	4-bit I/O port (PORT5). Can directly drive LEDs. Data input/output pins for the PROM write and verify (Four high-order bits).	○	Input	E	
P60 - P63	I/O	—	Programmable 4-bit I/O port (PORT6). I/O can be specified bit by bit. Suitable for keyboard input.	X	Input	E	
PH0	Output	T13/S12	4-bit P-ch open-drain output port Can withstand high voltage and high current (PORTH)	X	High impedance	I-D	
PH1		T12/S13					
PH2		T11/S14					
PH3		T10/S15					

**Note** The circle (○) indicates the Schmitt triggered input.

1.2 NON-PORT PINS

Pin name	Input/output	Shared pin	Function		When reset	I/O circuit type <sup>Note 1</sup>
T0 - T9		—	<sup>Note 2</sup>	Used for digit output Can withstand high voltage and high current	Low level	I - E
T10/S15 - T13/S12	Output	PH3-PH0	<sup>Note 3</sup>	For digit/segment output Can withstand high voltage and high current Unused pin can be used as PORTH.	High impedance	I - D
T14/S11, T15/S10				For digit/segment output Can withstand high voltage and high current Static output is possible.		
S9		—	For segment output Can withstand high voltage Static output is possible			
S0 -S8		<sup>Note 2</sup>	For segment output Can withstand high voltage			
PPO	Output	—		Pulse output by timer/pulse generator	High impedance	D
Ti0	Input	P13		External event pulse input to timer event counter		(B)
SCK	I/O	P01		Input and output to serial clock	Input	(F)
SO	I/O	P02		Serial data output or serial data input and output	Input	(G)
SI	Input	P03		Serial data input or normal input	Input	(B)
INT4	Input	P00		Edge detection vectored interrupt input (detected at both rising edge and falling edge)	—	(B)
INT0	Input	P10/V <sub>PP</sub>		Edge detection vectored interrupt input with noise elimination function (edge-detection selectable)	—	(B)
INT1		P11				
INT2	Input	P12		Testable input for edge-detection (detected at rising edge)	—	(B)
BUZ	I/O	P23		Fixed frequency output (For buzzer or system clock trimming)	Input	E
X1, X2	Input	—		Crystal/ceramic resonator connection for main system clock generation. When external clock signal is used, it is applied to X1, and its reverse phase signal is applied to X2.	—	—
XT1	Input	—		Crystal connection for subsystem clock generation. When external clock signal is used, it is applied to XT1 and XT2 is open.	—	—
XT2	—					
RESET	Input	—		System reset input (low-level active)	—	(B)
MD0 - MD3	I/O	P30 - P33		Operation mode selection during the PROM write/verify cycles.	—	E
V <sub>PP</sub>		P10/INT0		+12.5 V is applied as the programming voltage during the PROM write/verify cycles	—	(B)
V <sub>LOAD</sub>		—		Pull-down resistor connection of FIP controller/driver	—	I - E
V <sub>DD</sub>		—		Positive power supply +6 V is applied as the programming voltage during the PROM write/verify cycles	—	—
V <sub>SS</sub>		—		GND potential	—	—
NC <sup>Note 4</sup>		—		No connection	—	—


**Note 1.** The circle (○) indicates the Schmitt triggered input.

**2.** Pull-down resistor is incorporated.

**3.** Open-drain output

**4.** NC pin should be connected to V<sub>PRE</sub> when sharing print board with the μPD75216A.

Fig. 1-1 Pin Input/Output Circuit



1.3 TREATMENT OF UNUSED PINS

Table 1-2 Recommended Connection for Unused Pins

Pin	Recommended connection
P00/INT4	Connect to V <sub>SS</sub>
P01/SCK	Connect to V <sub>SS</sub> or V <sub>DD</sub>
P02/SO	
P03/SI	
P10/INT0/V <sub>PP</sub>	Connect to V <sub>SS</sub>
P11/INT1, P12/INT2	
P13/T10	
P20 - P22	Input: Connect to V <sub>SS</sub> or V <sub>DD</sub> Output: Open
P23/BUZ	
P30/MD0 - P33/MD3	
P40 - P43	
P50 - P53	
P60 - P63	
PPO	Open
S0 - S9	
T15/S10, T14/S11	
T0 - T9	
T10/S15/PH3-T13/S12/PH0	
XT1	Connect to V <sub>SS</sub> or V <sub>DD</sub>
XT2	Open



2. DIFFERENCES BETWEEN THE μPD75P216A AND THE μPD75216A, μPD75208

Table 2-1 Differences between the μPD75P216A and the μPD75216A, μPD75208

Parameter		μPD75P216A	μPD75216A	μPD75208
ROM		One-time PROM	Mask ROM	
		16256 × 8 bits (0000H – 3F7FH)	8064 × 8 bits (0000H – 1F7FH)	
RAM		512 × 4 bits		497 × 4 bits
FIP <sup>®</sup> Controller Driver		9 – 16 segments		9 – 12 segments
Pull-Down Register	Port 6	N/A		Mask option
	S0 – S8, T0 – T9	On-chip		
	S9, T10 – T15	N/A (Open-drain)		
Power-On Reset		N/A		Mask option
Power-On Flag				
Pin Connection		P10/INT0/V <sub>PP</sub>		P10/INT0
		P30/MD0 – P33/MD3		P30 – P33
		NC		V <sub>PRE</sub>
Operating Ambient Temperature		–10 to +70 °C		–40 to +85 °C
Operating Supply Voltage		5 V ± 10 %		2.7 to 6.0 V
Package		64-pin plastic shrink DIP (750 mil)		64-pin plastic shrink DIP (750 mil) 64-pin plastic QFP (14 × 20 mm)

### 3. ONE-TIME PROM (PROGRAM MEMORY) WRITE AND VERIFY

The μPD75P216A contains 16256 × 8 bits of one-time PROM available of writing. The following table shows the pin functions during the write and verify cycles. Note that it is not necessary to enter an address, because the address is updated by pulsing the X1 clock pins.

**Table 3-1 Used Pin at PROM Write and Verify**

Pin name	Function
V <sub>PP</sub>	Voltage application pin for write and verify (Normally V <sub>DD</sub> potential)
X1, X2	Address-update clock input during write/verify. The inverted signal of the X1 should be input to the X2.
MD0 - MD3	Operation mode selection pins for write and verify
P40 - P43 (lower 4 bits) P50 - P53 (higher 4 bits)	8-bit data input/output pins for write and verify
V <sub>DD</sub>	Supply voltage application pin Normally 5 V ± 10 %; 6 V is applied during write/verify

**Caution 1.** The pins which are not used during write or verify should be treated as follows

- Port, XT1,  $\overline{\text{RESET}}$  ... Connect to V<sub>SS</sub> through pull-down resistors
- S0 to S9, T0 to T15, PPO, V<sub>LOAD</sub> ... Connect to V<sub>DD</sub> through pull-up resistors
- XT2 ... Open

2. The μPD75P216A do not have a UV erase window, thus the PROM contents cannot be erased with ultra violet ray.

#### 3.1 PROM WRITE AND VERIFY OPERATION

When +6 V and +12.5 V are applied to the V<sub>DD</sub> and V<sub>PP</sub> pins, respectively, the PROM is placed in the write/verify mode. The operation is selected by the MD0 to MD3 pins, as shown in the table.

**Table 3-2 PROM Write and Verify Operation**

Operation mode specification						Operation mode
V <sub>PP</sub>	V <sub>DD</sub>	MD0	MD1	MD2	MD3	
+12.5	+6 V	H	L	H	L	Clear program memory address to 0
		L	H	H	H	Write mode
		L	L	H	H	Verify mode
		H	×	H	H	Program inhibit mode


×: Don't care.

**3.2 PROM WRITE PROCEDURE**

PROM can be written at high speed using the following procedure: (see the following figure)

- (1) Pull unused pins to V<sub>SS</sub> through resistors. Set the X1 pin low.
- (2) Supply 5 volts to the V<sub>DD</sub> and V<sub>PP</sub> pins.
- (3) Wait for 10 μs.
- (4) Select the zero clear program memory address mode.
- (5) Supply 6 volts to the V<sub>DD</sub> and 12.5 volts to the V<sub>PP</sub> pins.
- (6) Select the program inhibit mode.
- (7) Write data in the 1 ms write mode.
- (8) Select the program inhibit mode.
- (9) Select the verify mode. If the data is correct, proceed to step (10). If not repeat steps (7), (8) and (9).
- (10) Perform one additional write (duration of 1ms × number of writes at (7) to (9)).
- (11) Select the program inhibit mode.
- (12) Apply four pulses to the X1 pin to increment the program memory address by one.
- (13) Repeat steps (7) to (12) until the end address is reached.
- (14) Select the zero clear program memory address mode.
- (15) Return the V<sub>DD</sub> and V<sub>PP</sub> pins back to + 5 volts.
- (16) Turn off the power.

**Fig. 3-1 Timing of Program Memory Write**




**3.3 PROM READ PROCEDURE**

The PROM contents can be read in the verify mode by using the following procedure: (see the following figure)

- (1) Pull unused pins to V<sub>SS</sub> through resistors. Set the X1 pin low.
- (2) Supply 5 volts to the V<sub>DD</sub> and V<sub>PP</sub> pins.
- (3) Wait for 10 μs.
- (4) Select the zero clear program memory address mode.
- (5) Supply 6 volts to the V<sub>DD</sub> and 12.5 volts to the V<sub>PP</sub> pins.
- (6) Select the program inhibit mode.
- (7) Select the verify mode. Apply four pulses to the X1 pin. Every four clock pulses will output the data stored in one address.
- (8) Select the program inhibit mode.
- (9) Select the zero clear program memory address mode.
- (10) Return the V<sub>DD</sub> and V<sub>PP</sub> pins back to + 5 volts.
- (11) Turn off the power.

**Fig. 3-2 Timing of Program Memory Read**



4. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T<sub>a</sub> = 25 °C)




Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V <sub>DD</sub>		-0.3 to +7.0	V
	V <sub>LOAD</sub>		V <sub>DD</sub> -40 to V <sub>DD</sub> + 0.3	V
	V <sub>PP</sub>		-0.3 to +13.5	V
Input voltage	V <sub>I</sub>		-0.3 to V <sub>DD</sub> +0.3	V
Output voltage	V <sub>O</sub>	Other than display pins	-0.3 to V <sub>DD</sub> +0.3	V
	V <sub>OD</sub>	Display pins	V <sub>DD</sub> -40 to V <sub>DD</sub> + 0.3	V
High-level output current	I <sub>OH</sub>	Single pin; other than display pins	-15	mA
		Single pin; S0 - S9	-15	mA
		Single pin; T0 - T15	-30	mA
		Total of all pins other than display	-20	mA
		Total of all display pins	-120	mA
Low level output current	I <sub>OL</sub>	Single pin	17	mA
		Total of all pins	60	mA
Operating temperature	T <sub>opt</sub>		-10 to +70	°C
Storage temperature	T <sub>stg</sub>		-65 to +150	°C

Operating Supply Voltage (T<sub>a</sub> = -10 to + 70 °C)



Parameter	Conditions	MIN.	MAX.	Unit
CPU <sup>Note</sup>		4.5	5.5	V
Display controller		4.5	5.5	V
Timer/pulse generator		4.5	5.5	V
Other hardware <sup>Note</sup>		4.5	5.5	V

**Note** Except system clock oscillation circuit, display controller, timer/pulse generator.

Main System Clock Configurations (T<sub>a</sub> = -10 to +70 °C, V<sub>DD</sub> = 5 V ± 10 %)

Resonator	Recommended constants	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		<small>Note 1</small> Oscillation frequency (f <sub>xx</sub> )	V <sub>DD</sub> = Oscillator operating voltage range	2.0		5.0 <small>Note 3</small>	MHz
		<small>Note 2</small> Oscillation stabilization time	After V <sub>DD</sub> reaches the minimum oscillator operating voltage range			4	
Crystal resonator		<small>Note 1</small> Oscillation frequency (f <sub>xx</sub> )		2.0	4.19	5.0 <small>Note 3</small>	MHz
		<small>Note 2</small> Oscillation stabilization time				10	
External clock		<small>Note 1</small> X1 input frequency (f <sub>x</sub> )		2.0		5.0 <small>Note 3</small>	MHz
		X1 input high- and low-level width (t <sub>xH</sub> , t <sub>xL</sub> )		100		250	ns

Subsystem Clock Configurations (T<sub>a</sub> = -10 to +70 °C, V<sub>DD</sub> = 5 V ± 10 %)

Resonator	Recommended constants	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		<small>Note 1</small> Oscillation frequency (f <sub>XT</sub> )		32	32.768	35	kHz
		<small>Note 2</small> Oscillation stabilization time				1	2
External clock		XT1 input frequency (f <sub>XT</sub> )		32		100	kHz
		X1 input high- and low-level width (t <sub>xTH</sub> , t <sub>xTL</sub> )		10		32	μs

**Note 1.** The oscillation frequency and input frequency only indicate the characteristics of the oscillation circuit. Refer to the AC characteristics for the instruction execution time.

**2.** The oscillation stabilization time is the time until the oscillation enters a stable state after the application of V<sub>DD</sub> or the release of STOP mode.

★ **3.** When the oscillation frequency is 4.19 < f<sub>x</sub> ≤ 5.0 MHz, PCC = 0011 should not be selected as the instruction execution time. If PCC = 0011 is selected, 1 machine cycle is less than the specified minimum value, which is 0.95 μs.

Capacitance (T<sub>a</sub> = 25 °C, V<sub>DD</sub> = 0 V)

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance		C <sub>IN</sub>	f = 1 MHz Unmeasured pins returned to 0 V			15	pF
Output capacitance	Other than display output	C <sub>OUT</sub>				15	pF
	Display output					35	pF
Input/Output capacitance		C <sub>IO</sub>				15	pF

DC Characteristics (T<sub>a</sub> = -10 to +70 °C, V<sub>DD</sub> = 5 V ± 10 %)

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High-level input voltage	V <sub>IH1</sub>		All except ports 0, 1, 6, X1, X2, XT1, $\overline{\text{RESET}}$	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH2</sub>		Port 0, 1 $\overline{\text{RESET}}$	0.75 V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH3</sub>		X1, X2, XT1	V <sub>DD</sub> -0.4		V <sub>DD</sub>	V
	V <sub>IH4</sub>		Port 6	0.65 V <sub>DD</sub>		V <sub>DD</sub>	V
Low-level input voltage	V <sub>IL1</sub>		All except ports 0, 1, 6, X1, X2, XT1, $\overline{\text{RESET}}$	0		0.3 V <sub>DD</sub>	V
	V <sub>IL2</sub>		Port 0, 1, 6 $\overline{\text{RESET}}$	0		0.2 V <sub>DD</sub>	V
	V <sub>IL3</sub>		X1, X2, XT1	0		0.4	V
High-level output voltage	V <sub>OH</sub>	All outputs	I <sub>OH</sub> = -1 mA	V <sub>DD</sub> -1.0			V
			I <sub>OH</sub> = -100 μA	V <sub>DD</sub> -0.5			V
Low-level output voltage	V <sub>OL</sub>	Port 4, 5	I <sub>OL</sub> = 15 mA		0.4	2.0	V
		All outputs	I <sub>OL</sub> = 1.6 mA			0.4	V
High-level input leakage current	I <sub>LIH1</sub>	All except X1, X2, XT1	V <sub>I</sub> = V <sub>DD</sub>			3	μA
	I <sub>LIH2</sub>	X1, X2, XT1				20	μA
Low-level input leakage current	I <sub>LIL1</sub>	All except X1, X2, XT1	V <sub>I</sub> = 0 V			-3	μA
	I <sub>LIL2</sub>	X1, X2, XT1				-20	μA
High-level output leakage current	I <sub>LOH</sub>	All outputs	V <sub>O</sub> = V <sub>DD</sub>			3	μA
Low-level output leakage current	I <sub>LOL1</sub>	All except display output	V <sub>O</sub> = 0 V			-3	μA
	I <sub>LOL2</sub>	Display outputs	V <sub>O</sub> = V <sub>LOAD</sub> = V <sub>DD</sub> - 35 V			-10	μA
Display output current	I <sub>OD</sub>	S0 - S9	V <sub>OD</sub> = V <sub>DD</sub> - 2 V	-3	-5.5		mA
		T0 - T15		-15	-22		mA
On-chip pull-down resistor	R <sub>L</sub>	Display outputs	V <sub>OD</sub> - V <sub>LOAD</sub> = 35 V	25	70	135	kΩ
Power supply current <sup>Note 1</sup>	I <sub>DD1</sub>	4.19 MHz Crystal oscillator	<sup>Note 2</sup>		3.0	9.0	mA
	I <sub>DD2</sub>	Crystal oscillator C1 = C2 = 15 pF	HALT mode		600	1 800	μA
	I <sub>DD3</sub>	32.768 kHz <sup>Note 3</sup>			100	300	μA
	I <sub>DD4</sub>	Crystal oscillator	HALT mode		40	100	μA
	I <sub>DD5</sub>	XT1 = 0 V	STOP mode		0.5	20	μA

- Note 1.** Does not include the current for the on-chip pull-down resistor (output circuit to S0 to S8, T0 to T9).
- 2.** When the processor clock control register (PCC) is set to 0011 and operated in high-speed mode.
- 3.** When the system clock control register (SCC) is set to 1001 to stop the main system clock, and when the sub-system clock is used.


AC Characteristics (T<sub>a</sub> = -10 to +70 °C, V<sub>DD</sub> = +5 V ±10%)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU clock time <sup>Note 1</sup> (minimum instruction execution time = 1 machine cycle)	t <sub>cy</sub>	Main system clock	0.95		32	μs
		Subsystem clock	114	122	125	μs
TIO input frequency	f <sub>TI</sub>		0		0.6	MHz
TIO input high- and low-level width	t <sub>TIH</sub> , t <sub>TIL</sub>		0.83			μs
$\overline{\text{SCK}}$ cycle time	t <sub>kcy</sub>	Input	0.8			μs
		Output	0.95			μs
$\overline{\text{SCK}}$ high- and low-level width	t <sub>kH</sub> , t <sub>kL</sub>	Input	0.4			μs
		Output	t <sub>kcy</sub> /2-50			ns
SI setup time (to $\overline{\text{SCK}}$ ↑)	t <sub>SIK</sub>		100			ns
SI hold time (to $\overline{\text{SCK}}$ ↑)	t <sub>KSI</sub>		400			ns
$\overline{\text{SCK}}$ ↓ → SO output delay time	t <sub>KSO</sub>				300	ns
Interrupt inputs high- and low-level width	t <sub>INTH</sub> , t <sub>INTL</sub>	INT0	<sup>Note 2</sup>			μs
		INT1	2t <sub>cy</sub>			μs
		INT2, 4	10			μs
$\overline{\text{RESET}}$ low-level width	t <sub>RSL</sub>		10			μs

**Note 1.** The CPU clock (φ) cycle time is decided by the oscillation frequency of the resonator, system clock control register (SCC), and processor clock control register (PCC).


The figure to the right indicates cycle time (t<sub>cy</sub>) characteristics for supply voltage V<sub>DD</sub> when using the main system clock.

**2.** This is 2t<sub>cy</sub> or 128/f<sub>xx</sub> according to the interrupt mode register setting (IM0).








AC timing Test Point (Except X1, XT1)




Clock Timing




TIO Timing




**Serial Transfer Timing**



**Interrupt Input Timing**



**$\overline{\text{RESET}}$  Input Timing**



Data Memory STOP Mode Low Voltage Data Retention Characteristics (T<sub>a</sub> = -10 to +70 °C)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	V <sub>DDDR</sub>		2.0		5.5	V
Data retention current	I <sub>DDDR</sub>	V <sub>DDDR</sub> = 2.0 V		0.1	10	μA
Released signal SET time	t <sub>SREL</sub>		0			μs
Oscillation stabilization time	t <sub>WAIT</sub>	Released by $\overline{\text{RESET}}$ input		2 <sup>17</sup> /f <sub>x</sub>		ms
		Released by interrupt request		Note 2		ms

**Note 1.** The oscillation stabilization wait time is a period during which the CPU is kept inactive in order to avoid unstable operation at the start of oscillation.


**2.** Depends on the setting of the basic interval time mode register (BTM) (see the following table).

BTM3	BTM2	BTM1	BTM0	Wait time ( ): f <sub>xx</sub> = 4.19 MHz
—	0	0	0	2 <sup>20</sup> /f <sub>xx</sub> (approx. 250 ms)
—	0	1	1	2 <sup>17</sup> /f <sub>xx</sub> (approx. 31.3 ms)
—	1	0	1	2 <sup>15</sup> /f <sub>xx</sub> (approx. 7.82 ms)
—	1	1	1	2 <sup>13</sup> /f <sub>xx</sub> (approx. 1.95 ms)

Data Retention Timing (STOP mode is released by  $\overline{\text{RESET}}$  input)



Data Retention Timing (Standby release signal: STOP mode is released by interrupt signal)



**DC Programming Characteristics (T<sub>a</sub> = 25 ± 5 °C, V<sub>DD</sub> = 6.0 ± 0.25 V, V<sub>PP</sub> = 12.5 ± 0.3 V, V<sub>SS</sub> = 0 V)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High-level input voltage	V <sub>IH1</sub>	All except X1, X2	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH2</sub>	X1, X2	V <sub>DD</sub> -0.5		V <sub>DD</sub>	V
Low-level input voltage	V <sub>IL1</sub>	All except X1, X2	0		0.3 V <sub>DD</sub>	V
	V <sub>IL2</sub>	X1, X2	0		0.4	V
Input leakage current	I <sub>L1</sub>	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>			10	μA
High-level output voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1 mA	V <sub>DD</sub> -1.0			V
Low-level output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1.6 mA			0.4	V
V <sub>DD</sub> power supply current	I <sub>DD</sub>				30	mA
V <sub>PP</sub> power supply current	I <sub>PP</sub>	MD0 = V <sub>IL</sub> , MD1 = V <sub>IH</sub>			30	mA


- Note 1.** V<sub>PP</sub> should not exceed +22 V (including overshoot).  
**2.** V<sub>DD</sub> should be applied before V<sub>PP</sub> and turned off after V<sub>PP</sub>.

**AC Programming Characteristics (T<sub>a</sub> = 25 ± 5 °C, V<sub>DD</sub> = 6.0 ± 0.25 V, V<sub>PP</sub> = 12.5 ± 0.3 V, V<sub>SS</sub> = 0 V)**


Parameter	Symbol	Note 1	Conditions	MIN.	TYP.	MAX.	Unit
Address setup time <sup>Note 2</sup> (to MD0↓)	t <sub>AS</sub>	t <sub>AS</sub>		2			μs
MD1 setup time (to MD0↓)	t <sub>MIS</sub>	t <sub>OES</sub>		2			μs
Data setup time (to MD0↓)	t <sub>DS</sub>	t <sub>DS</sub>		2			μs
Address hold time <sup>Note 2</sup> (from MD0↑)	t <sub>AH</sub>	t <sub>AH</sub>		2			μs
Data hold time (from MD0↑)	t <sub>DH</sub>	t <sub>DH</sub>		2			μs
MD0 ↑ → data output float delay time	t <sub>DF</sub>	t <sub>DF</sub>		0		130	ns
V <sub>PP</sub> setup time (to MD3↑)	t <sub>VPS</sub>	t <sub>VPS</sub>		2			μs
V <sub>DD</sub> setup time (to MD3↑)	t <sub>VDS</sub>	t <sub>VCS</sub>		2			μs
Initialized program pulse width	t <sub>PW</sub>	t <sub>PW</sub>		0.95	1.0	1.05	ms
Additional program pulse width	t <sub>OPW</sub>	t <sub>OPW</sub>		0.95		21.0	ms
MD0 setup time (to MD1↑)	t <sub>MOS</sub>	t <sub>CES</sub>		2			μs
MD0 ↓ → data output delay time	t <sub>DV</sub>	t <sub>DV</sub>	MD0 = MD1 = V <sub>IL</sub>			1	μs
MD1 hold time (from MD0↑)	t <sub>MIH</sub>	t <sub>OEH</sub>	t <sub>MIH</sub> + t <sub>MIR</sub> ≥ 50 μs	2			μs
MD1 recovery time (to MD0↓)	t <sub>MIR</sub>	t <sub>OR</sub>		2			μs
Program counter reset time	t <sub>PCR</sub>	—		10			μs
X1 input high- and low-level width	t <sub>XH</sub> , t <sub>XL</sub>	—		0.125			μs
X1 input frequency	f <sub>X</sub>	—				4.19	MHz
Initial mode set time	t <sub>i</sub>	—		2			μs
MD3 setup time (to MD1↑)	t <sub>M3S</sub>	—		2			μs
MD3 hold time (from MD1↓)	t <sub>M3H</sub>	—		2			μs
MD3 setup time (to MD0↓)	t <sub>M3SR</sub>	—	During program read cycle	2			μs
Address <sup>Note 2</sup> → Data output delay time	t <sub>DAD</sub>	t <sub>ACC</sub>	During program read cycle	2			μs
Address <sup>Note 2</sup> → Data output hold time	t <sub>HAD</sub>	t <sub>OH</sub>	During program read cycle	0		130	ns
MD3 hold time (from MD0↑)	t <sub>M3HR</sub>	—	During program read cycle	2			μs
MD3 ↓ → data output float delay time	t <sub>DFR</sub>	—	During program read cycle	2			μs

- Note 1.** Symbol of corresponding μPD27C256.  
**2.** Internal address is incremented by 1 at the rising edge of the fourth X1 input. This address signal is not output to external pins.

**Program Memory Write Timing**




**Program Memory Read Timing**



5. PACKAGE DRAWINGS

64 PIN PLASTIC SHRINK DIP (750 mil)



NOTE

- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	58.68 MAX.	2.311 MAX.
B	1.78 MAX.	0.070 MAX.
C	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
H	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	19.05 (T.P.)	0.750 (T.P.)
L	17.0	0.669
M	0.25 <sup>+0.10</sup> <sub>-0.05</sub>	0.010 <sup>+0.004</sup> <sub>-0.003</sub>
N	0.17	0.007
R	0~15°	0~15°

P64C-70-750A,C-1

**6. RECOMMENDED SOLDERING CONDITIONS**



The following conditions must be met when soldering this product.

For more details, refer to our document “**SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL**” (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case other soldering is done under different conditions.

**Table 6-1 Type of Through Hole Device**

**μPD75P216ACW: 64-pin plastic shrink DIP (750 mil)**

Soldering process	Soldering conditions
Wave soldering (only lead part)	Solder temperature: 260 °C or lower, Flow time: 10 seconds or less
Partial heating method	Pin temperature: 260 °C or lower, Time: 10 seconds or less

**Caution** This wave soldering should be applied only to lead part, and don't jet molten solder on the surface of package.

★ APPENDIX DEVELOPMENT TOOLS

The following development tools are provided for the development of a system which employs the μPD75P216A.

**Language processor**

RA75X relocatable assembler	Host machine			Part number
		OS	Distribution media	
	PC-9800 series	MS-DOS™ (Ver. 3.10 to Ver. 3.30C)	3.5-inch 2HD	μS5A13RA75X
			5-inch 2HD	μS5A10RA75X
IBM PC series	PC DOS™ (Ver. 3.1)	5-inch 2HC	μS7B10RA75X	

**PROM programming tools**

Hardware	PG-1500	The PG-1500 PROM programmer is used together with an accessory board and optional programmer adapter. It allows the user to program a single chip microcomputer containing PROM from a standalone terminal or a host machine. The PG-1500 can be used to program typical 256K-bit to 4M-bit PROMs.			
	PA-75P216ACW	PROM programmer adapter dedicated to μPD75P216ACW. Connect the programmer adapter to PG-1500 for use.			
	AF-9703 AF-9704	PROM programmer produced by Ando Electric Corp.			
	AF-9789	Programmer adapter dedicated to the μPD75P216ACW Connect to AF-9703, AF-9704 for use			
	UNISITE 2900 3900	PROM programmer produced by Data I/O Japan Corp.			
	PPI-0601	Programmer adapter dedicated to the μPD75P216ACW Connect to UNISITE, 2900, 3900 for use			
Software	PG-1500 controller	This program enables the host machine to control the PG-1500 through the serial and parallel interfaces.			
		Host machine			Part number
			OS	Distribution media	
		PC-9800 series	MS-DOS (Ver. 3.10 to Ver. 3.30C)	3.5-inch 2HD	μS5A13PG1500
				5-inch 2HD	μS5A10PG1500
IBM PC series	PC DOS (Ver. 3.1)	5-inch 2HC	μS7B10PG1500		




**Debugging tools**

Hardware	IE-75000-R <sup>Note</sup>	The IE-75000-R is an in-circuit emulator to debug the hardware and software at developing application system for 75X series. This emulator is used together with the emulation probe. For efficient debugging, the emulator is connected to the host machine and PROM programmer.			
	IE-75000-R-EM	The IE-75000-R-EM is an emulation board for the IE-75000-R and IE-75001-R. The IE-75000-R contains the emulation board. The emulation board is used together with the IE-75000-R or IE-75001-R to evaluate the μPD75P048.			
	IE-75001-R	The IE-75001-R is an in-circuit emulator to debug the hardware and software at developing application system for 75X series. This emulator is used together with the IE-75000-R-EM emulation board (option) and emulation probe. For efficient debugging, the emulator is connected to the host machine and PROM programmer.			
	EP-75216ACW-R	Emulation probe for the μPD75P216ACW. Connect this probe to the IE-75000-R or IE-75001-R and the IE-75000-R-EM for use.			
Software	IE control program	This program enables the host machine to control the IE-75000-R or IE-75001-R on the host machine through the RS-232-C interface.			
		Host machine		Part number	
			OS		Distribution media
		PC-9800 series	MS-DOS (Ver. 3.10 to Ver. 3.30C)	3.5-inch 2HD	μS5A13IE75X
				5-inch 2HD	μS5A10IE75X
IBM PC series	PC DOS (Ver. 3.1)	5-inch 2HC	μS7B10IE75X		

**Notes** Provided only for maintenance purposes.

**Remark** NEC is not responsible for the IE control program operation unless it runs on any host machine with the operation system listed above.



## NOTES FOR CMOS DEVICES

### ① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

**Note:**

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### ② HANDLING OF UNUSED INPUT PINS FOR CMOS

**Note:**

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

### ③ STATUS BEFORE INITIAIZATION OF MOS DEVICES

**Note:**

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

"μPD75216A USER'S MANUAL" (IEM-988F) is also prepared for this product (option).

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime systems, etc.

M4 92.6

**FIP<sup>®</sup> is a trademark of NEC Corporation.**

**MS-DOS TM is a trademark of Microsoft Corporation.**

**PC DOS TM is a trademark of IBM Corporation.**