Application Note

AN1212/D Rev. 1, 11/2001

J1850 Multiplex Bus Commmunication Using the MC68HC705C8 and the SC371016 J1850 Communications Interface (JCI)

By Chuck Powers Multiplex Applications

Introduction

The SC371016 J1850 communications interface (JCI) is a serial multiplex communication device developed and manufactured by Motorola for communicating on an automotive serial multiplex bus compatible with the Society of Automotive Engineers Recommended Practice J1850-Class B Data Communication Network Interface. The JCI, which can be easily interfaced to a wide variety of microcontrollers, can be used to transmit and receive serial messages within the framework of J1850, while requiring a minimum of host MCU intervention. The JCI handles all of the communication duties, including complete message buffering, bus access, arbitration and message qualification. Host intervention is only required when a complete message has been received error-free from the multiplex bus, or when the JCI is ready to receive a message for transmission onto the multiplex bus.

This application note describes a basic set of driver routines for communicating on a Class B serial multiplex bus using the JCI and the MC68HC705C8, a multipurpose MCU based upon Motorola's industry standard M68HC05 CPU. Methods will be outlined on interfacing the JCI to the MC68HC705C8, initializing the JCI for proper communication, and transferring data between the JCI and the host MCU. Though these driver routines have been written for use with the MC68HC705C8, the methods described are readily applicable to other microcontroller families.

J1850 Overview

The increase in the complexity and number of electronic components in automobiles has caused a massive increase in the wiring harness requirements for each vehicle. This, in turn, has led to the demand for a means of reducing the amount of wiring needed while at the same time maintaining or improving the communication between various components.

MOTOROLA intelligence everywhere^{**}

digitaldna

The SAE Recommended Practice J1850 was developed by the Society of Automotive Engineers as a method of medium speed (Class B) serial multiplex communication for use in the automotive environment. Serial multiplex communication (MUX) is a method of reducing wiring requirements while increasing the amount and type of data which can be shared between various components in the automobile. This is done by connecting each component, or node, to a serial bus, consisting of either a single wire or a twisted pair. Each node collects whatever data is useful to itself or other nodes (wheel speed, engine RPM, oil pressure, etc.), and then transmits this data onto the MUX bus, where any other node which needs this data can receive it. This results in a significant improvement in data sharing, while at the same time eliminating the need for redundant sensing systems.

The J1850 protocol encompasses the lowest two layers of the ISO open system interconnect (OSI) model, the data link layer and the physical layer. It is a multi-master system, utilizing the concept of carrier sense multiple access with collision resolution (CSMA/CR), whereby any node can transmit if it has determined the bus to be free. Non-destructive arbitration is performed on a bit-by-bit basis whenever multiple nodes begin to transmit simultaneously. J1850 allows for the use of a single or dual wire bus, two data rates (10.4 kbps or 41.7 kbps), two bit encoding techniques (pulse-width modulation or variable pulse-width modulation), and the use of CRC or Checksum for error detection, depending upon the message format and modulation technique selected.

Features

A J1850 message, or frame, consists of a start of frame (SOF) delimiter, a oneor three-byte header, zero to eight data bytes, a CRC or Checksum byte, an end of data (EOD) delimiter, and an optional in-frame response byte, followed by an end of frame (EOF) delimiter. Frames using a single byte header are transmitted at 10.4 kbps, using VPW modulation, and contain a Checksum byte for error detection (see **Figure 1**). Frames using a one-byte consolidated header or a three-byte consolidated header can be transmitted at either 41.7 kbps or 10.4 kbps, using either PWM or VPW modulation techniques, and contain a CRC byte for error detection (see **Figure 2** and **Figure 3**).



Figure 1. Single Byte Header Frame Format





J1850 Multiplex Bus Communication Using the MC68HC705C8 and the SC371016 J1850 Communications Interface (JCI)

For More Information On This Product, Go to: www.freescale.com



Figure 3. Consolidated Three-Byte Header Frame Format

Each frame can contain up to 12 bytes (PWM) or 101 bit times (VPW), with each byte being transmitted MSB first. The optional in-frame response can contain either a single byte or multiple bytes, with or without a CRC byte.

Table 1 summarizes the allowable features of the J1850 protocol. Which features are used is determined by the requirements of each individual network.

Feature	1 & 3 Byte Headers	1 & 3 Byte Headers	1 Byte Only Header
Bit encoding	PWM	VPW	VPW
Bus medium	Dual wire	Single wire	Single wire
Data rate	41.7 kbps	10.4 kbps	10.4 kbps
Data integrity	CRC	CRC	Checksum

Table 1. J1850	Protocol O	ptions
----------------	------------	--------

Frame Headers and Addressing

As outlined above, a J1850 frame can contain one of three types of headers, depending upon a particular system's requirements. The single-byte header incorporates the frame priority/type and target address into a single byte. A one-byte consolidated header also consolidates the frame priority/type and target address into a single byte, with bit 4 = 1 to indicate that it is a one-byte consolidated header. The three-byte header places the frame priority/type into the first byte, the target address of the intended receiver(s) into the second byte, and the source address of the frame originator into the third byte. In the priority/type byte of the three-byte header, bit 4 = 0 to indicate it is a three-byte header.

Frames transmitted on a J1850 network can be either physically or functionally addressed. Since every node on a J1850 network must be assigned a unique physical address, a frame can be addressed directly to any particular node by making the node's physical address the target address of the frame. This is useful in applications such as diagnostic requests, where a specific node's identification may be important. Functional addressing is used when the data being transmitted can be identified by its particular function, rather than its intended receiver(s). With this form of addressing, a frame containing data is transmitted with the function of that data encoded in the target address of the frame. All nodes which require the data of that function can then receive it at the same time. This is of particular importance to networks where the physical

address of the intended receivers is not know, or could change, while their function remains the same. An example of data that would be functionally addressed is wheel speed, which could be of interest to multiple receivers, each with a different physical address. Functionally addressing the wheel speed data would allow it to be transmitted to all intended receivers in a single frame, instead of transmitting the data in a separate frame for each receiver.

Error Detection Every frame transmitted onto a J1850 network contains a single byte for error detection. Frames using the single-byte header contain a Checksum byte, which is the simple summation of all the bytes in the frame, excluding the delimiters and the Checksum byte itself. If the one-byte consolidated header or the three-byte header is used, the frame must contain a cyclical redundancy check, or CRC, byte. This byte is produced by shifting the header and data bytes through a preset series of shift registers. The resulting byte is then inserted in the frame following the data bytes. Any node which receives the frame then shifts the header, data, and CRC bytes through an identical series of shift registers, with an error free frame always producing the result \$C4. In most cases, the Checksum calculation and verification will be performed using a software routine, while CRC bytes are generated via hardware. Any frame in which the error detection byte does not produce the proper result is discarded by all receivers, and any in-frame response, if required, is not transmitted.

Arbitration

Arbitration on the multiplex bus is accomplished in a non-destructive manner, allowing the frame with the highest priority to be transmitted, while any transmitters which lose arbitration simply stop transmitting and wait for an idle bus to begin transmitting again. If multiple nodes begin to transmit at the same time, arbitration begins with the first bit following the SOF delimiter, and continues with each bit thereafter. Whenever a transmitting node detects a dominant bit while transmitting. This is known as "bitwise" arbitration. Since a dominant bit dominates a recessive bit (a "0" dominates a "1"), the frame with the lowest value will have the highest priority, and will always win arbitration, i.e., a frame with priority 000 will win arbitration over a frame with priority 001. This method of arbitration will work regardless of how many bits of priority encoding are contained in the frame. Frequency, messaging strategies are utilized which ensure that all arbitration is resolve by the end of the frame header.

In-Frame Response The optional in-frame response, or IFR, portion of a frame follows the EOD delimiter, and contains one of three types of information. The first type of IFR contains a single I.D. byte from a single receiver, indicating that at least one node received the frame. The I.D. byte is usually the physical address of the responding node. The second type of IFR contains multiple I.D. bytes from multiple receivers, indicating which receivers actually received the frame.

In this case, the number of response bytes is limited only by the overall frame length constraints. The third type of IFR contains data bytes, with or without a CRC byte, from a single receiver. This type of IFR usually occurs during the IFR portion of a frame in which that data is requested. The CRC byte, if included, is calculated and decoded in an identical manner to the frame CRC, except the transmitter and receiver roles are reversed. In VPW modulation, the in-frame response byte is preceded by a normalization bit, which is required to return the bus to the active state prior to transmitting the first bit of the IFR.

Modulation As previously mentioned, J1850 frames can be transmitted using two different modulation techniques, pulse width modulation (PWM) or variable pulse width modulation (VPW). The modulation technique used is dependent upon the desired transmission bit rate and the physical makeup of the bus. The PWM technique is primarily used with a bit rate of 41.7 kbps, and a bus consisting of a differential twisted pair. VPW modulation is used with a bit rate of 10.4 kbps and a single-wire bus.

For more detailed information on the features of J1850, refer to SAE Recommended Practice J1850 – Class B Data Communication Network Interface. Because this document is still subject to modification, the user should ensure that the most recent revision is referenced.

MC68HC705C8 Microcontroller

The MC68HC705C8 MCU is a multipurpose HCMOS MCU based on the industry standard M68HC05 CPU (refer to **Figure 4**). It contains:

- 8K of erasable programmable read-only memory (EPROM)
- 176 bytes of random-access memory (RAM)
- Serial peripheral interface (SPI) and serial communications interface (SCI) interface ports
- 6-bit timer with one input capture and one output compare,
- On-board computer operating properly (COP) watchdog system

A similar device, the MC68HC05C8, is identical to the MC68HC705C8, except the 8K of EPROM is replaced with 8K of ROM. Some of the major features of the MC68HC705C8 are outlined below. For a detailed description of the features and operation of the MC68HC705C8, refer to the *MC68HC705C8 Technical Data* document.

AN1212/D





Memory

The MC68HC705C8 MCU contains 7600 bytes of EPROM (including userdefined reset and interrupt vectors), 223 bytes of bootstrap ROM, and 176 bytes of static RAM. The user can also access up to an additional 144 bytes of user EPROM or 128 bytes of RAM, by programming the RAM1:0 bits of the OPTION register (address \$1FDF) on the MC68HC705C8, or by mask option selection on the MC68HC05C8. All ROM and RAM is memory mapped, allowing the user to directly read from (ROM, RAM) or write to (RAM) any memory location. The MC68HC705C8 OPTION register contains a security bit

Semiconductor, Inc.

0

reescal

which can be programmed by the user to prevent an unauthorized dump of the contents of the EPROM. Figure 5 shows the complete memory map of the MC68HC705C8.



Figure 5. MC68HC705C8 Memory Address Map

J1850 Multiplex Bus Communication Using the MC68HC705C8 and the SC371016 J1850 Communications Interface (JCI)

> For More Information On This Product, Go to: www.freescale.com

AN1212/D	
Input/Output	The MC68HC705C8 contains 24 bidirectional I/O lines, divided into three 8-bit I/O ports, designated A, B, and C. Port D is a 7-bit input-only port, which shares functions with the serial interface ports. The direction of the 24 I/O lines is controlled by three data direction registers, one for each I/O port. This allows each I/O line to be individually configured by the user as either an input or output. The ports and data direction registers are contained in the first page of the MCU memory map and can be read or written to directly by the user.
Serial Peripheral Interface	The MC68HC705C8 contains a serial peripheral interface (SPI) port, which can be used for high speed serial communication with other peripherals or MCUs. The SPI is a full-duplex, three-wire synchronous serial interface, with programmable clock phase and polarity which can transmit data at up to 1.05 MHz (Master mode).
16-Bit Timer	The MC68HC705C8 contains a timer system featuring a 16-bit free-running counter, one programmable input capture, and one programmable output compare. The timer can be used to record time between input transitions, or to generate output transitions at user specified intervals. The directions for both input edge detection and output edge generation are programmable, and a variety of maskable CPU interrupts are available.
JCI Overview	
	The SC371016 J1850 communications interface, or JCI, is an all digital device that has been designed to handle all of the necessary communication functions associated with transmitting and receiving frames on a J1850 compatible MUX bus. Through the use of the proper analog transceiver, a single control input, and the correct choice of input oscillator frequencies the JCI can be used to transmit and receive frames in either PWM or VPW modulation, depending upon the user's system requirements. As mentioned above, an external analog transceiver is required to perform the necessary analog waveshaping, output drive, and input compare functions.
	When the host MCU has a message ready for transmission onto the MUX bus, the entire message is transmitted to the JCI, and the JCI then performs the

the entire message is transmitted to the JCI, and the JCI then performs the necessary bus acquisition, frame transmission, arbitration, and error detection to ensure that only complete, error-free frames are transmitted. When frames are received from the MUX bus, the JCI performs the necessary error checking, determines if the message is of interest to that particular node and, if so, passes the complete message to the host MCU. If desired, the JCI can transmit its physical node address as an in-frame response during the IFR portion of the frame.

Go to: www.freescale.com

AN1212/D JCI OVERVIEW

The JCI is a CMOS device which can operate over a wide temperature range. It requires a 4 MHz or 8 MHz external oscillator, depending upon the desired transmission bit rate, which can be supplied by a ceramic resonator. Figure 6 shows a block diagram of the JCI. The following is a description of all major hardware features and functions of the JCI.



Figure 6. JCI Block Diagram

Host Interface

The JCI has three different serial host interface modes which can be used to interface the JCI to a wide variety of microcontrollers. These three interface modes include:

- Handshake SPI mode
- Handshake SCI mode
- Enhanced SPI mode

These three interface modes provide the host MCU with a choice of two eightconductor or one five-conductor, high speed, synchronous serial interfaces to the JCI.

The handshake SPI mode is an eight-conductor, full-handshake synchronous serial interface. This mode has three conductors for data transfer, and five for data control and error indication. The three conductor data transfer is compatible with the Motorola serial peripheral interface, preforming an 8-bit "data exchange" between the host MCU and the JCI during each byte transfer. The five control lines are used to delineate data transfers between the host MCU and the JCI has received a message from the MUX bus, and to indicate to the host when a transmission error has been detected.

The handshake SCI mode is also an eight-conductor, full-handshake synchronous serial interface, having three conductors for data transfer and five for data control and error indication. The three-conductor data transfer is similar in format to the Motorola serial communications interface, although the host MCU must also supply a serial clock to the JCI.

The enhanced SPI mode is a five-conductor synchronous serial interface, compatible with the Motorola serial peripheral interface (SPI). Data is transferred between the host MCU and the JCI in pairs of 8-bit SPI transfers. During the first transfer of each pair, the host MCU transmits a byte of data, which may or may not be valid, to the JCI, while the JCI transmits a status byte to the host MCU, in which is encoded the current status of the JCI. During the second transfer of each pair, the host MCU transmits a command byte to the JCI which can contain a variety of transmit, receive, or general commands, while the JCI transfers a data byte to the host MCU, which may or may not be valid.

For more information on each of these host interface modes, refer to the *J1850 Communications Interface Specification*, Chapter 4: MCU Interface.

JCI Control/ Configuration Inputs

The JCI has 12 inputs that are used to determine:

- The host interface mode
- The message transmission rate
- Modulation technique
- Whether an in-frame response is required
- The physical address of the node

These inputs are normally tied to either a logic 1 or logic 0 in the application, though each can be connected to a host MCU I/O port pin for greater flexibility.

The mode select pins (MODE1:0) are used to determine which interface mode the JCI will use to communicate with the host MCU. Because these pins are level sensitive, the user must take care not to inadvertently change the logic level on one of these inputs, as communication with the JCI will be disrupted. **Table 2** shows the interface mode selection criteria for the mode inputs.

MODE0	MODE1	Operating Mode
V _{SS}	V _{SS}	Enhanced SPI
V _{SS}	V _{DD}	Handshake SPI
V _{DD}	V _{SS}	Handshake SCI
V _{DD}	V _{DD}	Test mode enable

 Table 2. JCI Interface Mode Selection

The COMSEL input is used in conjunction with the input oscillator frequency to determine which modulation technique and bit rate the JCI will use to transmit and receive frames on the MUX bus. COMSEL is normally tied to a logic 1 or logic 0 in the application, but it can be connected to a host I/O pin which can be used to control both the logic level of the COMSEL input and an input oscillator control circuit, allowing the user to switch between modulation techniques and transmission bit rates. **Table 3** shows the modulation and bit rate selections as determined by the logic level of the COMSEL input and the input oscillator frequency.

Table 3. Con	nmunication Rate	e and Format Selection
--------------	------------------	------------------------

f _{osc}	COMSEL	Communication Baud Rates	Communication Format
8 MHz	V _{DD}	41.7 kbps	PWM
8 MHz	V _{SS}	20.8 kbps	VPW
4 MHz	V _{DD}	20.8 kbps	PWM
4 MHz	V _{SS}	10.4 kbps	VPW

The in-frame response (IFR) input determines whether the JCI will transmit, and expect to receive, an in-frame response during the IFR segment of a frame. If the IFR input is at a logic 1, the JCI will transmit its physical node address as a single byte IFR without CRC. The JCI will also expect to receive and IFR each time it transmits a frame onto the MUX bus.

If arbitration is lost while the JCI is attempting to transmit an IFR during the IFR segment of a frame, the JCI will not make another attempt to transmit an IFR within that frame. If the JCI does not receive an IFR during the IFR segment of a message it has transmitted, it will consider that to be a transmission error. If the IFR input is at a logic 0, then the JCI will neither transmit an IFR nor expect to receive an IFR when it transmits a frame onto the MUX bus.

The I.D. inputs (ID7:0) are used to input the physical address of the node. These inputs are normally hardwired in the application to either a logic 0 or logic 1, and are latched into the JCI on the rising edge of a reset pulse.These inputs could be connected to an I/O port of the host MCU, but the JCI would have to be reset by the host MCU each time it wished to change the physical address of the node.

For more information on each of these inputs functions, refer to the *J1850 Communications Interface Specification*, Chapter 3: Operating Modes, and Chapter 4: MCU Interface.

Message Buffers

The JCI contains a single buffer for storing messages for transmission onto the MUX bus, and two buffers for storing messages received from the MUX bus. Each buffer can hold up to 11 bytes, allowing the JCI to transmit and receive the maximum frame length allowed by J1850 (11 bytes + CRC byte).

The transmit (Tx) buffer is an 11-byte buffer into which the host MCU loads all necessary header and data bytes to be transmitted onto the multiplex bus. The CRC byte is calculated and appended onto the frame by the JCI during transmission. The Tx buffer can hold only one complete message at a time. In either handshake interface mode, the host MCU asserts the STX input to inform the JCI that new message data is being transmitted and monitors the BSY output to determine the status of the Tx buffer. In the enhanced SPI mode, the host MCU loads the Tx buffer through a series of command bytes and monitors the status of the Tx buffer via the status byte.

Once a complete message has been loaded into the Tx buffer, any further attempts by the host MCU to transmit data to the JCI will be ignored until the JCI has transmitted the current frame. Once the data has been emptied from the buffer, the JCI will then accept data for a new message. If the host MCU wishes to transmit a new message to the JCI before the current one has been transmitted, it can empty the Tx buffer by asserting the FLUSH input in either handshake interface mode or through use of the "Flush Tx FIFO" command in the enhanced SPI mode.

The receive (Rx) buffers are two11-byte buffers which can each store a complete, maximum length J1850 message (without the CRC). Once the JCI has placed a complete message in an Rx buffer, it makes this Rx buffer available to the host while denying the host access to the other Rx buffer until the next message has been received. Since only one of these Rx buffers can be accessed by the host MCU at a time, to the host there appears to be only a single Rx buffer.

This "ping-pong" action allows the JCI to store a message being received from the MUX bus in one Rx buffer while the host MCU is retrieving a previously received message from the other Rx buffer. Only one message can be stored in each buffer at any one time. In either handshake interface mode, the JCI asserts the RTS output to notify the host MCU that a complete message has been received, and the host MCU asserts the CTS input when it is ready to retrieve each byte. In the enhanced SPI mode, the JCI asserts the INT output when it has received a complete message into an Rx buffer. The host MCU then retrieves the data through a series of command bytes. The host MCU monitors the status of each Rx buffer through the status byte.

Once the JCI has stored a message in each Rx buffer, it will ignore any further frames being transmitted onto the MUX bus until the host MCU has either retrieved the data from, or flushed, one of the Rx buffers. If the host MCU does not wish to retrieve a message from an Rx buffer, it can flush the data, either by using the FLUSH input in either handshake interface mode or with the "Flush Current Rx FIFO" command in the enhanced SPI mode.

Due to the nature of the J1850 bus, each node must receive every frame it transmits to ensure proper arbitration. Therefore, it is possible for the JCI to receive, and pass back to the host, a message it has transmitted. Unless message filtering is used to prevent this, the user's software must be prepared to deal with this occurrence. However, no in-frame response byte is ever loaded into the Rx buffer or passed back to the host MCU.

For more information on the Rx and Tx buffers, refer to the *J1850 Communications Interface Specification*, Chapter 5: Rx/Tx FIFO's.

Message Filter

In the enhanced SPI mode, the JCI can utilize a pair of 8-bit registers to filter frames as they are received off of the MUX bus. This allows the JCI to limit the number of messages it receives and thus the amount of host intervention necessary. These registers are called the acceptance code register (ACR) and the acceptance mask register (AMR).

The ACR and AMR are each loaded during initialization, and thereafter, as each frame is being received from the MUX bus, the ACR data is compared to the target address byte of the frame being received. Each bit in the target address byte must match exactly each bit in the ACR for which the corresponding bit in the AMR is set. If the unmasked bits do not match exactly,

the remainder of the frame is ignored. Any bits in the target address byte corresponding to bits in the AMR which are not set are not compared. **Figure 7** illustrates this procedure.

Message filter is not currently available on the JCI in either handshake interface mode. However, it may be available in the future as a factory mask option.

For more information the JCI's message filtering capabilities, refer to the *J1850 Communications Interface Specification*, Chapter 4: MCU Interface.



X = MASKED BIT

Figure 7. JCI Message Filtering

Error Detection The JCI uses a variety of methods to ensure the data transmitted onto or received from the MUX bus is error-free. These include a digital input filter, CRC generation and checking, and a constant monitoring of bit and symbol timing, as well as message framing.

All data received from the MUX bus passes through a digital filter. This filter removes short noise pulses from the input signal, which could otherwise corrupt the data being received. The "cleaned up" signal is then passed to the symbol decoder, which decodes the data stream, determining what each bit or symbol is, whether it is of the proper length, and that the message is framed properly.

The CRC byte is calculated by the JCI as it transmits a frame onto the MUX bus and is then appended to the message following the data portion of the frame. The CRC of any frame the JCI receives, including its own, is checked, and if it is not correct, the frame is discarded.

Any frame in which any type of error is detected is discarded by the JCI. If the JCI detects an error while it is transmitting a frame onto the MUX bus, it will immediately halt transmission, wait for an idle bus, and attempt to retransmit the frame. Following the detection of a transmission error, the JCI will attempt to transmit a message up to two more times. Following the third attempt, the

JCI will discard the message, and inform the host MCU that a transmission error has occurred. Loss of arbitration is not considered a transmission error.

For more information on the different methods of error detection and notification used by the JCI, refer to *J1850 Communications Interface Specification*, Chapter 4: MCU Interface and Chapter 7: MUX Interface.

MessageAs mentioned above, the JCI is an all digital device and requires an analogTransmittertransceiver to supply all transmit waveshaping, transmit drive, and inputand Receivercompare functions. The JCI transmits the frame to the physical interface atdigital CMOS levels, where the appropriate waveshaping and drive takesplace. Frames being received from the MUX bus are converted back to digitalCMOS levels by the analog physical interface and then transmitted to the JCI,where physical interface rise/fall times and propagation delays are taken into
account.

For more information on transmitting and receiving messages and transceiver interfacing, refer to *J1850 Communications Interface Specification*, Chapter 7: MUX Interface.

MC68HC705C8/JCI Interface Driver Routines

Communication on the J1850 MUX bus using the JCI can be subdivided into three basic tasks: setup, transmitting, and receiving.

Setup includes:

- Hardware configuration
- Host MCU initialization
- JCI reset
- Loading the ACR and AMR registers with the appropriate message filter data

Transmitting involves:

- Assembling the necessary message bytes
- Transferring the message bytes to the JCI
- Monitoring the JCI to determine when the message has been transmitted successfully

Receiving involves:

- Retrieving message data from the JCI
- Doing any additional filtering
- Storing the data where the user's application software can access it.

These basic driver routines have been divided into these three sections, which should allow the to be more easily understood and used. Each section is detailed below.

This software is intended to be a basic implementation, consuming less than 400 bytes of ROM, so of course the user's system requirements may call for different, and possibly more enhanced, routines. However, these routines should give any potential user a good basic introduction to interfacing the JCI to an MCU, and they can easily be enhanced where added features are needed. Though the MC68HC705C8 is the MCU which was utilized in this example, these driver routines can easily be used with any member of the M68HC05 or M68HC11 Families which has an SPI, a 16-bit timer, and an appropriate amount of memory for the user's application.

This software is written for enhanced SPI mode which requires a little more CPU overhead but fewer host MCU I/O lines. An I/O line of the host MCU is also connected to the RESET input of the JCI, giving the host MCU the ability to reset the JCI through software whenever appropriate. The circuit in **Figure 8** shows a basic JCI/host MCU interface with the JCI configured for 10.4 kbps VPW transmission and IFR required for each message. The physical address of the node depicted is \$55. These hardware assumptions are reflected in the software routines, as is the use of three-byte headers, but these routines will work quite well with any hardware configuration required by the user.





J1850 Multiplex Bus Communication Using the MC68HC705C8 and the SC371016 J1850 Communications Interface (JCI)

MOTOROLA

This setup routine is in two parts:

- The setup of host MCU RAM
- The reset of the JCI

It should only be necessary to run the setup routines following a host reset, or possibly following the detection of a communication problem on the MUX bus. All of the setup procedures described below can be performed by calling the subroutine JCIRST.

The host MCU RAM is initialized with six bytes reserved for data transfer commands, a single 11-byte transmit message buffer, plus two bytes for transmit control, and a received message buffer pointer and 8-byte received message buffer corresponding to each functional I.D. the user's application must recognize. The use of each RAM location will be explained as it is utilized.

Following a reset of the MC68HC705C8, three host registers are initialized for communication with the JCI. Two port C I/O lines (PC0:1) are configured as outputs, with PC0 connected to the $\overline{\text{CS}}$ input of the JCI to control serial communication and PC1 connected to the RESET input to allow the host MCU to reset the JCI through software. The serial peripheral interface control register (SPCR) is configured for SPI interrupt disabled, SPI enabled, master mode, CPOL = CPHA = 1, and bit rate configured for 500 kHz SPI communication. The OPTION register is configured for RAM0 = RAM1 = 1 (128 additional bytes of RAM), and the IRQ input is programmed for negative edge-sensitivity.

The host MCU must then load the RAM location "txcntrl" with the value \$40. "txcntrl" is used for tracking the status of messages transmitted to the JCI and messages transmitted by the JCI onto the MUX bus. The use of "txcntrl" will be explained more fully in **Transmitting**.

The only other initialization required in the host MCU is the initialization of the received message buffer pointers (RMBP). Each RMBP is loaded with the starting address of each corresponding received message buffer. In this example, there are four received message buffers. However, the number of these buffers can be increased, with the only limit being the amount of RAM available and the amount of time the user is willing to spend sorting received messages.

Once the host MCU has completed initializing its internal RAM and registers, the host must perform the necessary initialization of the JCI. This simply involves releasing the RESET input, delaying to allow the JCI's internal registers to reset to a known state, and then loading the ACR and AMR registers. The values to be loaded in the ACR and AMR registers are assigned in the equates segment, and each is loaded by calling the subroutines LOADACR and LOADAMR, respectively. Once this is complete and the host MCU clears the I bit, enabling interrupts, the MC68HC705C8 and the JCI are loaded and ready for multiplex communication. Refer to Figure 9 for a graphical representation of the reset sequence.

MOTOROLA

Setup

AN1212/D



Figure 9. JCIRST Subroutine

Transmitting Transmitting a message to the JCI for transmission onto the MUX bus simply requires the host MCU to store the message bytes in the correct RAM location and call the TRANSMIT subroutine. The software handles moving the data from the host MCU to the JCI and determining when the message has been transmitted successfully.

When the host MCU has data to be transmitted onto the MUX bus, the 'Message of Tx' bit (labeled "txt") in the RAM location "txcntrl" should first be cleared. This will ensure that a partial message will not inadvertently be transferred to the JCI. The host then stores the message bytes including the header bytes, into RAM, beginning at location "txbuf". The number of bytes in the message is then loaded into the RAM location "txcount". The host then calls the subroutine TRANSMIT. This subroutine will check the status of the JCI to determine whether the previous message has been transmitted and, if so, will transmit the new

message bytes to the JCI for transmission onto the MUX bus and then clear the 'Previous Tx Complete' bit (labeled "txi"). If the previous message has not completed transmission, the TRANSMIT subroutine will set the "txt" bit in the RAM location "txcntrl", and then call a timer subroutine called TIMERSU which enables a timer interrupt to check the JCI status at regular intervals. The TRANSMIT subroutine will then return to the main application routine.

The TIMERSU subroutine reads the current value of the timer's free-running counter, adds a value approximately equal to the shortest valid multiplex frame length, stores the new value in the output compare register, and enables the output compare interrupt. When the counter reaches the output compare value, an interrupt of the CPU occurs. The timer interrupt service routine then checks the status of the JCI. If the previous message has still not completed transmission, the output compare value advance sequence is repeated, and the JCI status is regularly checked, until the current message in the JCI is transmitted onto the MUX bus or is discarded due to reaching the retry limit.

Once the timer interrupt routine determines that the JCI's Tx buffer is empty, the routine checks to see if the "txt" it is set in RAM location "txcntrl". If this bit is set, indicating that a new message is ready for transmission, the "txt" bit is cleared, and the message bytes are transferred to the JCI for transmission, and the timer reset sequence continues.

If the "txt" bit is clear, the timer interrupt routine sets the "txi" bit, and disables the timer interrupt. In this way, bits "txt" and "txi" in RAM location "txcntrl" act as a double semaphore to track the status of both the JCI Tx buffer and the transmit buffer in host MCU RAM, allowing the software to automatically transfer messages to the JCI whenever the Tx buffer in the JCI can accept them.

If the timer interrupt occurs while the host is loading message data into its transmit buffer and the "txt" bit has not been cleared by the user, the number of bytes in RAM location "txcount" will be transferred to the JCI, whether the host

has completed updating this data or not. Therefore, the user must ensure that the "txt" bit is cleared before updating data in the host MCU RAM transmit buffer.

Refer to **Figure 10** for a graphical representation of the use of the semaphore bits, and what events cause each bit to be set and cleared.



Figure 10. Transmit Double Semaphore State Sequence

If the user's application requires the use of more than one RAM transmit buffer, a transmit queue can easily be set up to transmit messages to the JCI, either in FIFO order, or by priority of the message.

If the host MCU wishes to transmit a message as soon as possible, the Tx buffer in the JCI can be cleared by calling the TXFLUSH subroutine. This subroutine will command the JCI to immediately empty the Tx buffer, preparing it for another message from the host. If the JCI is attempting to transmit when the Tx buffer is flushed, the JCI will abort the transmission, ensuring that the transmission halts on a non-byte boundary.

Figure 11 shows the sequence of the example transmit routine, while **Figure 12** outlines the steps necessary for the actual message transfer between the host MCU and the JCI. **Figure 13** shows the sequence used to check the status of the JCI.

PREVIOU MESSAGI HOST TO INTERRU INDICATE

Semiconductor, Inc

0

eescal

AN1212/D MC68HC705C8/JCI Interface Driver Routines



Figure 11. Example Transmit Sequence

AN1212/D



J1850 Multiplex Bus Communication Using the MC68HC705C8 and the SC371016 J1850 Communications Interface (JCI) MOTOROLA

Freescale Semiconductor, Inc.

AN1212/D MC68HC705C8/JCI Interface Driver Routines





Receiving

When the JCI has received an error-free message fro the MUX bus which meets the filtering criteria, the IRQ interrupt service routine performs the necessary data retrieval, some additional filtering, and then stores the data in a specified location in host RAM where the main application software can access it.

MOTOROLA

As soon as a qualified message is stored in one of the JCI's two Rx buffers, the INT output is asserted. This output is connected to the MC68HC705C8 IRQ input, generating a CPU interrupt. The interrupt service routine first retrieves and discards the priority/type byte of the message. The second byte of the message, the target address byte, is then retrieved. This byte is compared to each functional I.D. for which a received message buffer has been reserved. As soon as a match is found, the received message buffer pointer corresponding to that functional I.D. is loaded into the X register. The target address byte. It is not necessary to retain these bytes of the message, since a logical assumption is that the functional I.D. must be known to the receiver already, and the source address is of no use since the function, and not the source, of the message data is what is important.

The data bytes are then retrieved by the host MCU until the JCI status shows the Rx buffer to be empty. Each of the retrieved data bytes is loaded into host MCU RAM beginning at the RAM location whose value is in the appropriate received message buffer pointer. The number of data bytes contained in each received message is not saved because the number of data bytes of any message transmitted on the J1850 MUX bus is pre-defined, and therefore the user should already know how many data bytes will be retrieved for each functional I.D. specified.

At anytime during the retrieval of a message from the JCI, if the host MCU determines that the message is of no interest, the host MCU can call the RXFLUSH subroutine. This subroutine will command the JCI to clear the current Rx buffer immediately. Once the entire message has either been retrieved or cleared from the JCI's Rx buffer, the buffer is released to receive another message from the MUX bus. The interrupt service routine then returns to the point in the user's application software where the interrupt occurred. Refer to Figure 14 for the sequence followed during the IRQ interrupt service routine.

This procedure results in each host MCU RAM receive buffer containing the latest data received for a specified functional I.D., where the host MCU can access it whenever it needs updated data. Whenever this stored data is accessed, however, the host must first set the I bit to inhibit a receive interrupt. If a receive interrupt is serviced while the host is accessing this stored data, it is possible that the host could end up reading partial data from two different received messages. Also, if physically addressed, or "node-to-node" messages are to be utilized in the user's system, it is a simple matter to modify the receive routine to store the source address of the node-to-node message, if necessary, in the first RAM location of a received message buffer, and to store the number of data bytes received, if necessary, in a temporary storage location for use by the host MCU.

AN1212/D MC68HC705C8/JCI Interface Driver Routines



Figure 14. IRQ Interrupt Service Routine (Sheet 1 of 2)

J1850 Multiplex Bus Communication Using the MC68HC705C8 and the SC371016 J1850 Communications Interface (JCI)

> For More Information On This Product, Go to: www.freescale.com



Figure 14. IRQ Interrupt Service Routine (Sheet 2 of 2)

Error Handling

These basic driver routines do not contain extensive error handling procedures. For received messages, the basic assumption made is "if it is no good, don't bother the host with it". Any messages being received which contain errors are simply discarded. Likewise, when transmission or bus errors are detected there are no procedures for dealing with them, since in many instances there is not much the node can do to prevent them from occurring.

However, the JCI can supply the host MCU with extensive transmit, receive, and bus error information, which the host can use to perform any procedures deemed necessary whenever any of these errors are detected on the MUX bus.

J1850 Multiplex Bus Communication Using the MC68HC705C8 and the SC371016 J1850 Communications Interface (JCI)

For More Information On This Product, Go to: www.freescale.com

Summary

These software driver routines are intended as examples which can be used as a starting point for the development of application software which includes a JCI interface. They should allow the user to quickly construct a basic application using the MC68HC705C8 and JCI for communication onto a J1850 MUX bus, but do not provide a full range of error detection procedures, or otherwise utilize all the information the JCI can provide about the status of the MUX bus, and the messages transmitted and received. For a detailed description of the functions of the JCI, refer to the *J1850 Communications Interface Specification*.

References

J1850 Communications Interface Specification, Revision 1.0, Motorola, 1991

M68HC05 Applications Guide, M68HC05AG/AD, Motorola, 1989

MC68HC705C8 Technical Data, MC68HC705C8/D, Motorola, 1990

Society of Automotive Engineers Recommended Practice J1850 – Class B Data Communication Network Interface, J1850, SAE, 1992

Society of Automotive Engineers Recommended Practice J2178 Class B Communication Network Messages, J2178, SAE, 1992

Code Listings

These code listings follow:

- MC68HC705C8/JCI Sample Driver Routines
- MC68HC705C8/JCI Driver Code Example Program

AN1212/D

1	+++++++		+++++++	+++++++++++++++++++++++++++++++++++++++	+++++++++++++++++++++++++++++++++++++++	+++++++++++++++++++++++++++++++++++++++	+ + +
T							
2	*						*
3	*		1	MC68HC705C8/J	CI Sample		*
4	*			Driver Rout	tines		*
5	*						*
б	* This	code i	s memor	y mapped for t	the MC68HC705C8. I	t interfaces	*
7	* to th	ne JCI	using the	he Enhanced Si	PI interface mode.		*
8	*						*
9	*						*
10	*			Revision His	story		*
11	* Rev.	0.1:	(initia	al release)	Chuck Powers	6/30/92	*
12	* Rev.	0.2:	Add Tx	& Rx flush			*
13	*		routin	es	Chuck Powers	7/10/92	*
14	* Rev	0.3:	Fix TX:	STATUS and		., _0, 22	*
15	*		messag	e filtering	Chuck Powers	7/17/92	*
16	*		message		CHACK LOWCLD	1, 11, 22	*
	* * * * * * * *	* * * * * * *	******	* * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * *	* * *
10 1							
10 10	* * * * * * * *	* * * * * * *	* * * * * * *	* * * * * * * * * * * * *	* * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * *	* * *
19 20	*****			- +	a	<u>ــــ</u>	***
∠U 21	********				S ++++++++++	* * * * * * * * * * * * * * * * * * * *	* * *
21	*******	* * * * * *	******	*****	*****	****	* * *
22			* • • •				
23	porta	equ	\$00	;Port A			
24	portb	equ	\$01	;Port B			
25	portc	equ	\$02	;Port C			
26	portd	equ	\$03	;Port D			
27							
28	ddra	equ	\$04	;Data Dir	ection, Port A		
29	ddrb	equ	\$05	;Data Dir	ection, Port B		
30	ddrc	equ	\$06	;Data Dir	ection, Port C		
31							
32	spcr	equ	\$0a	;Serial P	eripheral Control	Register	
33	spsr	equ	\$0b	;Serial P	eripheral Status R	legister	
34	spdr	equ	\$0c	;Serial P	eripheral Data Req	ister	
35	£ -	T					
36	tcr	ean	\$12	;Timer Co	ntrol Register		
37	tsr	ean	\$13	;Timer St	atus Register		
38	ocrh	ean	\$16	;Timer Ou	tput Compare Regis	ter (High)	
39	ocrl	emi	\$17	;Timer Ou	tput Compare Regis	ter (LOW)	
40	tarh	equ	9⊥/ \$18	Timer Co	unt Register (High) ,	
-10 /11		equ	γ⊥0 ¢1Ω	Timer Co	unt Register (HIGH	· /	
±⊥ 4.0	LCLT	equ	ςτς	, i timer Co	unit Register (LOW)		
42 10	***		a 1 arm	+~ ***			
43	AA * TCR	BIT AS	signmen				
44			_				
45	icie	equ	7	;Input Ca	pture Interrupt En	able	
46	ocie	equ	6	;Output C	ompare Interrupt E	nable	
47	toie	equ	5	;Timer Ov	erflow Interrupt E	nable	
48							
49	*** SPCF	R Bit A	ssignme	nts ***			
50							
51	spie	equ	7	;SPCR, Bi	t 7 - SPI Interrup	t Enable	
52	spe	equ	6	;SPCR, Bi	t 6 - SPI Enable		
53	mstr	equ	4	;SPCR, Bi	t 4 - Master Mode	Select	
54	cpol	equ	3	;SPCR, Bi	t 3 - Clock Polari	ty	
55	cpha	eau	2	;SPCR. Bi	t 2 - Clock Phase	-	
56	sprl	ean	-	SPCR Ri	$t 1 - \ SPT Clock$		
57	sprf	emi	0	SPOR BI	t 0 - / Rate Rite		
58	PPIO	cyu	0	, DECK, DI	, Mate Dits		
50							

J1850 Multiplex Bus Communication Using the MC68HC705C8 and the SC371016 J1850 Communications Interface (JCI) MOTOROLA

0000 0000 0000

0000 0000 0000

0000

0000 0000 0000

AN1212/D Code Listings

	59	*** SPSR	Bit A	ssignments	3 ***
	60				
0000	61	spif	equ	7	;SPSR, Bit 7 - SPI Data Transfer Flag
0000	62	wcol	equ	б	;SPSR, Bit 6 - Write Collision
0000	63	modf	equ	4	;SPSR, Bit 4 - Mode Fault
	64				
	65	*** JCI C	ontro	l Bit Assi	ignments ***
	66				
0000	67	rst	equ	1	;Port C, Bit 1 - Reset*
0000	68	CS	equ	0	;Port C, Bit 0 - Chip Select*
	69		_		_
	70	*** Port	D Bit	Assignmer	nts ***
	71				
0000	72	SS	equ	5	;Port D, Bit 5 - Slave Select
0000	73	sck	equ	4	;Port D, Bit 4 - Serial Clock
0000	74	mosi	equ	3	;Port D, Bit 3 - Master Out, Slave In
0000	75	miso	equ	2	;Port D, Bit 2 - Master In, Slave Out
	76		-		
	77	*** Trans	mit C	ontrol Bit	Assignments ***
	78				-
0000	79	txt	equ	7	;Txcntrl, Bit 7 (Message to Tx status)
0000	80	txi	equ	б	;Txcntrl, Bit 6 (Previous Tx Complete status)
	81		-		
	82	*** Gener	al Eq	uates ***	
	83		-		
0000	84	ram	eau	\$0030	;Beginning of user RAM
0000	85	rom	equ	\$0180	;Beginning of user ROM
0000	86	service	eau	\$0300	;Beginning of Rx IRO service routine
0000	87	timer	eau	\$0360	;Beginning of Timer IRO service routine
0000	88	vectors	eau	\$1ff4	;Beginning of user vectors
0000	89	option	equ	\$1fdf	Option Register Location
0000	90	none	equ	\$0000	Bogus Location
	91		1		
	92	*** JCI C	omman	d Byte Equ	lates ***
	93			1 1	
0000	94	nothing	eau	\$00	;"Do Nothing" Command Byte
0000	95	databyte	equ	\$04	;"Load as Data Byte" Command Byte
0000	96	lastbyte	equ	\$0C	;"Load as Last Byte" Command Byte
0000	97	maskbyte	equ	\$10	;"Load as I.D. Mask Byte" Command Byte
0000	98	idbyte	equ	\$18	;"Load as I.D.Byte" Command Byte
0000	99	flshbvte	equ	\$02	;"Flush First Byte in FIFO" Command Byte
0000	100	flshfifo	ean	\$03	;"Flush Current FIFO" Command byte
0000	101	flshtx	eau	SE0	;"Abort Tx and Flush FIFO" Command byte
0000	102	tar	ean	\$80	;"Terminate Auto Retry" Command byte
0000	103	041	044	400	
	104	*** JCT S	tatus	Bvte Bit	Assignments ***
	105			-1	
0000	106	busa	eau	0	;Bus Status Bit B
0000	107	bush	ean	1	Bus Status Bit A
0000	108	busact	ean	2	Bus Active Bit
0000	109	tfifor	eau	3	Tx FIFO Status Bit C
0000	110	tfifob	eau	4	Tx FIFO Status Bit B
0000	111	tfifos	eau	5	Ty FIFO Status Bit A
0000	110	rfifob	egu	5	:Ry FIFO Status Bit B
0000	112	rfifoa	equ	7	:Ry FIFO Statue Bit A
0000	11 <i>1</i>	IIIUa	equ	1	TAA FIFU BLALUB DIL A
	1 1 4				

MOTOROLA

	115 116	*** Timer	Inte	rrupt Perio	ods ***
0000	117	vdelav	9011	¢01	Counter advance for VDW Ty status routine
0000	110	vuelay	equ	\$0 1	Counter advance for DWM Tx status routine
0000	110	pueray	equ	ŞUZ	reduiter advance for FWM is status fourthe
	120	*** ג/ מה / ג	MD Tm	itiolicoti	an Emisted ***
	120	""" ACR/A	MR III	ILIAIIZALIO	JI Equates """
0000	121	aarbuta	0 011	§00100110	Thit value for ACP
0000	122	acibyte	equ	%00100110 %11010001	Init value for MD
0000	123	allindyce	equ	211010001	, INIC VALUE FOR AMR
	124	*** Eunat	ional	Moggogo T	D c ***
	125	Fullet	.10IIa1	Message I	.D.S
0000	120	4.41	0 001	÷00	
0000	127	101	equ	\$00 ¢20	
0000	120	102	equ	Ş∠U ¢04	
0000	129	103	equ	304 804	
0000	121	104	equ	Ş24	
	122	*******	*****	******	* * * * * * * * * * * * * * * * * * * *
	122	****		UCOE I	DAM Storago Aggigamonta
	124	******	****	*********	<pre>\AM BLOLAGE ASSIGNMENTS ************************************</pre>
	125				
0020	126		ora	x	
0030	127		org	Lalli	
	120	*** Data	Trang	for Storage	~ ***
	120	Dala	ITalls	Let Storage	
0020	140	command	rmh	Ċ 1	Command Buta Starage
0030	141	gtatug	rmb	Ş⊥ ¢1	Status Byte Storage
0032	142	data	rmb	ф1	Data Ryte Storage
0032	143	cmdtemp	rmb	\$1	:Temporary Command Byte Storage
0033	144	gtatemp	rmb	\$1	Temporary Status Byte Storage
0035	145	datatemp	rmb	\$1	Temporary Data Byte Storage
0000	146	aacaccmp	1 1110	¥ -	, iemporar, baca by co boorage
	147	*** Trans	mit M	eggade Buff	For ***
	148	11 0110		essage bar	
0036	149	txcount	rmb	\$1	Host Transmit Message Ryte Counter
0030	150	typuf	rmb	ç⊥ \$b	Host Transmit Message Buffer
0042	151	txcntrl	rmb	\$1	Host Transmit Message Control Byte
0012	152	cheneri	1 1110	¥ -	, nobe frankmie nebbage concret byce
	153	*** Recei	ved M	essage Buff	fer Pointer Table ***
	154				
0043	155	msa1	rmb	\$1	;Pointer to RAM holding message w/idl
0044	156	msg2	rmb	\$1	Pointer to RAM holding message w/id?
0045	157	msg3	rmb	\$1	Pointer to RAM holding message w/id3
0046	158	msq4	rmb	\$1	Pointer to RAM holding message w/id4
0010	159		2.000	+ -	, 10111001 00 1011 H0101113
	160	*** Recei	ved M	essage Buff	fers ***
	161				
0047	162	buff1	rmb	\$8	;RAM holding last received message w/id1
004F	163	buff2	rmb	\$8	;RAM holding last received message w/id2
0057	164	buff3	rmb	\$8	;RAM holding last received message w/id3
005F	165	buff4	rmb	\$8	;RAM holding last received message w/id4
	166			-	

168 169 * 169 * 169 * 170 * 171 * 172 * This sample program transmits a message consisting of pri/type=\$0 173 * target address \$73, source address \$55, and a data byte, beginnin 174 * with \$00. After a delay of 50ms, the data byte is incremented, an 175 * the message is retransmitted. Anytime a message is received, it 176 * will be stored in one of the Received Message Buffers, which have 177 * been reserved for target addresses: \$00, \$20, \$04 & \$24 (see 178 * equates). The Acceptance Mask Register is loaded with \$D1, and th 179 * Acceptance Code Register is loaded with \$26. This prevents the 180 * messages transmitted by the JCI from being received by the JCI, 181 * and passed back to the host MCU. 182 * 183 ************************************	* * * * * * * * * * * * * * * * * * *
100*MC68HC705C8/JCI Driver Code169*Example Program171*This sample program transmits a message consisting of pri/type=\$0173* target address \$73, source address \$55, and a data byte, beginnin174* with \$00. After a delay of 50ms, the data byte is incremented, an175* the message is retransmitted. Anytime a message is received, it176* will be stored in one of the Received Message Buffers, which have177* been reserved for target addresses: \$00, \$20, \$04 & \$24 (see178* equates). The Acceptance Mask Register is loaded with \$D1, and th179* Acceptance Code Register is loaded with \$26. This prevents the180* messages transmitted by the JCI from being received by the JCI,181* and passed back to the host MCU.182*183*********************************	* 3, * d * e * * * * * * * * * * * * * * * * * *
169*McGBRC/0503/011 Driver code170*Example Program171*This sample program transmits a message consisting of pri/type=\$0173* target address \$73, source address \$55, and a data byte, beginnin174* with \$00. After a delay of 50ms, the data byte is incremented, an175* the message is retransmitted. Anytime a message is received, it176* will be stored in one of the Received Message Buffers, which have177* been reserved for target addresses: \$00, \$20, \$04 & \$24 (see178* equates). The Acceptance Mask Register is loaded with \$21, and th179* Acceptance Code Register is loaded with \$26. This prevents the180* messages transmitted by the JCI from being received by the JCI,181* and passed back to the host MCU.182*183*********************************	3, * g * d * e * * * * * * * * * * * * * * * * * *
170*Example Program171*172* This sample program transmits a message consisting of pri/type=\$0173* target address \$73, source address \$55, and a data byte, beginnin174* with \$00. After a delay of 50ms, the data byte is incremented, an175* the message is retransmitted. Anytime a message is received, it176* will be stored in one of the Received Message Buffers, which have177* been reserved for target addresses: \$00, \$20, \$04 & \$24 (see178* equates). The Acceptance Mask Register is loaded with \$D1, and th179* Acceptance Code Register is loaded with \$26. This prevents the180* messages transmitted by the JCI from being received by the JCI,181* and passed back to the host MCU.182*183*********************************	* * * * * * * * * * * * * * * * * * *
<pre>171 * 172 * This sample program transmits a message consisting of pri/type=\$0 173 * target address \$73, source address \$55, and a data byte, beginnin 174 * with \$00. After a delay of 50ms, the data byte is incremented, an 175 * the message is retransmitted. Anytime a message is received, it 176 * will be stored in one of the Received Message Buffers, which have 177 * been reserved for target addresses: \$00, \$20, \$04 & \$24 (see 178 * equates). The Acceptance Mask Register is loaded with \$D1, and th 179 * Acceptance Code Register is loaded with \$26. This prevents the 180 * messages transmitted by the JCI from being received by the JCI, 181 * and passed back to the host MCU. 182 * 183 **********************************</pre>	3, * g * d * e * * * * * * * * * *
172* This sample program transmits a message consisting of pri/type=\$0173* target address \$73, source address \$55, and a data byte, beginnin174* with \$00. After a delay of 50ms, the data byte is incremented, an175* the message is retransmitted. Anytime a message is received, it176* will be stored in one of the Received Message Buffers, which have177* been reserved for target addresses: \$00, \$20, \$04 & \$24 (see178* equates). The Acceptance Mask Register is loaded with \$D1, and th179* Acceptance Code Register is loaded with \$26. This prevents the180* messages transmitted by the JCI from being received by the JCI,181* and passed back to the host MCU.182*183*********************************	3, * * g * 4 d * * * * * * * * * * * * * * * * * * *
<pre>173 * target address \$73, source address \$55, and a data byte, beginnin 174 * with \$00. After a delay of 50ms, the data byte is incremented, an 175 * the message is retransmitted. Anytime a message is received, it 176 * will be stored in one of the Received Message Buffers, which have 177 * been reserved for target addresses: \$00, \$20, \$04 & \$24 (see 178 * equates). The Acceptance Mask Register is loaded with \$D1, and th 179 * Acceptance Code Register is loaded with \$26. This prevents the 180 * messages transmitted by the JCI from being received by the JCI, 181 * and passed back to the host MCU. 182 * 183 ************************************</pre>	g * 4 d * e * * * * * * * * * * * * * * * * * *
174 * with \$00. After a delay of 50ms, the data byte is incremented, an175 * the message is retransmitted. Anytime a message is received, it176 * will be stored in one of the Received Message Buffers, which have177 * been reserved for target addresses: \$00, \$20, \$04 & \$24 (see178 * equates). The Acceptance Mask Register is loaded with \$D1, and th179 * Acceptance Code Register is loaded with \$26. This prevents the180 * messages transmitted by the JCI from being received by the JCI,181 * and passed back to the host MCU.182 *183 ************************************	d * * * * * * * * * * * * * * * * * * *
175* the message is retransmitted. Anytime a message is received, it176* will be stored in one of the Received Message Buffers, which have177* been reserved for target addresses: \$00, \$20, \$04 & \$24 (see178* equates). The Acceptance Mask Register is loaded with \$D1, and th179* Acceptance Code Register is loaded with \$26. This prevents the180* messages transmitted by the JCI from being received by the JCI,181* and passed back to the host MCU.182*183*********************************	* * * * * * * * * * * * * * * * * * *
175the metbodge is recruited in one of the Received Message Buffers, which have176* will be stored in one of the Received Message Buffers, which have177* been reserved for target addresses: \$00, \$20, \$04 & \$24 (see178* equates). The Acceptance Mask Register is loaded with \$D1, and th179* Acceptance Code Register is loaded with \$26. This prevents the180* messages transmitted by the JCI from being received by the JCI,181* and passed back to the host MCU.182*183*********************************	* e * * * * * * * * *
176* Will be stored in one of the Received Message Buffers, which have177* been reserved for target addresses: \$00, \$20, \$04 & \$24 (see178* equates). The Acceptance Mask Register is loaded with \$D1, and th179* Acceptance Code Register is loaded with \$26. This prevents the180* messages transmitted by the JCI from being received by the JCI,181* and passed back to the host MCU.182*183*********************************	e * * * ******
<pre>177 * Deen reserved for target addresses: \$00, \$20, \$04 & \$24 (see 178 * equates). The Acceptance Mask Register is loaded with \$D1, and th 179 * Acceptance Code Register is loaded with \$26. This prevents the 180 * messages transmitted by the JCI from being received by the JCI, 181 * and passed back to the host MCU. 182 * 183 ************************************</pre>	e * * * *****
<pre>178 * equates). The Acceptance Mask Register is loaded with \$DI, and th 179 * Acceptance Code Register is loaded with \$26. This prevents the 180 * messages transmitted by the JCI from being received by the JCI, 181 * and passed back to the host MCU. 182 * 183 ************************************</pre>	e * * * *****
<pre>179 * Acceptance Code Register is loaded with \$26. This prevents the 180 * messages transmitted by the JCI from being received by the JCI, 181 * and passed back to the host MCU. 182 * 183 ************************************</pre>	* * * *****
<pre>180 * messages transmitted by the JCI from being received by the JCI, 181 * and passed back to the host MCU. 182 * 183 ************************************</pre>	* * ***** 2ation
<pre>181 * and passed back to the host MCU. 182 * 183 ************************************</pre>	* ***** ation
<pre>182 * 183 ************************************</pre>	* ***** cation
<pre>183 ************************************</pre>	***** cation
184 185 vardata equ \$70 ;Initialize variable data storage lo 186 187 org rom 188 CD01AE 189 jsr JCIRST ;Initialize the MC68HC705C8, and res 190 ;and initialize the JCI for MUX bus ;Communication	cation
184 185 vardata equ \$70 ; Initialize variable data storage lo 185 187 org rom 188 0 0 CD01AE 189 jsr JCIRST ; Initialize the MC68HC705C8, and res 190 ; and initialize the JCI for MUX bus 191 ; communication	cation
185 Vardata equ \$70 Finitialize variable data storage to 186 187 org rom 188 189 jsr JCIRST ; Initialize the MC68HC705C8, and res 190 ; and initialize the JCI for MUX bus ; communication	Jacion
186 187 org rom 188 CD01AE 189 jsr JCIRST ;Initialize the MC68HC705C8, and res 190 ;and initialize the JCI for MUX bus 191 ;Communication	
187 org rom 188 CD01AE 189 jsr JCIRST ;Initialize the MC68HC705C8, and res 190 ;and initialize the JCI for MUX bus 191 ;communication	
188 CD01AE 189 jsr JCIRST ;Initialize the MC68HC705C8, and res 190 ;and initialize the JCI for MUX bus 191 ;Communication	
CD01AE 189 jsr JCIRST ;Initialize the MC68HC705C8, and res 190 ;and initialize the JCI for MUX bus 191 ;Communication	
190 ; and initialize the JCI for MUX bus	et
191 : communication	
192	
3F70 193 clr vardata :Clear the location where the variab	ام
104 · · · · · · · · · · · · · · · · · · ·	10
194 Adda byte is stored	
1F42 196 doover: bclr txt,txcntrl ;Clear the "Message to Tx" bit to	
197 ;prevent an incomplete message from	
198 ;being transmitted onto the MUX bus	
199	
A603 200 lda #\$03 ;Load the pri/type byte into	
B737 201 sta txbuf ;RAM location"txbuf"	
A673 202 Ida #\$73 ;Load the target address byte	
R738 203 sta tybuf+1 :into RAM location "tybuf"+1	
ASES 204 Ida #\$55 Jord the source address bute	
$R_{000} = 204$ $Iua_{H} + 50$ $Iuba ulle source address byte$	
B/39 205 Sta txbul+2 /into RAM location "txbul"+2	
B670 206 Ida vardata iLoad the variable data byte	
B73A 207 sta txbuf+3 ;into RAM location "txbuf"+3	
A604 208 lda #04 ;Load the number bytes in the	
B736 209 sta txcount ;message into RAM location "txcount"	
210	
CD01FE 211 jsr TRANSMIT ;Call the subroutine TRANSMIT,	
212 <i>initiating the transmit sequence</i>	
213	
AE3F 216 Idx #\$31 ;Delay loop	
217	
AGEE 218 lp1: lda #sff	
HOLL DIO INT. IGG WALL	
4A 219 lpo: deca	
4A219lpc:deca26FD220bnelpo	
4A 219 lpc: deca 26FD 220 bne lpo 221 221 bne lpo	
4A 219 lpc: deca 26FD 220 bne lpo 221 222 decx	
4A 219 lpc: deca 26FD 220 bne lpc 5A 222 decx 26F8 223 bne lpl	

0000

0180

0180

0183

0185

0187 0189 018B

019B

019E

019F

01A1 01A3 01A4

01A6 01A7

MOTOROLA

AN1212/D

01A9	3C70	225		inc	vardata	;Increment the variable data byte
		226			_	
OIAB	CC0185	227		Jmp	doover	;Jump back, and transmit again
		228	******	*****	* * * * * * * * * * * * * * * *	****
		229	*			*
		231	*			Subroutines *
		232	*			*
		233	******	*****	* * * * * * * * * * * * * * * *	**************
		234				
		235	******	* * * * * *	* * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
		236	* * * * *		Initial	ization Subroutine *****
		237	******	*****	* * * * * * * * * * * * * * * *	***************************************
		238				
		239	*** Init	ializa	ation of Port C	for JCI Handshake ***
01 7 17	7601	240	TATDOW	lde	#%0000001	$\cdot C_{7}^{2}$ C_{2}^{2} where i/c_{2} C_{1}^{1} means t
	A001 9702	241 242	JCIRSI	rta	#300000001	$(C_{1}^{-}C_{2}^{-}U) = C_{2}^{-}C_{1}^{-}C_{2$
0180	B702 A603	242		lda	#200000011	(7-6) = 0
01B4	B706	244		sta	ddrc	$(C_1=C_0) - outputs$
0121	2,00	245		Dou		, 01 00 000 000
		246	*** Init	ializa	ation of SPCR f	or JCI Serial Comm. ***
		247				
01B6	A65D	248		lda	#\$01011101	;B7 - spie, B6 - spe, B4 - mstr
01B8	B70A	249		sta	spcr	;B3 - cpol, B2 - cpha, B1:0 - Bit Rate
		250				
		251	*** Opti	on Reg	g. IRQ Sensitiv	ity ***
01.57	a c d o	252		1.1.		
01BA	ACCU C71EDE	253		Ida	#%11000000	; Program RAMU=RAMI=U for more RAM
UIDC	C/IFDF	254		SLA	operon	Program IRQ" for negacive edge only
		256	*** Clea	r Txm:	it Control Regi	ster ***
		257			5	
01BF	3F42	258		clr	txcntrl	;This will prepare the transmit control
01C1	1C42	259		bset	txi, txcntrl	;register for Host/JCI communication
		260				
		261	*** lnit	laliza	ation of Receiv	e Message Buffer Pointers ***
0103	7647	202		lda	#buff1	I and logation of message buffer w/id1
0105	B743	264		sta	msal	in message buffer pointer msg1
0100	2710	265		Dou		, in modulo salioi poinooi moji
01C7	A64F	266		lda	#buff2	;Load location of message buffer w/id2
01C9	В744	267		sta	msg2	;in message buffer pointer msg2
		268				
01CB	A657	269		lda	#buff3	;Load location of message buffer w/id3
01CD	в745	270		sta	msg3	;in message buffer pointer msg3
0100		271		lda	#buff4	Joad location of morgans buffor w/id4
01CF 01D1	R746	272		dta	#DULL4 mgg4	in message buffer pointer mga4
UIDI	B/40	273		sca	linga	The message burler pointer maga
		275				
		276	*** Rele	ase JO	CI Reset* Input	* * *
		277				
01D3	1202	278		bset	rst,portc	;Negate reset
		279				
01D5	9D	280		nop		;Delay to allow
01D7	9D 0D	281		nop		;All internal registers in
01D0	עצ קס	∠8∠ 202		nop		JULI TO RESEL
OTDO	9D	203		пор		

J1850 Multiplex Bus Communication Using the MC68HC705C8 and the SC371016 J1850 Communications Interface (JCI)

32

Semiconductor, Inc.

Freescale

		284				
01D9	CD0263	285		jsr	LOADAMR	;Call subroutine to load Acceptance Mask
		286				;Byte into Acceptance Mask Register in JCI
		287				
01DC	CD026F	288		jsr	LOADACR	;Call subroutine to load Acceptance Code
		289				;Byte into Acceptance Code Register in JCI
		290				
01DF	9A	291		cli		;Clear Host Interrupt Mask Bit
		292				
01E0	81	293		rts		;End of JCI init subroutine
		294				
		295				
		296	* * * * * * * * *	* * * * *	* * * * * * * * * * * * * * * * * *	***************************************
		297	* * * * *		Other	Subroutines *****
		298	* * * * * * * * *	****	* * * * * * * * * * * * * * * * * *	***************************************
		299				
		300	*** MC68H	C705C	8/JCI Data Excha	nge Subroutine ***
		301				
01E1	1102	302	TRANSFER:	bclr	cs,portc	;Assert Chip Select*
		303				
01E3	B632	304		lda	data	;Load data byte in acc.
01E5	B70C	305		sta	spdr	;Store in SPI data reg., initiating tx
		306				
01E7	3D0B	307	txwait1:	tst	spsr	;Is previous transfer complete?
01E9	2AFC	308		bpl	txwait1	;loop until done
		309				
01EB	B60C	310		lda	spdr	;Load received status byte into acc.
01ED	В731	311		sta	status	;Store in status byte storage location
		312				
01EF	B630	313		lda	command	;Load command byte into acc.
01F1	B70C	314		sta	spdr	;Store in SPI data reg., initiating tx
		315				
01F3	3D0B	316	txwait2:	tst	spsr	;Is previous transfer complete?
01F5	1AFC	317		bpl	txwait2	;loop until done
		318				
01F7	B60C	319		lda	spdr	;Load received data byte into acc.
01F9	В732	320		sta	data	;Store in Data byte storage location
		321				
01FB	1002	322		bset	cs,portc	;Negate Chip Select*
		323				
01FD	81	324		rts		Return from subroutine
		325				
		326	*** TRANS	MIT S	ubroutine ***	
		327				
01FE	CD0233	328	TRANSMIT:	jsr	TXSTATUS	;Call TXSTATUS subroutine to check
		329				;status of previously Tx'ed message
		330				
0201	9B	331		sei		;Set I-bit to make sure "PreviousTX
		332				;Complete" bit is not set before "Message
		333				;to Tx" bit can be set
		334				
0202	0C4206	335		brset	<pre>txi,txcntrl,clr6</pre>	;Has Tx completed?
		336				
0205	1E42	337		bset	txt,txcntrl	;Set txt bit - message to Tx
		338				
0207	9A	339		cli		;Clear I-bit
		340				
0208	CC0216	341		jmp	tdone	;Jump to end of Tx subroutine routine

MOTOROLA

J1850 Multiplex Bus Communication Using the MC68HC705C8 and the SC371016 J1850 Communications Interface (JCI)

For More Information On This Product, Go to: www.freescale.com

AN1212/D

		342					
020B	9A	343 344	clr6:	cli		;Clea	r I-bit
020C	CD0217	345 346 347		jsr	TXDATA	;Jump ;data	to routine to transmit message to JCI
020F	1D42	348 349		bclr	txi,txcntrl	;Clea	r txi bit - previous Tx not complt
0211	CD0256	350 351		jsr	TIMERSU	;Call	subroutine to setup timer int.
0214	1C12	352 353		bset	ocie,tcr	;Enab	le Output Compare Interrupt
0216	81	354	tdone:	rts		;Retu	rn from subroutine
		356 357	*** Tx Me	essage	Data Transfer S	ubrout	ine ***
0217	5F	358 359	TXDATA:	clrx		;Set]	X-register to O
0218	5C	360 361	nexttx:	incs		;Incr	ement X-register
0219	E636	362		lda	txcount,x	;Load	message data byte into
021B	B732	363 364		sta	data	;Data	storage location
021D	B336	365		crz	txcount	;Compa	are x-register with # of bytes
021F	270A	366 367		beg	lasttx	;If la	ast byte, jump to last byte sequence
0221	A604	368		lda	#databyte	;Load	"load as data byte" command
0223	в730	369 370		sta	command	;into	RAM location "command"
0225	CD01E1	371 372 373		jsr	TRANSFER	;Call ;data	TRANSFER subroutine to transfer and command bytes to JCI
0228	CC0218	374 375		jmp	nexttx	;Go g	et next byte
022B	A60C	376	lasttx:	lda	#lastbvte	;Load	"load as last byte" command
022D	B730	377 378	1400011	sta	command	;into	RAM location "command"
022F	CD01E1	379		jsr	TRANSFER	;Call	TRANSFER subroutine to transfer
		380 381		-		;last	data and command byte to JCI
0232	81	382 383		rts		;Retu	rn from subroutine
		384 385	*** Tx St	atus	Check Subroutine	* * *	
0233	A600	386	TXSTATUS:	lda	#nothing	;Load	"do nothing" command
0235	B730	387	1110 1111 0.0	sta	command	;into	RAM location "command"
0227	CD01 F1	388		iar	Ͳͻ៱៷ͼͼͼͻ	·Call	TRANSFER subrouting to
0237	CDUIEI	390 301		JSI	IRANSFER	;retr	eive current status from JCI
023A	CD0256	391 392 393		jsr	TIMERSU	;Call ;OC va	TIMERSU subroutine to reset alue for timer interrupt
023D	0B3106	394 395		brclr	tfifoa,status,txd	lone	;Is Tx FIFO empty?
0240	083103	396 397 398		brset	tfifob,status,txd	lone	;Has transmitter made best ;attempt to Tx message?
		399					

0243	CC0255	400		jmp	return	;Jump to end of subroutine
0246	0F4208	402 403	txdone:	brclr	<pre>tx,txcntrl,set6</pre>	;Message to Tx?
0249	CD0217	404 405 406		jsr	TXDATA	;Jump to routine to transmit message ;data to JCI
024C	1F42	407 408		bclr	txt,txcntrl	;Clear txt bit, no message to Tx
024E	CC0255	409 410		jmp	return	;Jump to end of subroutine
0251	1D12	411 412	set6:	bclr	ocie,tcr	;Clear OCIE bit in TCR, disabling int.
0253	1C42	413 414		bset	txi,txcntrl	;Set txi bit, previous Tx complete
0255	81	415 416	return:	rts		Return from subroutine
		417 418	*** Time:	r Setu	p Subroutine ***	
0256	B613	419 420	TIMERSU:	lda	tsr	;Read TSR
0258	B618	421		lda	tcrh	;Load MSB timer value into acc.
025A	AB04	422		add	#vdelav	;Add appropriate delay value
0250	B716	423		sta	ocrh	Store in OCR MSB
0250	2710	424		bea	00111	
0.0 5 17	D610	125		14-	tarl	Tood ISP timor volue into and
0236	D019	420		Iua		About is our tar
0260	B/1/	420		sta	ocri	Store in OCR LSB
		427				
0262	81	428		rts		;Return from subroutine
0262	81	428 429		rts		;Return from subroutine
0262	81	428 429 430	*** Load	rts Accep	tance Mask Regis	;Return from subroutine ter Subroutine ***
0262	81	428 429 430 431	*** Load	rts Accep	tance Mask Regis	;Return from subroutine ter Subroutine ***
0262	81 A6D1	428 429 430 431 432	*** Load	rts Accep lda	tance Mask Regis #amrbyte	;Return from subroutine ter Subroutine *** ;Load AMR data byte into
0262 0263 0265	81 A6D1 B732	428 429 430 431 432 433	*** Load LOADAMR:	rts Accep lda sta	tance Mask Regis #amrbyte data	<pre>;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location</pre>
0262 0263 0265	81 A6D1 B732	428 429 430 431 432 433 434	*** Load LOADAMR:	rts Accep lda sta	tance Mask Regis #amrbyte data	;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location
0262 0263 0265 0267	81 A6D1 B732	428 429 430 431 432 433 434 435	*** Load LOADAMR:	rts Accep lda sta lda	tance Mask Regis #amrbyte data #maskbyte	<pre>;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location :Load "load as AMR byte" command</pre>
0262 0263 0265 0267	81 A6D1 B732 A610	428 429 430 431 432 433 434 435	*** Load LOADAMR:	rts Accep lda sta lda	tance Mask Regis #amrbyte data #maskbyte	<pre>;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location ;Load "load as AMR byte" command into DAM logation "sommand"</pre>
0262 0263 0265 0267 0269	81 A6D1 B732 A610 B730	428 429 430 431 432 433 434 435 436	*** Load LOADAMR:	rts Accep Ida sta Ida sta	tance Mask Regis #amrbyte data #maskbyte command	<pre>;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location ;Load "load as AMR byte" command ;into RAM location "command"</pre>
0262 0263 0265 0267 0269	81 A6D1 B732 A610 B730	428 429 430 431 432 433 434 435 436 437	*** Load LOADAMR:	rts Accep lda sta lda sta	tance Mask Regis #amrbyte data #maskbyte command	<pre>;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location ;Load "load as AMR byte" command ;into RAM location "command"</pre>
0262 0263 0265 0267 0269 026B	81 A6D1 B732 A610 B730 CD01E1	428 429 430 431 432 433 434 435 436 437 438	*** Load LOADAMR:	rts Accep lda sta lda sta jsr	tance Mask Regis #amrbyte data #maskbyte command TRANSFER	<pre>;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location ;Load "load as AMR byte" command ;into RAM location "command" ;Call TRANSFER subroutine to transfer</pre>
0262 0263 0265 0267 0269 026B	81 A6D1 B732 A610 B730 CD01E1	428 429 430 431 432 433 434 435 436 437 438 439	*** Load LOADAMR:	rts Accep Ida sta Ida sta jsr	tance Mask Regis #amrbyte data #maskbyte command TRANSFER	<pre>;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location ;Load "load as AMR byte" command ;into RAM location "command" ;Call TRANSFER subroutine to transfer ;data and command bytes to JCI</pre>
0262 0263 0265 0267 0269 026B	81 A6D1 B732 A610 B730 CD01E1	428 429 430 431 432 433 434 435 436 437 438 439 440	*** Load LOADAMR:	rts Accep Ida sta Ida sta jsr	tance Mask Regis #amrbyte data #maskbyte command TRANSFER	<pre>;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location ;Load "load as AMR byte" command ;into RAM location "command" ;Call TRANSFER subroutine to transfer ;data and command bytes to JCI</pre>
0262 0263 0265 0267 0269 026B 026E	81 A6D1 B732 A610 B730 CD01E1 81	428 429 430 431 432 433 434 435 436 437 438 439 440 441	*** Load LOADAMR:	rts Accep lda sta lda sta jsr rts	tance Mask Regis #amrbyte data #maskbyte command TRANSFER	<pre>;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location ;Load "load as AMR byte" command ;into RAM location "command" ;Call TRANSFER subroutine to transfer ;data and command bytes to JCI ;Return From Subroutine</pre>
0262 0263 0265 0267 0269 026B 026E	81 A6D1 B732 A610 B730 CD01E1 81	428 429 430 431 432 433 434 435 436 437 438 439 440 441 442	*** Load LOADAMR:	rts Accep lda sta lda sta jsr rts	tance Mask Regis #amrbyte data #maskbyte command TRANSFER	<pre>;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location ;Load "load as AMR byte" command ;into RAM location "command" ;Call TRANSFER subroutine to transfer ;data and command bytes to JCI ;Return From Subroutine</pre>
0262 0263 0265 0267 0269 026B 026B	81 A6D1 B732 A610 B730 CD01E1 81	428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443	*** Load LOADAMR: *** Load	rts Accep Ida sta Ida sta jsr rts Accep	tance Mask Regis #amrbyte data #maskbyte command TRANSFER tance Code Regis	<pre>;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location ;Load "load as AMR byte" command ;into RAM location "command" ;Call TRANSFER subroutine to transfer ;data and command bytes to JCI ;Return From Subroutine ter Subroutine ***</pre>
0262 0263 0265 0267 0269 026B 026B	81 A6D1 B732 A610 B730 CD01E1 81	428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444	*** Load LOADAMR: *** Load	rts Accep Ida sta Ida sta jsr rts Accep	tance Mask Regis #amrbyte data #maskbyte command TRANSFER tance Code Regis	<pre>;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location ;Load "load as AMR byte" command ;into RAM location "command" ;Call TRANSFER subroutine to transfer ;data and command bytes to JCI ;Return From Subroutine ter Subroutine ***</pre>
0262 0263 0265 0267 0269 026B 026E	81 A6D1 B732 A610 B730 CD01E1 81 A626	428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445	*** Load LOADAMR: *** Load LOADACR:	rts Accep Ida sta Ida sta jsr rts Accep Ida	tance Mask Regis #amrbyte data #maskbyte command TRANSFER tance Code Regis #acrbyte	<pre>;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location ;Load "load as AMR byte" command ;into RAM location "command" ;Call TRANSFER subroutine to transfer ;data and command bytes to JCI ;Return From Subroutine ter Subroutine *** ;Load ACR data byte into</pre>
0262 0263 0265 0267 0269 026B 026E 026F 0271	81 A6D1 B732 A610 B730 CD01E1 81 A626 B732	428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446	*** Load LOADAMR: *** Load LOADACR:	rts Accep Ida sta Ida sta jsr rts Accep Ida	tance Mask Regis #amrbyte data #maskbyte command TRANSFER tance Code Regis #acrbyte data	<pre>;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location ;Load "load as AMR byte" command ;into RAM location "command" ;Call TRANSFER subroutine to transfer ;data and command bytes to JCI ;Return From Subroutine ter Subroutine *** ;Load ACR data byte into ;Data storage location</pre>
0262 0263 0265 0267 0269 026B 026E 026F 0271	81 A6D1 B732 A610 B730 CD01E1 81 A626 B732	428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447	*** Load LOADAMR: *** Load LOADACR:	rts Accep Ida sta Ida sta jsr rts Accep Ida sta	tance Mask Regis #amrbyte data #maskbyte command TRANSFER tance Code Regis #acrbyte data	<pre>;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location ;Load "load as AMR byte" command ;into RAM location "command" ;Call TRANSFER subroutine to transfer ;data and command bytes to JCI ;Return From Subroutine ter Subroutine *** ;Load ACR data byte into ;Data storage location</pre>
0262 0263 0265 0267 0269 026B 026E 026F 0271	81 A6D1 B732 A610 B730 CD01E1 81 A626 B732	428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447	*** Load LOADAMR: *** Load LOADACR:	rts Accep lda sta lda sta jsr rts Accep lda sta	tance Mask Regis #amrbyte data #maskbyte command TRANSFER tance Code Regis #acrbyte data #idbute	<pre>;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location ;Load "load as AMR byte" command ;into RAM location "command" ;Call TRANSFER subroutine to transfer ;data and command bytes to JCI ;Return From Subroutine ter Subroutine *** ;Load ACR data byte into ;Data storage location ;Load "load as ACR byte" command</pre>
0262 0263 0265 0267 0269 026B 026E 026F 0271 0273	81 A6D1 B732 A610 B730 CD01E1 81 A626 B732 A618	428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448	*** Load LOADAMR: *** Load LOADACR:	rts Accep lda sta lda sta jsr rts Accep lda sta lda	tance Mask Regis #amrbyte data #maskbyte command TRANSFER tance Code Regis #acrbyte data #idbyte	<pre>;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location ;Load "load as AMR byte" command ;into RAM location "command" ;Call TRANSFER subroutine to transfer ;data and command bytes to JCI ;Return From Subroutine ter Subroutine *** ;Load ACR data byte into ;Data storage location ;Load "load as ACR byte" command ;into RAM location "command ;into RAM location "command</pre>
0262 0263 0265 0269 026B 026E 026E 026F 0271 0273 0273	81 A6D1 B732 A610 B730 CD01E1 81 A626 B732 A618 B730	428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449	*** Load LOADAMR: *** Load LOADACR:	rts Accep lda sta lda sta jsr rts Accep lda sta lda sta	tance Mask Regis #amrbyte data #maskbyte command TRANSFER tance Code Regis #acrbyte data #idbyte command	<pre>;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location ;Load "load as AMR byte" command ;into RAM location "command" ;Call TRANSFER subroutine to transfer ;data and command bytes to JCI ;Return From Subroutine ter Subroutine *** ;Load ACR data byte into ;Data storage location ;Load "load as ACR byte" command ;into RAM location "command"</pre>
0262 0263 0265 0269 026B 026E 026E 026F 0271 0273 0275	81 A6D1 B732 A610 B730 CD01E1 81 A626 B732 A618 B730	428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 4445 446 447 448 449 450	*** Load LOADAMR: *** Load LOADACR:	rts Accep lda sta lda sta jsr rts Accep lda sta lda sta	tance Mask Regis #amrbyte data #maskbyte command TRANSFER tance Code Regis #acrbyte data #idbyte command	<pre>;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location ;Load "load as AMR byte" command ;into RAM location "command" ;Call TRANSFER subroutine to transfer ;data and command bytes to JCI ;Return From Subroutine ter Subroutine *** ;Load ACR data byte into ;Data storage location ;Load "load as ACR byte" command ;into RAM location "command"</pre>
0262 0263 0265 0269 026B 026E 026E 026F 0271 0273 0275 0277	81 A6D1 B732 A610 B730 CD01E1 81 A626 B732 A618 B730 CD01E1	428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 444 445 446 447 448 449 450 451	*** Load LOADAMR: *** Load LOADACR:	rts Accep lda sta lda sta jsr rts Accep lda sta lda sta jsr	tance Mask Regis #amrbyte data #maskbyte command TRANSFER tance Code Regis #acrbyte data #idbyte command TRANSFER	<pre>;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location ;Load "load as AMR byte" command ;into RAM location "command" ;Call TRANSFER subroutine to transfer ;data and command bytes to JCI ;Return From Subroutine ter Subroutine *** ;Load ACR data byte into ;Data storage location ;Load "load as ACR byte" command ;into RAM location "command" ;Call TRANSFER subroutine to transfer</pre>
0262 0263 0265 0267 0269 026B 026E 026E 026F 0271 0273 0275 0277	81 A6D1 B732 A610 B730 CD01E1 81 A626 B732 A618 B730 CD01E1	428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452	*** Load LOADAMR: *** Load LOADACR:	rts Accep lda sta lda sta jsr rts Accep lda sta lda sta jsr	tance Mask Regis #amrbyte data #maskbyte command TRANSFER tance Code Regis #acrbyte data #idbyte command TRANSFER	<pre>;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location ;Load "load as AMR byte" command ;into RAM location "command" ;Call TRANSFER subroutine to transfer ;data and command bytes to JCI ;Return From Subroutine ter Subroutine *** ;Load ACR data byte into ;Data storage location ;Load "load as ACR byte" command ;into RAM location "command" ;Call TRANSFER subroutine to transfer ;data and command bytes to JCI</pre>
0262 0263 0265 0267 0269 026B 026E 026E 026F 0271 0273 0275 0277	81 A6D1 B732 A610 B730 CD01E1 81 A626 B732 A618 B730 CD01E1	428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453	*** Load LOADAMR: *** Load LOADACR:	rts Accep lda sta lda sta jsr rts Accep lda sta lda sta jsr	tance Mask Regis #amrbyte data #maskbyte command TRANSFER tance Code Regis #acrbyte data #idbyte command TRANSFER	<pre>;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location ;Load "load as AMR byte" command ;into RAM location "command" ;Call TRANSFER subroutine to transfer ;data and command bytes to JCI ;Return From Subroutine ter Subroutine *** ;Load ACR data byte into ;Data storage location ;Load "load as ACR byte" command ;into RAM location "command" ;Call TRANSFER subroutine to transfer ;data and command bytes to JCI</pre>
0262 0263 0265 0267 0269 026B 026E 026E 0271 0273 0275 0277	81 A6D1 B732 A610 B730 CD01E1 81 A626 B732 A618 B730 CD01E1 81	428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454	*** Load LOADAMR: *** Load LOADACR:	rts Accep Ida sta Ida sta Jsr rts Accep Ida sta Ida sta Jsr rts	tance Mask Regis #amrbyte data #maskbyte command TRANSFER tance Code Regis #acrbyte data #idbyte command TRANSFER	<pre>;Return from subroutine ter Subroutine *** ;Load AMR data byte into ;Data storage location ;Load "load as AMR byte" command ;into RAM location "command" ;Call TRANSFER subroutine to transfer ;data and command bytes to JCI ;Return From Subroutine ter Subroutine *** ;Load ACR data byte into ;Data storage location ;Load "load as ACR byte" command ;into RAM location "command" ;Call TRANSFER subroutine to transfer ;data and command bytes to JCI ;Return From Subroutine</pre>

MOTOROLA

AN1212/D

		456	*** Flush Rx FIFO Subroutine ***				
		457					
027B	A603	458	RXFLUSH:	lda	#flshfifo	;Load "flush Rx FIFO" command	
027D	В730	459 460		sta	command	; into RAM location "command"	
027F	CD01E1	461 462 463		jsr	TRANSFER	;Call "TRANSFER" subroutine to transfer ;data and command bytes to JCI	
0282	81	464		rts		Return From Subroutine	
		465 466	*** E luck	고	TEO Subroutine *	**	
		467	Fiusi	IIAI	TFO Subloutine		
0283	A6E0	468	TXFLUSH:	lda	#flshtx	;Load "flush Tx FIFO" command	
0285	B730	469		sta	command	into RAM location "command"	
		470					
0287	CD01E1	471 472		jsr	TRANSFER	;Call TRANSFER subroutine to transfer ;data and command bytes to JCI	
		473					
028A	81	474 475		rts		Return From Subroutine	
		476	******	*****	* * * * * * * * * * * * * * * * * *	******	
		477	*			*	
		478	*		Received Message	Interrupt Service Routine *	
		479	*			*	
		480	*******	*****	* * * * * * * * * * * * * * * * * * *	***************************************	
0200		481		0 W Q	aomi ao		
0300		483		org	Service		
0300	B630	484		lda	command	;Save current command byte in	
0302	B733	485		sta	cmdtemp	;temporary storage location	
		486					
0304	B632	487		lda	data	;Save current data bye in	
0306	B735	488		sta	datatemp	;temporary storage location	
		489 490	*** Poco-	ived M	leggade Interrunt	Service Poutine ***	
		491	Rece.	LVCU	lessage incertape	Service Rodeline	
0308	A602	492		lda	#flshbyte	;Load "flush first byte in FIFO" command	
030A	B730	493		sta	command	; in command storage location	
		494					
030C	CD01E1	495		jsr	TRANSFER	Call TRANSFER subroutine, retrieving	
		496				;Status and pri/type data byte.	
በረሀኪ	CD01E1	497 498		ier	TRANSFER	Call TRANSFER subroutine retrieving	
0501	CDUIDI	499		JST		;Status and target i.d. data byte	
		500				5	
0312	5F	501		clrx		;Clear X-Register	
		502					
0313	B632	503		lda	data	;Load target i.d. byte into acc.	
0215	A100	504		amp	#141	Compare target i d with first message	
0313	2712	505		bea	aetmsa	buffer i.d., if match, get message	
001/	2722	507		204	900009		
0319	5C	508		incx		;Increment X-Register	
		509					
031A	A120	510		cmp	#id2	;Compare target i.d. with next message	
031C	270D	511		beq	getmsg	;butfer i.d., if match, get message	
031E	5C	512 513		incx		;Increment X-Register	
		514					

J1850 Multiplex Bus Communication Using the MC68HC705C8 and the SC371016 J1850 Communications Interface (JCI) MOTOROLA

031F	A104 2708	515 516		cmp	#id3	;Comp ;buff	pare target i.d. with next message
0521	2700	517			geenisg	/Dull	
0323	5C	518 519		incx		;Incr	ement X-Register
0324	A124 2703	520 521		cmp	#id4	;Comp	pare target i.d. with next message
0520	2705	522		DEd	geenisg	/Dull	et i.u., ii matchi, get message
0328	CC0340	523 524		jmp	dump	;Not	interested in this message
032B	EE43	525 526 527	getmsg:	ldx	msgl,x	;Load ;buff	l pointer to corresponding message RAM Ter into X-Register
032D	CD01E1	528 529 530		jsr	TRANSFER	;Call ;Stat	TRANSFER subroutine, retrieving us and source i.d. data byte
0330	0E3110	531 532 533	rxdata:	brse	trfifoa,status,f	inish	;Was previous byte "last byte" ;If so, don't load any data
0333	0D310D	534 535 536		brcl	rrfifob,status,f	inish	;Again, if no valid data, ;end routine
0336	CD01E1	537 538 539		jsr	TRANSFER	;Call ;Stat	TRANSFER subroutine, retrieving us and data bytes
0339	B632	540		lda	data	;Load	l received data into acc., then store
033B	F7	541 542		sta	, X	;it i	n next location in message buffer
033C	5C	543 544		incx		;Incr	ement X-Register
033D	CC0330	545 546 547		jmp	rxdata	;Loop ;anot) back to "rxdata" to check for her data byte
0340	CD027B	548 549	dump:	jst	RXFLUSH	;Flus	h current Rx FIFO
0343	B633	550	finish:	lda	cmdtemp	;Retr	ieve command byte and
0345	в730	551 552		sta	command	;stor	e in command byte location
0347	B635	553		lda	datatemp	;Retr	ieve data byte and
0349	B732	554 555		sta	data	;stor	e in data byte location
034B	80	556		rti		;Retu	rn from interrupt
		557 558	* * * * * * * *	* * * * * *	* * * * * * * * * * * * * * * * * *	* * * * * * * *	* * * * * * * * * * * * * * * * * * * *
		559	*				*
		560	*		Timer Interru	ıpt Sei	rvice Routine *
		561	*				*
		562 562	******	*****	* * * * * * * * * * * * * * * * * * * *	* * * * * * *	************
0360		564 565		org	timer		
0360	B630	566		lda	command	;Stor	e current command byte in
0362	В733	567 568		sta	cmdtemp	;temp	porary storage location
0364	B632	569		lda	data	;Stor	e current data byte in
0366	в735	570		sta	datatemp	;temp	oorary storage location
		571			-	-	

MOTOROLA

AN1212/D

		572	*** Timer Int	errupt Service Ro	outine ***					
		573								
0368	CD0233	574	jsr	TXSTATUS	;Call TXSTATUS subroutine					
		575		7.						
036B	B633	576	Ida	cmdtemp	Retrieve command byte and					
036D	B730	577	sta	command	;store in command byte location					
		578								
036F	B635	579	lda	datatemp	Retrieve data byte and					
0371	B732	580	sta	data	store in data byte location;					
		581								
0373	80	582	rti		;Return from interrupt					
		583								
		584	***************************************							
		585	*** MC68HC705C8 Reset Vectors **							
		586	***************************************							
		587								
1FF4		588	org	vectors						
		589								
1FF4	0000	590	fdb	none	;SPI					
1FF6	0000	591	fdb	none	;SCI					
1FF8	0360	592	fdb	timer	;Timer					
1FFA	0300	593	fdb	service	;external int. vector					
1FFC	0000	594	fdb	none	;software int. vector					
1FFE	0180	595	fdb	rom	;reset vector					
		596								
		597	* * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *					
		598	*** En	d of MC68HC705C8/	JCI Sample Driver Routines ****	*				
		599	****							

AN1212/D Code Listings

MOTOROLA

HOW TO REACH US:

USA/EUROPE/LOCATIONS NOT LISTED:

Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217 1-303-675-2140 or 1-800-441-2447

JAPAN:

Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu Minato-ku, Tokyo 106-8573 Japan 81-3-3440-3569

ASIA/PACIFIC:

Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong 852-26668334

TECHNICAL INFORMATION CENTER:

1-800-521-6274

HOME PAGE:

http://www.motorola.com/semiconductors

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.



Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. digital dna is a trademark of Motorola, Inc. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 2001