

LM3S328 Microcontroller

DATA SHEET

Copyright © 2007 Luminary Micro, Inc.

DS-LM3S328-03

Legal Disclaimers and Trademark Information

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO'S PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO'S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.

Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro sales office or your distributor to obtain the latest specifications before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Copyright © 2007 Luminary Micro, Inc. All rights reserved. Stellaris is a registered trademark and the Luminary Micro logo is a trademark of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks, and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com





Table of Contents

Legal	Disclaimers and Trademark Information	2
Revisi	on History	15
About	This Document	17
Audiend	e	17
About T	his Manual	17
Related	Documents	17
Docume	entation Conventions	17
1.	Architectural Overview	20
1.1	Product Features	20
1.2	Target Applications	23
1.3	High-Level Block Diagram	24
1.4	Functional Overview	25
1.4.1	ARM Cortex™-M3	25
1.4.2	Motor Control Peripherals	25
1.4.3	Analog Peripherals	25
1.4.4	Serial Communications Peripherals	
1.4.5	System Peripherals	
1.4.6	Memory Peripherals	
1.4.7	Additional Features	
1.4.8	Hardware Details	
1.5	System Block Diagram	
2.	ARM Cortex-M3 Processor Core	
2.1	Block Diagram	
2.2	Functional Description	
2.2.1	Serial Wire and JTAG Debug	
2.2.2	Embedded Trace Macrocell (ETM)	
2.2.3	Trace Port Interface Unit (TPIU)	
2.2.4	ROM Table	
2.2.5	Memory Protection Unit (MPU)	
2.2.6	Nested Vectored Interrupt Controller (NVIC)	
3.	Метогу Мар	
4.	Interrupts	41
5.	JTAG Interface	44
5.1	Block Diagram	
5.2	Functional Description	
5.2.1	JTAG Interface Pins	
5.2.2	JTAG TAP Controller	
5.2.3	Shift Registers	
5.2.4	Operational Considerations	
5.3	Initialization and Configuration	
5.4	Register Descriptions	
5.4.1	Instruction Register (IR)	
5.4.2	Data Registers	
6.	System Control	
6.1	Functional Description	
6.1.1	Device Identification	54

6.1.2 6.1.3 6.1.4 6.1.5 6.2 6.3 6.4	Reset Control Power Control	57 57 59 60 60 61
7. 7.1 7.2 7.2.1 7.2.2 7.3 7.3.1 7.3.2 7.4 7.5	Internal Memory Block Diagram Functional Description SRAM Memory Flash Memory Initialization and Configuration Changing Flash Protection Bits Flash Programming Register Map Register Descriptions	95 95 96 98 98 98 99
 8. 8.1 8.2 8.2.1 8.2.2 8.2.3 8.2.4 8.2.5 8.2.6 8.3 8.4 8.5 	General-Purpose Input/Outputs (GPIOs) Block Diagram Functional Description Data Register Operation Data Direction Interrupt Operation Mode Control Pad Configuration Identification Initialization and Configuration Register Map Register Descriptions	 113 113 114 115 115 116 116 116 116 118
 9.1 9.2 9.2.1 9.2.2 9.2.3 9.3 9.3.1 9.3.2 9.3.3 9.3.4 9.3.5 9.3.6 9.4 9.5 	General-Purpose Timers	151 151 151 151 153 157 157 158 158 158 158 159 159 160 161
10. 10.1 10.2 10.3	Watchdog Timer	182 183

10.4	Register Map	
10.5	Register Descriptions	
11.	Analog-to-Digital Converter (ADC)	
11.1	Block Diagram	
11.2	Functional Description	
11.2.1	Sample Sequencers	
11.2.2		
11.2.3		
11.2.4	Analog-to-Digital Converter	
11.2.5	Test Modes	
11.2.6	Internal Temperature Sensor	
11.3	Initialization and Configuration	
11.3.1	Module Initialization	
11.3.2	Sample Sequencer Configuration	
11.4	Register Map	
11.5	Register Descriptions	
12.	Universal Asynchronous Receivers/Transmitters (UARTs)	235
12.1	Block Diagram	
12.2	Functional Description	
12.2.1	Transmit/Receive Logic	
12.2.2	Baud-Rate Generation	
12.2.3	Data Transmission	
12.2.4	FIFO Operation	
12.2.5	Interrupts	
12.2.6	Loopback Operation	
12.3	Initialization and Configuration	
12.4	Register Map	
12.5	Register Descriptions	
13.	Synchronous Serial Interface (SSI)	271
13.1	Block Diagram	
13.2	Functional Description	
13.2.1	Bit Rate Generation	
13.2.2	FIFO Operation	
13.2.3	Interrupts	
13.2.4	Frame Formats	
13.3	Initialization and Configuration	
13.4	Register Map	
13.5	Register Descriptions	
14.	Inter-Integrated Circuit (I2C) Interface	306
14.1	Block Diagram	
14.2	Functional Description	
14.2.1	I ² C Bus Functional Overview	
14.2.2	Available Speed Modes	
14.3	Initialization and Configuration	
14.4	Register Map	
14.5	Register Descriptions (I2C Master)	
14.6	Register Descriptions (I2C Slave)	

15.	Pin Diagram	340
16.	Signal Tables	341
17.	Operating Characteristics	350
18.	Electrical Characteristics	351
18.1	DC Characteristics	
18.1.1	Maximum Ratings	
18.1.2	Recommended DC Operating Conditions	
18.1.3 18.1.4	On-Chip Low Drop-Out (LDO) Regulator Characteristics	
18.1.5	Power Specifications Flash Memory Characteristics	
18.2	AC Characteristics	
18.2.1	Load Conditions	
18.2.2		
18.2.3	Temperature Sensor	
18.2.4	Analog-to-Digital Converter	
18.2.5	l ² C	
18.2.6		
18.2.7	5	
18.2.8	General-Purpose I/O	
18.2.9	Reset	361
19.	Package Information	364
	•	
Apper	ndix A. Serial Flash Loader	365
Apper 20.1	ndix A. Serial Flash Loader Interfaces	 365 365
Apper 20.1 20.1.1	ndix A. Serial Flash Loader Interfaces UART	 365 365 365
Apper 20.1 20.1.1 20.1.2	ndix A. Serial Flash Loader Interfaces UART SSI	 365 365 365 365
Apper 20.1 20.1.1 20.1.2 20.2	ndix A. Serial Flash Loader Interfaces UART SSI Packet Handling.	365 365 365 365 365
Apper 20.1 20.1.1 20.1.2 20.2 20.2.1	ndix A. Serial Flash Loader Interfaces UART SSI Packet Handling Packet Format	365 365 365 365 365 366
Apper 20.1 20.1.1 20.1.2 20.2 20.2.1 20.2.2	ndix A. Serial Flash Loader Interfaces UART SSI Packet Handling Packet Format Sending Packets	365 365 365 365 366 366
Apper 20.1 20.1.1 20.1.2 20.2 20.2.1 20.2.2 20.2.3	hdix A. Serial Flash Loader Interfaces	365 365 365 365 365 366 366 366
Apper 20.1 20.1.1 20.2 20.2 20.2.1 20.2.2 20.2.3 20.3	hdix A. Serial Flash Loader Interfaces	365 365 365 365 366 366 366 366
Apper 20.1 20.1.1 20.2 20.2 20.2.1 20.2.2 20.2.3 20.3 20.3.1	hdix A. Serial Flash Loader Interfaces	365 365 365 365 366 366 366 366 366 366
Apper 20.1 20.1.1 20.2 20.2 20.2.1 20.2.2 20.2.3 20.3 20.3.1 20.3.2	ndix A. Serial Flash Loader Interfaces	365 365 365 365 366 366 366 366 366 367 367
Apper 20.1 20.1.1 20.2 20.2 20.2.1 20.2.2 20.2.3 20.3 20.3.1 20.3.2 20.3.3	ndix A. Serial Flash Loader Interfaces	365 365 365 365 366 366 366 366 367 367 367
Apper 20.1 20.1.1 20.2 20.2 20.2.1 20.2.2 20.2.3 20.3 20.3.1 20.3.2 20.3.3 20.3.4	ndix A. Serial Flash Loader Interfaces	365 365 365 365 366 366 366 366 367 367 367
Apper 20.1 20.1.1 20.2 20.2.1 20.2.2 20.2.3 20.3.3 20.3.1 20.3.2 20.3.3 20.3.4 20.3.5	ndix A. Serial Flash Loader Interfaces	365 365 365 365 366 366 366 366 367 367 367 367 367 368
Apper 20.1 20.1.1 20.2 20.2 20.2.1 20.2.2 20.2.3 20.3 20.3.1 20.3.2 20.3.3 20.3.4 20.3.5 20.3.6	ndix A. Serial Flash Loader Interfaces	365 365 365 365 366 366 366 366 367 367 367 367 368 368
Apper 20.1 20.1.1 20.2 20.2 20.2.1 20.2.2 20.2.3 20.3 20.3.1 20.3.2 20.3.3 20.3.4 20.3.5 20.3.6 Order	Interfaces UART SSI Packet Handling. Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0x20) COMMAND_GET_STATUS (0x23) COMMAND_GET_STATUS (0x23) COMMAND_DOWNLOAD (0x21) COMMAND_SEND_DATA (0x24) COMMAND_RUN (0x22). COMMAND_RUN (0x22).	365 365 365 365 366 366 366 366 367 367 367 367 367 368 368 370
Apper 20.1 20.1.1 20.2 20.2.1 20.2.2 20.2.3 20.3.3 20.3.1 20.3.2 20.3.3 20.3.4 20.3.5 20.3.6 Orderin	hdix A. Serial Flash Loader Interfaces	365 365 365 365 366 366 366 366 366 367 367 367 367 368 368 370 370
Apper 20.1 20.1.1 20.2 20.2 20.2.1 20.2.2 20.2.3 20.3.3 20.3.1 20.3.2 20.3.3 20.3.4 20.3.5 20.3.6 Orderin Develo Compa	hdix A. Serial Flash Loader Interfaces UART SSI Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0x20) COMMAND_GET_STATUS (0x23) COMMAND_GET_STATUS (0x23) COMMAND_DOWNLOAD (0x21) COMMAND_SEND_DATA (0x24) COMMAND_RUN (0x22) COMMAND_RUN (0x22) COMMAND_RESET (0x25) ing and Contact Information ng Information	365 365 365 365 366 366 366 366 367 367 367 367 368 368 370 370 370 370

List of Figures

Figure 1-1.	Stellaris® High-Level Block Diagram	24
Figure 1-2.	LM3S328 Controller System-Level Block Diagram	30
Figure 2-1.	CPU Block Diagram	
Figure 2-2.	TPIU Block Diagram	
Figure 5-1.	JTAG Module Block Diagram	45
Figure 5-2.	Test Access Port State Machine	48
Figure 5-3.	IDCODE Register Format	
Figure 5-4.	BYPASS Register Format	
Figure 5-5.	Boundary Scan Register Format	53
Figure 6-1.	External Circuitry to Extend Reset	
Figure 6-2.	Main Clock Tree	
Figure 7-1.	Flash Block Diagram	
Figure 8-1.	GPIO Module Block Diagram	
Figure 8-2.	GPIO Port Block Diagram	114
Figure 8-3.	GPIODATA Write Example	
Figure 8-4.	GPIODATA Read Example	
Figure 9-1.	GPTM Module Block Diagram	
Figure 9-2.	16-Bit Input Edge Count Mode Example	155
Figure 9-3.	16-Bit Input Edge Time Mode Example	
Figure 9-4.	16-Bit PWM Mode Example	
Figure 10-1.	WDT Module Block Diagram	
Figure 11-1.	ADC Module Block Diagram	
Figure 11-2.	Internal Temperature Sensor Characteristic	
Figure 12-1.	UART Module Block Diagram	
Figure 12-2.	UART Character Frame.	
Figure 13-1.	SSI Module Block Diagram	
Figure 13-2.	TI Synchronous Serial Frame Format (Single Transfer)	
Figure 13-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	
Figure 13-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	
Figure 13-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	
Figure 13-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	
Figure 13-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	
Figure 13-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	
Figure 13-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	
Figure 13-10.	MICROWIRE Frame Format (Single Frame)	
Figure 13-11.	MICROWIRE Frame Format (Continuous Transfer)	
Figure 13-12.	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	
Figure 14-1.	I ² C Block Diagram	306
Figure 14-2.	I ² C Bus Configuration	
Figure 14-3.	Data Validity During Bit Transfer on the I ² C Bus	
Figure 14-4.	START and STOP Conditions	307
Figure 14-5.	Complete Data Transfer with a 7-Bit Address	
Figure 14-6.	R/S Bit in First Byte	309
Figure 14-7.	Master Single SEND	
Figure 14-8.	Master Single RECEIVE	
Figure 14-9.	Master Burst SEND (sending n bytes)	

Figure 14-10.	Master Burst RECEIVE (receiving m bytes)	313
Figure 14-11.	Master Burst RECEIVE after Burst SEND	314
Figure 14-12.	Master Burst SEND after Burst RECEIVE	315
Figure 14-13.	Slave Command Sequence	316
Figure 15-1.	Pin Connection Diagram	340
Figure 18-1.	Load Conditions	354
Figure 18-2.	I ² C Timing	357
Figure 18-3.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement	358
Figure 18-4.	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	358
Figure 18-5.	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	358
Figure 18-6.	JTAG Test Clock Input Timing	360
Figure 18-7.	JTAG Test Access Port (TAP) Timing	360
Figure 18-8.	JTAG TRST Timing	
Figure 18-9.	External Reset Timing (RST)	362
Figure 18-10.	Power-On Reset Timing	362
Figure 18-11.	Brown-Out Reset Timing	362
Figure 18-12.	Software Reset Timing	362
Figure 18-13.	Watchdog Reset Timing	363
	LDO Reset Timing	
Figure 19-1.	48-Pin LQFP Package	364

List of Tables

Table 0-1.	Documentation Conventions	
Table 3-1.	Memory Map	
Table 4-1.	Exception Types	41
Table 4-2.	Interrupts	
Table 5-1.	JTAG Port Pins Reset State	
Table 5-2.	JTAG Instruction Register Commands	50
Table 6-1.	System Control Register Map	60
Table 6-2.	VADJ to VOUT	73
Table 6-3.	PLL Mode Control	
Table 6-4.	Default Crystal Field Values and PLL Programming	85
Table 7-1.	Flash Protection Policy Combinations	97
Table 7-2.	Flash Register Map	100
Table 8-1.	GPIO Pad Configuration Examples	
Table 8-2.	GPIO Interrupt Configuration Example	
Table 8-3.	GPIO Register Map	
Table 9-1.	16-Bit Timer with Prescaler Configurations	
Table 9-2.	GPTM Register Map	160
Table 10-1.	WDT Register Map	
Table 11-1.	Samples and FIFO Depth of Sequencers	
Table 11-2.	ADC Register Map	
Table 12-1.	UART Register Map	
Table 13-1.	SSI Register Map	
Table 14-1.	Examples of I ² C Master Timer Period versus Speed Mode	
Table 14-2.	I ² C Register Map	
Table 14-3.	Write Field Decoding for I2CMCS[3:0] Field	
Table 16-1.	Signals by Pin Number	
Table 16-2.	Signals by Signal Name	
Table 16-3.	Signals by Function, Except for GPIO	
Table 16-4.	GPIO Pins and Alternate Functions	
Table 17-1.	Temperature Characteristics	
Table 17-2.	Thermal Characteristics	
Table 18-1.	Maximum Ratings	
Table 18-2.	Recommended DC Operating Conditions	
Table 18-3.	LDO Regulator Characteristics	
Table 18-4.	Power Specifications	353
Table 18-5.	Flash Memory Characteristics	
Table 18-6.	Phase Locked Loop (PLL) Characteristics	
Table 18-7.	Clock Characteristics	355
Table 18-8.	Temperature Sensor Characteristics	
Table 18-9.	ADC Characteristics	
Table 18-10.	I ² C Characteristics	
Table 18-11.	SSI Characteristics	
Table 18-12.	JTAG Characteristics	
Table 18-13.	GPIO Characteristics	
Table 18-14.	Reset Characteristics	

List of Registers

ARM Cortex	-M3 Processor Core	
Register 1:	SysTick Control and Status Register	
Register 2:	SysTick Reload Value Register	
Register 3:	SysTick Current Value Register	
System Con	trol	
Register 1:	Device Identification 0 (DID0), offset 0x000	
Register 2:	Device Identification 1 (DID1), offset 0x004	
Register 3:	Device Capabilities 0 (DC0), offset 0x008	
Register 4:	Device Capabilities 1 (DC1), offset 0x010	
Register 5:	Device Capabilities 2 (DC2), offset 0x014	
Register 6:	Device Capabilities 3 (DC3), offset 0x018	
Register 7:	Device Capabilities 4 (DC4), offset 0x01C	
Register 8:	Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030	
Register 9:	LDO Power Control (LDOPCTL), offset 0x034	
Register 10:	Software Reset Control 0 (SRCR0), offset 0x040	74
Register 11:	Software Reset Control 1 (SRCR1), offset 0x044	75
Register 12:	Software Reset Control 2 (SRCR2), offset 0x048	76
Register 13:	Raw Interrupt Status (RIS), offset 0x050	77
Register 14:	Interrupt Mask Control (IMC), offset 0x054	78
Register 15:	Masked Interrupt Status and Clear (MISC), offset 0x058	80
Register 16:	Reset Cause (RESC), offset 0x05C	81
Register 17:	Run-Mode Clock Configuration (RCC), offset 0x060	82
Register 18:	XTAL to PLL Translation (PLLCFG), offset 0x064	
Register 19:	Run-Mode Clock Gating Control 0 (RCGC0), offset 0x100	
Register 20:	Sleep-Mode Clock Gating Control 0 (SCGC0), offset 0x110	87
Register 21:	Deep-Sleep-Mode Clock Gating Control 0 (DCGC0), offset 0x120	
Register 22:	Run-Mode Clock Gating Control 1 (RCGC1), offset 0x104	
Register 23:	Sleep-Mode Clock Gating Control 1 (SCGC1), offset 0x114	
Register 24:	Deep-Sleep-Mode Clock Gating Control 1 (DCGC1), offset 0x124	
Register 25:	Run-Mode Clock Gating Control 2 (RCGC2), offset 0x108	
Register 26:	Sleep-Mode Clock Gating Control 2 (SCGC2), offset 0x118	
Register 27:	Deep-Sleep-Mode Clock Gating Control 2 (DCGC2), offset 0x128	
Register 28:	Deep-Sleep Clock Configuration (DSLPCLKCFG), offset 0x144	
Register 29:	Clock Verification Clear (CLKVCLR), offset 0x150 Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160	
Register 30:		
Register 1:	Flash Memory Protection Read Enable (FMPRE), offset 0x130	
Register 2:	Flash Memory Protection Program Enable (FMPPE), offset 0x134	
Register 3:	USec Reload (USECRL), offset 0x140	
Register 4:	Flash Memory Address (FMA), offset 0x000	
Register 5:	Flash Memory Data (FMD), offset 0x004	
Register 6:	Flash Memory Control (FMC), offset 0x008	
Register 7:	Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C	
Register 8:	Flash Controller Interrupt Mask (FCIM), offset 0x010	
Register 9:	Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	111

General-Pur	pose Input/Outputs (GPIOs)	112
Register 1:	GPIO Data (GPIODATA), offset 0x000	
Register 2:	GPIO Direction (GPIODIR), offset 0x400	. 121
Register 3:	GPIO Interrupt Sense (GPIOIS), offset 0x404	. 122
Register 4:	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408	. 123
Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C	. 124
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410	. 125
Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414	. 126
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	. 127
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C	
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	. 130
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	. 131
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	. 132
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	. 133
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514	. 135
Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	
Register 18:	GPIO Digital Input Enable (GPIODEN), offset 0x51C	
Register 19:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	. 138
Register 20:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	. 139
Register 21:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	. 140
Register 22:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	. 141
Register 23:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	. 142
Register 24:	GPIO Peripheral Identification 1(GPIOPeriphID1), offset 0xFE4	. 143
Register 25:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	. 144
Register 26:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	. 145
Register 27:	GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0	
Register 28:	GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4	
Register 29:	GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8	. 148
Register 30:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC	. 149
General-Pur	pose Timers	150
Register 1:	GPTM Configuration (GPTMCFG), offset 0x000	
Register 2:	GPTM TimerA Mode (GPTMTAMR), offset 0x004	
Register 3:	GPTM TimerB Mode (GPTMTBMR), offset 0x008	. 164
Register 4:	GPTM Control (GPTMCTL), offset 0x00C	
Register 5:	GPTM Interrupt Mask (GPTMIMR), offset 0x018	. 167
Register 6:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	. 169
Register 7:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	. 170
Register 8:	GPTM Interrupt Clear (GPTMICR), offset 0x024	. 171
Register 9:	GPTM TimerA Interval Load (GPTMTAILR), offset 0x028	
Register 10:	GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C	. 173
Register 11:	GPTM TimerA Match (GPTMTAMATCHR), offset 0x030	. 174
Register 12:	GPTM TimerB Match (GPTMTBMATCHR), offset 0x034	. 175
Register 13:	GPTM TimerA Prescale (GPTMTAPR), offset 0x038	. 176
Register 14:	GPTM TimerB Prescale (GPTMTBPR), offset 0x03C	. 177
Register 15:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040	. 178
Register 16:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044	. 179

Register 17:	GPTM TimerA (GPTMTAR), offset 0x048	180
Register 18:	GPTM TimerB (GPTMTBR), offset 0x04C	
Watchdog T	imer	182
Register 1:	Watchdog Load (WDTLOAD), offset 0x000	
Register 2:	Watchdog Value (WDTVALUE), offset 0x004	
Register 3:	Watchdog Control (WDTCTL), offset 0x008	
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	
Register 7:	Watchdog Lock (WDTLOCK), offset 0xC00	
Register 8:	Watchdog Test (WDTTEST), offset 0x418	
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	193
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	195
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	196
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	197
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	198
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	199
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	200
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	201
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	202
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8	203
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC	204
Analog-to-D	igital Converter (ADC)	205
Register 1:	ADC Active Sample Sequencer (ADCACTSS), offset 0x000	211
Register 2:	ADC Raw Interrupt Status (ADCRIS), offset 0x004	212
Register 3:	ADC Interrupt Mask (ADCIM), offset 0x008	213
Register 4:	ADC Interrupt Status and Clear (ADCISC), offset 0x00C	
Register 5:	ADC Overflow Status (ADCOSTAT), offset 0x010	215
Register 6:	ADC Event Multiplexer Select (ADCEMUX), offset 0x014	216
Register 7:	ADC Underflow Status (ADCUSTAT), offset 0x018	
Register 8:	ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020	
Register 9:		
Register 10:	ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028	
	ADC Sample Averaging Control (ADCSAC), offset 0x030	220
Register 11:	ADC Sample Averaging Control (ADCSAC), offset 0x030 ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040	220 221
Register 12:	ADC Sample Averaging Control (ADCSAC), offset 0x030 ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040 ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044	220 221 223
Register 12: Register 13:	ADC Sample Averaging Control (ADCSAC), offset 0x030 ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040 ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044 ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048	220 221 223 225
Register 12: Register 13: Register 14:	ADC Sample Averaging Control (ADCSAC), offset 0x030 ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040 ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044 ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C	220 221 223 225 226
Register 12: Register 13: Register 14: Register 15:	ADC Sample Averaging Control (ADCSAC), offset 0x030	220 221 223 225 226 227
Register 12: Register 13: Register 14: Register 15: Register 16:	ADC Sample Averaging Control (ADCSAC), offset 0x030 ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040 ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044 ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060 ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064	220 221 223 225 226 227 228
Register 12: Register 13: Register 14: Register 15: Register 16: Register 17:	ADC Sample Averaging Control (ADCSAC), offset 0x030 ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040 ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044 ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060 ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068	220 221 223 225 226 227 228 228 228
Register 12: Register 13: Register 14: Register 15: Register 16: Register 17: Register 18:	ADC Sample Averaging Control (ADCSAC), offset 0x030 ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040 ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044 ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060 ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x068	220 221 223 225 226 227 228 228 228 228
Register 12: Register 13: Register 14: Register 15: Register 16: Register 17: Register 18: Register 19:	ADC Sample Averaging Control (ADCSAC), offset 0x030 ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040 ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044 ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060 ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x064 ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x068 ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x066 ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080	220 221 223 225 226 227 228 228 228 228 229
Register 12: Register 13: Register 14: Register 15: Register 16: Register 17: Register 18: Register 19: Register 20:	ADC Sample Averaging Control (ADCSAC), offset 0x030 ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040 ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044 ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060 ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x064 ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x068 ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x066 ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084	220 221 223 225 226 227 228 228 228 228 228 229 230
Register 12: Register 13: Register 14: Register 15: Register 16: Register 17: Register 18: Register 19: Register 20: Register 21:	ADC Sample Averaging Control (ADCSAC), offset 0x030 ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040 ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044 ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060 ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x064 ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x068 ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x066 ADC Sample Sequence Result FIFO 1 (ADCSSFSTAT1), offset 0x066 ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080 ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084 ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088	220 221 223 225 226 227 228 228 228 228 228 229 230 230
Register 12: Register 13: Register 14: Register 15: Register 16: Register 17: Register 18: Register 19: Register 20: Register 21: Register 22:	ADC Sample Averaging Control (ADCSAC), offset 0x030 ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040 ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044 ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060 ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x064 ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x066 ADC Sample Sequence FIFO 2 (ADCSSCTL2), offset 0x084 ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x088	220 221 223 225 226 227 228 228 228 228 228 229 230 230 230
Register 12: Register 13: Register 14: Register 15: Register 16: Register 17: Register 18: Register 19: Register 20: Register 21:	ADC Sample Averaging Control (ADCSAC), offset 0x030 ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040 ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044 ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060 ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x064 ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x068 ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x066 ADC Sample Sequence Result FIFO 1 (ADCSSFSTAT1), offset 0x066 ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080 ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084 ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088	220 221 223 225 226 227 228 228 228 228 228 228 229 230 230 230 231

Register 25:	ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8	
Register 26:	ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC	
Register 27:	ADC Test Mode Loopback (ADCTMLB), offset 0x100	
Universal A	synchronous Receivers/Transmitters (UARTs)	235
Register 1:	UART Data (UARTDR), offset 0x000	242
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	244
Register 3:	UART Flag (UARTFR), offset 0x018	246
Register 4:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	
Register 5:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028	249
Register 6:	UART Line Control (UARTLCRH), offset 0x02C	250
Register 7:	UART Control (UARTCTL), offset 0x030	
Register 8:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	253
Register 9:	UART Interrupt Mask (UARTIM), offset 0x038	
Register 10:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	
Register 11:	UART Masked Interrupt Status (UARTMIS), offset 0x040	257
Register 12:	UART Interrupt Clear (UARTICR), offset 0x044	
Register 13:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	259
Register 14:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	
Register 15:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	
Register 16:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	
Register 17:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	
Register 18:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	
Register 19:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	
Register 20:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	
Register 21:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	
Register 22:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	
Register 23:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	
Register 24:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	270
Synchrono	us Serial Interface (SSI)	
Register 1:	SSI Control 0 (SSICR0), offset 0x000	
Register 2:	SSI Control 1 (SSICR1), offset 0x004	
Register 3:	SSI Data (SSIDR), offset 0x008	
Register 4:	SSI Status (SSISR), offset 0x00C	
Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	
Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014	
Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018	
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	
Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020	
Register 10:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	
Register 11:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	
Register 12:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	
Register 13:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	
Register 14:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	
Register 15:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	
Register 16:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	
Register 17:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	
Register 18:	SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0	
Register 19:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	
U		

Register 20:	SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8	
Register 21:	SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC	
Inter-Integra	ated Circuit (I2C) Interface	306
Register 1:	I2C Master Slave Address (I2CMSA), offset 0x000	
Register 2:	I2C Master Control/Status (I2CMCS), offset 0x004	320
Register 3:	I2C Master Data (I2CMDR), offset 0x008	325
Register 4:	I ² C Master Timer Period (I2CMTPR), offset 0x00C	
Register 5:	I ² C Master Interrupt Mask (I2CMIMR), offset 0x010	
Register 6:	I ² C Master Raw Interrupt Status (I2CMRIS), offset 0x014	328
Register 7:	I ² C Master Masked Interrupt Status (I2CMMIS), offset 0x018	
Register 8:	I ² C Master Interrupt Clear (I2CMICR), offset 0x01C	330
Register 9:	I ² C Master Configuration (I2CMCR), offset 0x020	
Register 10:	I ² C Slave Own Address (I2CSOAR), offset 0x000	
Register 11:	I ² C Slave Control/Status (I2CSCSR), offset 0x004	333
Register 12:	I ² C Slave Data (I2CSDR), offset 0x008	
Register 13:	I ² C Slave Interrupt Mask (I2CSIMR), offset 0x00C	
Register 14:	I ² C Slave Raw Interrupt Status (I2CSRIS), offset 0x010	
Register 15:	I ² C Slave Masked Interrupt Status (I2CSMIS), offset 0x014	
Register 16:	I ² C Slave Interrupt Clear (I2CSICR), offset 0x018	

Revision History

Date	Revision	Description
July 2006	00	Initial public release of LM3S328, LM3S601, LM3S610, LM3S611, LM3S612, LM3S613, LM3S615, LM3S628, LM3S801, LM3S811, LM3S812, LM3S815, and LM3S828 data sheets.
October 2006	01	 Second release of LM3S328, LM3S601, LM3S610, LM3S611, LM3S613, LM3S615, LM3S628, LM3S801, LM3S812, LM3S815, and LM3S828 data sheets. Includes the following changes: Added information on hardware averaging to the ADC chapter. Updated the clocking examples in the I2C chapter. Added Serial Flash Loader usage information. Added "5-V-tolerant" description for GPIOs to feature list, GPIO chapter, and Electrical chapter. Added maximum values for 20 MHz and 25 MHz parts to Table 9-1, "16-Bit Timer with Prescaler Configurations" in the Timers chapter. Made the following changes in the System Control chapter: Updated field descriptions in the Run-Mode Clock Configuration (RCC) register and the Device Identification 1 (DID1) register. Updated the internal oscillator clock speed. Added the Deep-Sleep Clock Configuration (DSLPCFG) register.

This table provides a summary of the document revisions.

Date	Revision	Description							
April 2007	02	Third release of LM3S328, LM3S601, LM3S610, LM3S611, LM3S613, LM3S615, LM3S628, LM3S801, LM3S811, LM3S812, LM3S815, and LM3S828 data sheets. Includes the following changes:							
		 In the System Control chapter: Changed three bits in the RCGC0/SCGC0/DCGC0 registers to reserved (SWO, SWD, and JTAG). Changed instances of PLLCTL to PLLCFG. Changed the reset value to 0 for the ADC and MAXADCSPD bits in the RCGC0/SCGC0/DCGC0 registers. Clarified description of MAXADCSPD bit in RCGC0 register. Updated the Main Clock Tree figure for the ADC. 							
		 In the Internal Memory chapter: Changed the reset value to 0x18 for the USEC bit in the USECRL register. Fixed issue with bit access in register diagrams for FMA register. 							
		 In the ADC chapter: Changed instance of ADCAMUX to ADCSSMUXin the ADC chapter. Updated the ADC block diagram to show hardware averaging circuit. Corrected the offset for ADCSSCTL3 in the register map and register description. It should be offset 0xA4, not 0x64. 							
		In the SSI chapter: Changed the wording for the SSIClk transmit clock. 							
		 In the Analog Comparator chapter: Clarified the wording in the Initialization section. Fixed conditional text issue in ACCTL0 register. 							
		In the I ² C chapter: • Added the PREQ bit in the I2CSCSR register. • Fixed typo in the Master Single Send flow chart.							
		In the Operating Characteristics chapter:Added information to Maximum Junction Temperature.							
		 In the Electrical Characteristics chapter: Added information to the Power Specifications. Changed note in the ADC Clocking Characteristics table . Fixed conditional text issue in the ADC Characteristics table. 							
		In the Package Information chapter: Fixed typo in 48-pin package drawing. 							
April 2007	03	 Fourth release of LM3S328, LM3S601, LM3S610, LM3S611, LM3S613, LM3S615, LM3S628, LM3S801, LM3S811, LM3S812, LM3S815, and LM3S828 data sheets. Includes the following changes: In the Internal Memory chapter, added information on code protection. In the ARM Cortex-M3 Processor Core, Architecture Overview, and General-Purpose Timers chapters, added information for the System Timer (SysTick). In the I²C chapter, added description for FBR bit. Changed instances of PREQ in accompanying figure to FBR. In the Timers chapter, added note to the 16-Bit Input Edge Time Mode section. 							

About This Document

This data sheet provides reference information for the LM3S328 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex[™]-M3 core.

Audience

This manual is intended for system software developers, hardware designers, and application developers.

About This Manual

This document is organized into sections that correspond to each major feature.

Related Documents

The following documents are referenced by the data sheet, and available on the documentation CD or from the Luminary Micro web site at www.luminarymicro.com:

- ARM® Cortex™-M3 Technical Reference Manual
- CoreSight™ Design Kit Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual

The following related documents are also referenced:

IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the Luminary Micro web site for additional documentation, including application notes and white papers.

Documentation Conventions

This document uses the conventions shown in Table 0-1.

Table 0-1. Documentation Conventions

Notation	Meaning							
General Register Notation								
REGISTER	APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, SRCRn represents any (or all) of the three Software Reset Control registers: SRCR0 , SRCR1 , and SRCR2 .							
bit	A single bit in a register.							
bit field	Two or more consecutive and related bits.							
offset 0xnnn	A hexadecimal increment to a register's address, relative to that module's base address as specified in Table 3-1, "Memory Map," on page 39.							

Table 0-1.	Documentation	Conventions
------------	---------------	-------------

Notation	Meaning
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.
reserved	Register bits marked reserved are reserved for future use. Reserved bits return an indeterminate value, and should never be changed. Only write a reserved bit with its current value.
<i>yy</i> :xx	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.
RO	Software can read this field. Always write the chip reset value.
R/W	Software can read or write this field.
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.
	This register is typically used to clear the corresponding bit in an interrupt register.
WO	Only a write by software is valid; a read of the register returns no meaningful data.
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.
0	Bit cleared to 0 on chip reset.
1	Bit set to 1 on chip reset.
-	Nondeterministic.
Pin/Signal Notation	
[]	Pin alternate function; a pin defaults to the signal without the brackets.
pin	Refers to the physical connection on the package.
signal	Refers to the electrical signal encoding of a pin.

Table 0-1. Documentation Conventions

Notation	Meaning
assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).
deassert a signal	Change the value of the signal from the logically True state to the logically False state.
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.
Numbers	
X	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.
0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF. Binary numbers are indicated with a b suffix, for example, 1011b. Decimal numbers are written without a prefix or suffix.

1 Architectural Overview

The Luminary Micro Stellaris® family of microcontrollers—the first ARM® Cortex[™]-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The LM3S328 controller in the Stellaris family offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the controller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost.

Luminary Micro offers a complete solution to get to market quickly, with a customer development board, white papers and application notes, and a strong support, sales, and distributor network.

1.1 **Product Features**

The LM3S328 microcontroller includes the following product features:

- **32-Bit RISC Performance**
 - 32-bit ARM® Cortex[™]-M3 v7M architecture optimized for small-footprint embedded applications
 - System timer (SysTick) provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
 - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
 - 25-MHz operation
 - Hardware-division and single-cycle-multiplication
 - Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
 - 22 interrupts with eight priority levels
 - Memory protection unit (MPU) provides a privileged mode for protected operating system functionality
 - Unaligned data access, enabling data to be efficiently packed into memory
 - Atomic bit manipulation (bit-banding) delivers maximum memory utilization and streamlined peripheral control
- Internal Memory
 - 16-KB single-cycle flash
 - User-managed flash block protection on a 2-KB block basis
 - User-managed flash data programming
 - User-defined and managed flash-protection block
 - 4-KB single-cycle SRAM
- General-Purpose Timers
 - Three timers, each of which can be configured: as a single 32-bit timer, as two 16-bit timers, or to initiate an ADC event
 - 32-bit Timer modes:
 - Programmable one-shot timer

- Programmable periodic timer
- Real-Time Clock when using an external 32.768-KHz clock as the input
- User-enabled stalling in periodic and one-shot mode when the controller asserts the CPU Halt flag during debug
- ADC event trigger
- 16-bit Timer modes:
 - General-purpose timer function with an 8-bit prescaler
 - Programmable one-shot timer
 - Programmable periodic timer
 - User-enabled stalling when the controller asserts CPU Halt flag during debug
 - ADC event trigger
- 16-bit Input Capture modes:
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode:
 - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
 - 32-bit down counter with a programmable load register
 - Separate watchdog clock with an enable
 - Programmable interrupt generation logic with interrupt masking
 - Lock register protection from runaway software
 - Reset generation logic with an enable/disable
 - User-enabled stalling when the controller asserts the CPU Halt flag during debug
- Synchronous Serial Interface (SSI)
 - Master or slave operation
 - Programmable clock bit rate and prescale
 - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
 - Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
 - Programmable data frame size from 4 to 16 bits
 - Internal loopback test mode for diagnostic/debug testing
- UART
 - Two fully programmable 16C550-type UARTs
 - Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
 - Programmable baud-rate generator with fractional divider
 - Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface

- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- False-start-bit detection
- Line-break generation and detection
- ADC
 - Single- and differential-input configurations
 - Eight 10-bit channels (inputs) when used as single-ended inputs
 - Sample rate of 500 thousand samples/second
 - Flexible, configurable analog-to-digital conversion
 - Four programmable sample conversion sequences from one to eight entries long, with corresponding conversion result FIFOs
 - Each sequence triggered by software or internal event (timers or GPIO)
- I²C
 - Master and slave receive and transmit operation with transmission speed up to 100 Kbps in Standard mode and 400 Kbps in Fast mode
 - Interrupt generation
 - Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode
- GPIOs
 - 7 to 28 GPIOs, depending on configuration
 - 5-V-tolerant input/outputs
 - Programmable interrupt generation as either edge-triggered or level-sensitive
 - Bit masking in both read and write operations through address lines
 - Can initiate an ADC sample sequence
 - Programmable control for GPIO pad configuration:
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables
- Power
 - On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
 - Low-power options on controller: Sleep and Deep-sleep modes
 - Low-power options for peripherals: software controls shutdown of individual peripherals
 - User-enabled LDO unregulated voltage detection and automatic reset
 - 3.3-V supply brownout detection and reporting via interrupt or reset
 - On-chip temperature sensor

- Flexible Reset Sources
 - Power-on reset (POR)
 - Reset pin assertion
 - Brown-out (BOR) detector alerts to system power drops
 - Software reset
 - Watchdog timer reset
 - Internal low drop-out (LDO) regulator output goes unregulated
- Additional Features
 - Six reset sources
 - Programmable clock source control
 - Clock gating to individual peripherals for power savings
 - IEEE 1149.1-1990 compliant Test Access Port (TAP) controller
 - Debug access via JTAG and Serial Wire interfaces
 - Full JTAG boundary scan
- Industrial-range 48-pin RoHS-compliant LQFP package

1.2 Target Applications

- Factory automation and control
- Industrial control power devices
- Building and home automation

1.3 High-Level Block Diagram




Figure 1-1. Stellaris® High-Level Block Diagram

LM3S328

1.4 Functional Overview

The following sections provide an overview of the features of the LM3S328 microcontroller. The chapter number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 370.

1.4.1 ARM Cortex[™]-M3

1.4.1.1 Processor Core (Section 2 on page 31)

All members of the Stellaris product family, including the LM3S328 microcontroller, are designed around an ARM Cortex[™]-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

Section 2, "ARM Cortex-M3 Processor Core," on page 31 provides an overview of the ARM core; the core is detailed in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

1.4.1.2 Nested Vectored Interrupt Controller (NVIC)

The LM3S328 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM Cortex-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 22 interrupts.

Section 4, "Interrupts," on page 41 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S328 controller features Pulse Width Modulation (PWM) outputs.

1.4.2.1 **PWM ("16-Bit PWM Mode" on page 159)**

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

On the LM3S328, PWM motion control functionality can be achieved through the motion control features of the general-purpose timers (using the CCP pins).

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

1.4.3 Analog Peripherals

To handle analog signals, the LM3S328 controller offers an Analog-to-Digital Converter (ADC).

1.4.3.1 ADC (Section 11 on page 205)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number.

The Stellaris ADC module features 10-bit conversion resolution and supports eight input channels, plus an internal temperature sensor. Four buffered sample sequences allow rapid sampling of up to eight analog input sources without controller intervention. Each sample sequence provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequence priority.

1.4.4 Serial Communications Peripherals

The LM3S328 controller supports both asynchronous and synchronous serial communications with two fully programmable 16C550-type UARTs, SSI and I²C serial communications.

1.4.4.1 UART (Section 12 on page 235)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S328 controller includes two fully programmable 16C550-type UARTs that support data transfer speeds up to 460.8 Kbps. (Although similar in functionality to a 16C550 UART, it is not register compatible.)

Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

1.4.4.2 SSI (Section 13 on page 271)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface.

The Stellaris SSI module provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

1.4.4.3 I²C (Section 14 on page 306)

The Inter-Integrated Circuit (I²C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL).

The I²C bus interfaces to external I²C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I²C bus may also be used for system testing and diagnostic purposes in product development and manufacture.

The Stellaris I^2C module provides the ability to communicate to other IC devices over an I^2C bus. The I^2C bus supports devices that can both transmit and receive (write and read) data.

Devices on the I²C bus can be designated as either a master or a slave. The I²C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous

operation as both a master and a slave. The four I²C modes are: Master Transmit, Master Receive, Slave Transmit, and Slave Receive.

The Stellaris I²C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I²C master and slave can generate interrupts. The I²C master generates interrupts when a transmit or receive operation completes (or aborts due to an error). The I²C slave generates interrupts when data has been sent or requested by a master.

1.4.5 System Peripherals

1.4.5.1 **Programmable GPIOs (Section 8 on page 112)**

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris GPIO module is composed of five physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 7 to 28 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see Table 16-4 on page 348 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines.

1.4.5.2 Three Programmable Timers (Section 9 on page 150)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris General-Purpose Timer Module (GPTM) contains three GPTM blocks. Each GPTM block provides two 16-bit timer/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions.

When configured in 32-bit mode, a timer can run as a one-shot timer, periodic timer, or Real-Time Clock (RTC). When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

1.4.5.3 Watchdog Timer (Section 10 on page 182)

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

1.4.6 Memory Peripherals

The Stellaris controllers offer both SRAM and Flash memory.

1.4.6.1 SRAM (Section 7.2.1 on page 95)

The LM3S328 static random access memory (SRAM) controller supports 4 KB SRAM. The internal SRAM of the Stellaris devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has

introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

1.4.6.2 Flash (Section 7.2.2 on page 96)

The LM3S328 Flash controller supports 16 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

1.4.7 Additional Features

1.4.7.1 Memory Map (Section 3 on page 39)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S328 controller can be found on page 39. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The *ARM*® *Cortex*™-*M*3 *Technical Reference Manual* provides further information on the memory map.

1.4.7.2 JTAG TAP Controller (Section 5 on page 44)

The Joint Test Action Group (JTAG) port provides a standardized serial interface for controlling the Test Access Port (TAP) and associated test logic. The TAP, JTAG instruction register, and JTAG data registers can be used to test the interconnects of assembled printed circuit boards, obtain manufacturing information on the components, and observe and/or control the inputs and outputs of the controller during normal operation. The JTAG port provides a high degree of testability and chip-level access at a low cost.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The LMI JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while LMI JTAG instructions select the LMI TDO outputs. The multiplexer is controlled by the LMI JTAG controller, which has comprehensive programming for the ARM, LMI, and unimplemented JTAG instructions.

1.4.7.3 System Control and Clocks (Section 6 on page 54)

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

1.4.8 Hardware Details


Details on the pins and package can be found in the following sections:

- Section 15, "Pin Diagram," on page 340
- Section 16, "Signal Tables," on page 341

- Section 17, "Operating Characteristics," on page 350
- Section 18, "Electrical Characteristics," on page 351
- Section 19, "Package Information," on page 364

1.5 System Block Diagram

Figure 1-2. LM3S328 Controller System-Level Block Diagram



2 ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:


- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Full-featured debug solution with a:
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

The Stellaris family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, and building and home automation.

For more information on the ARM Cortex-M3 processor core, see the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*. For information on SWJ-DP, see the *CoreSight*[™] *Design Kit Technical Reference Manual*.

2.1 Block Diagram





2.2 Functional Description

Important: The ARM® Cortex[™]-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris implementation.

Luminary Micro has implemented the ARM Cortex-M3 core as shown in Figure 2-1. As noted in the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

2.2.1 Serial Wire and JTAG Debug

Luminary Micro has replaced the ARM SW-DP and JTAG-DP with the ARM CoreSight[™]-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. This means Chapter 12, "Debug Port," of the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual* does not apply to Stellaris devices.

The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *CoreSight™ Design Kit Technical Reference Manual* for details on SWJ-DP.


2.2.2 Embedded Trace Macrocell (ETM)

ETM was not implemented in the Stellaris devices. This means Chapters 15 and 16 of the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* can be ignored.

2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. The Stellaris devices have implemented TPIU as shown in Figure 2-2. This is similar to the non-ETM version described in the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual*, however, SWJ-DP only provides SWV output for the TPIU.

Figure 2-2. TPIU Block Diagram



2.2.4 ROM Table

The default ROM table was implemented as described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

2.2.5 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) is included on the LM3S328 controller and supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

2.2.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC):

- Facilitates low-latency exception and interrupt handling
- Controls power management
- Implements system control registers

The NVIC supports up to 240 dynamically reprioritizable interrupts each with up to 256 levels of priority. The NVIC and the processor core interface are closely coupled, which enables low latency

interrupt processing and efficient processing of late arriving interrupts. The NVIC maintains knowledge of the stacked (nested) interrupts to enable tail-chaining of interrupts.

You can only fully access the NVIC from privileged mode, but you can pend interrupts in user-mode if you enable the Configuration Control Register (see the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*). Any other user-mode access causes a bus fault.

All NVIC registers are accessible using byte, halfword, and word unless otherwise stated.

All NVIC registers and system debug registers are little endian regardless of the endianness state of the processor.

2.2.6.1 Interrupts

The ARM® Cortex[™]-M3 Technical Reference Manual describes the maximum number of interrupts and interrupt priorities. The LM3S328 microcontroller supports 22 interrupts with eight priority levels.

2.2.6.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

Functional Description

The timer consists of three registers:

- A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- The reload value for the counter, used to provide the counter's wrap value.
- The current value of the counter.

A fourth register, the SysTick Calibration Value Register, is not implemented in the Stellaris devices.

When enabled, the timer counts down from the reload value to zero, reloads (wraps) to the value in the SysTick Reload Value register on the next clock edge, then decrements on subsequent clocks. Writing a value of zero to the Reload Value register disables the counter on the next wrap. When the counter reaches zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

Writing to the Current Value register clears the register and the COUNTFLAG status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

If the core is in debug state (halted), the counter will not decrement. The timer is clocked with respect to a reference clock. The reference clock can be the core clock or an external clock source.

Register 1: SysTick Control and Status Register


Use the SysTick Control and Status Register to enable the SysTick features.

_	31		30	29	28	2	7	26	25	24	23	22		21		20		19	18	17	16
		'							1	reserved					1					1	COUNTFLA
be et	RO 0		RO 0	RO 0	RO 0	R	0	RO 0	RO 0	RO 0	RO 0	RC 0)	RO 0		RO 0		RO 0	RO 0	RO 0	R/W 0
	15		14	13	12	1	1	10	9	8	7	6		5		4		3	2	1	0
		1				1				reserve	l I						1		CLKSOUR	CE TICKIN	Γ ENABL
et	RO 0	I	0 0	RO 0	RO 0	R	C)	RO 0	RO 0	RO 0	RO 0	RO 0		RO 0		RO 0		RO 0	R/W 0	R/W 0	R/W 0
Bit/	'Field			Name		Тур	be	F	Reset	Desci	iption										
								•			-										
31:17		reserved			R	C		0		Reserved bits return an indeterminate value, and should never be changed.											
16 COUNTFLAG		R/	N		0	Clear DAP, AHB-	Returns 1 if timer counted to 0 since last time this was read. Clears on read by application. If read by the debugger using the DAP, this bit is cleared on read-only if the MasterType bit in the AHB-AP Control Register is set to 0. Otherwise, the COUNTFLAG bit is not changed by the debugger read.														
1	5:3		reserved			R	C		0		served bits return an indeterminate value, and should never changed.										
	2	CLKSOURCE			R/W 0					0 = external reference clock. (Not implemented for Stellaris microcontrollers.)											
										1 = co	ore clo	ck.									
										same times	time a	s the (than t	core he r	cloc	:k. ٦	The o	core	e cloc	k mus	nd so giv t be at le ne count	east 2.5
	1		Т	ICKINT		R/	N	0		1 = co	1 = counting down to 0 pends the SysTick handler.										
									0 = counting down to 0 does not pend the SysTick handler. Software can use the COUNTFLAG to determine if ever counted to 0.												
	0		ENABLE			R/	R/W 0			with t reach the S	1 = counter operates in a multi-shot way. That is, counter loads with the Reload value and then begins counting down. On reaching 0, it sets the COUNTFLAG to 1 and optionally pends the SysTick handler, based on TICKINT. It then loads the Reload value again, and begins counting. 0 = counter disabled.										

Register 2: SysTick Reload Value Register


Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 1 and 0x00FFFFFF. A start value of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0.

Therefore, as a multi-shot timer, repeated over and over, it fires every N+1 clock pulse, where N is any value from 1 to 0x00FFFFFF. So, if the tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD. If a new value is written on each tick interrupt, so treated as single shot, then the actual count down must be written. For example, if a tick is next required after 400 clock pulses, 400 must be written into the RELOAD.



Register 3: SysTick Current Value Register

Use the SysTick Current Value Register to find the current value in the register.



SysTick Current Value Register bit assignments

Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
23:0	CURRENT	W1C	-	Current value at the time the register is accessed. No read-modify-write protection is provided, so change with care.
				This register is write-clear. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register.

2.2.6.3 SysTick Calibration Value Register

The SysTick Calibration Value register is not implemented.

3 Memory Map

The memory map for the LM3S328 is provided in Table 3-1. In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

Start	Start End Description		For details on registers, see
Memory			
0x00000000	0x00003FFF	On-chip flash	page 100
0x00004000	0x1FFFFFFF	Reserved ^a	
0x20000000	0x20000FFF	Bit-banded on-chip SRAM	-
0x20001000	0x200FFFFF	Reserved ^a	-
0x22000000	0x2201FFFF	Bit-band alias of 0x20000000 through 0x20000FFF	-
0x22020000	0x23FFFFFF	Reserved ^a	-
FiRM Peripher	als		1
0x40000000	0x40000FFF	Watchdog timer	page 184
0x40001000	0x40003FFF	Reserved for three additional watchdog timers (per FiRM specification) ^a	-
0x40004000	0x40004FFF	GPIO Port A	page 119
0x40005000	0x40005FFF	GPIO Port B	page 119
0x40006000	0x40006FFF	GPIO Port C	page 119
0x40007000	0x40007FFF	GPIO Port D	
0x40008000	0x40008FFF	SSI	page 282
0x40009000	0x4000BFFF	Reserved for three additional SSIs (per FiRM specification) ^a	-
0x4000C000	0x4000CFFF	UART0	page 241
0x4000D000	0x4000DFFF	UART1	page 241
0x4000E000	0x4000FFFF	Reserved for two additional UARTs (per FiRM specification) ^a	-
0x40010000	0x4001FFFF	Reserved for future FiRM peripherals ^a	-
Peripherals			
0x40020000	0x400207FF	I ² C Master	page 318
0x40020800	0x40020FFF	I ² C Slave	page 332
0x40021000	0x40023FFF	Reserved ^a	-

 Table 3-1.
 Memory Map (Sheet 1 of 2)

Table 3-1.	Memory Map	(Sheet 2 of 2)
------------	------------	----------------

Start	End	Description	For details on registers, see	
0x40024000	0x40024FFF	GPIO Port E	page 119	
0x40025000	0x40027FFF	Reserved ^a	-	
0x40028000	0x4002BFFF	Reserved ^a	-	
0x4002C000	0x4002FFFF	Reserved ^a	-	
0x40030000	0x40030FFF	Timer0	page 161	
0x40031000	0x40031FFF	Timer1	page 161	
0x40032000	0x40032FFF	Timer2	page 161	
0x40033000	0x40037FFF	Reserved ^a	-	
0x40038000	0x40038FFF	ADC	page 210	
0x40039000	0x4003BFFF	Reserved ^a	-	
0x4003C000	0x4003CFFF	Reserved ^a	-	
0x4003D000	0x400FCFFF	Reserved ^a	-	
0x400FD000	0x400FDFFF	Flash control	page 100	
0x400FE000	0x400FFFFF	System control	page 61	
0x40100000	0x41FFFFFF	Reserved ^a	-	
0x42000000	0x43FFFFFF	Bit-band alias of 0x40000000 through 0x400FFFF	-	
0x44000000	0xDFFFFFFF	Reserved ^a	-	
Private Periphe	eral Bus			
0xE0000000	0xE0000FFF	Instrumentation Trace Macrocell (ITM)	ARM® Cortex™-M3	
0xE0001000	0xE0001FFF	Data Watchpoint and Trace (DWT)	Technical Reference Manual	
0xE0002000	0xE0002FFF	Flash Patch and Breakpoint (FPB)		
0xE0003000	0xE000DFFF	Reserved ^a		
0xE000E000	0xE000EFFF	Nested Vectored Interrupt Controller (NVIC)		
0xE000F000	0xE003FFFF	Reserved ^a		
0xE0040000	0xE0040FFF	Trace Port Interface Unit (TPIU)		
0xE0041000	0xE0041FFF	Reserved ^a	-	
0xE0042000	0xE00FFFFF	Reserved ^a	-	
0xE0100000	0xFFFFFFFF	Reserved for vendor peripherals ^a	-	

a. All reserved space returns a bus fault when read or written.

4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 lists all the exceptions. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 22 interrupts (listed in Table 4-2). Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. You can also group priorities by splitting priority levels into pre-emption priorities and subpriorities. All the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex™-M3 Technical Reference Manual*.

Internally, the highest user-settable priority (0) is treated as fourth priority, after a Reset, NMI, and a Hard Fault. Note that 0 is the default priority for all the settable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower the position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* for more information on exceptions and interrupts.

Exception Type	Position	Priority ^a	Description
-	0	-	Stack top is loaded from first entry of vector table on reset.
Reset	1	-3 (highest)	Invoked on power up and warm reset. On first instruction, drops to lowest priority (and then is called the base level of activation). This is asynchronous.
Non-Maskable Interrupt (NMI)	2	-2	Cannot be stopped or preempted by any exception but reset. This is asynchronous.
			An NMI is only producible by software, using the NVIC Interrupt Control State register.
Hard Fault	3	-1	All classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This is synchronous.
Memory Management	4	settable	MPU mismatch, including access violation and no match. This is synchronous.
			The priority of this exception can be changed.
Bus Fault	5	settable	Pre-fetch fault, memory access fault, and other address/memory related faults. This is synchronous when precise and asynchronous when imprecise.
			You can enable or disable this fault.

 Table 4-1.
 Exception Types

Exception Type	Position	Priority ^a	Description
Usage Fault	6	settable	Usage fault, such as undefined instruction executed or illegal state transition attempt. This is synchronous.
-	7-10	-	Reserved.
SVCall	11	settable	System service call with SVC instruction. This is synchronous.
Debug Monitor	12	settable	Debug monitor (when not halting). This is synchronous, but only active when enabled. It does not activate if lower priority than the current activation.
-	13	-	Reserved.
PendSV	14	settable	Pendable request for system service. This is asynchronous and only pended by software.
SysTick	15	settable	System tick timer has fired. This is asynchronous.
Interrupts	16 and above	settable	Asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These are all asynchronous. Table 4-2 lists the interrupts on the LM3S328 controller.

Table 4-1. Exception Types (Continued)

a. 0 is the default priority for all the settable priorities.

Table 4-2. Interrupts

Interrupt (Bit in Interrupt Registers)	Description
0	GPIO Port A
1	GPIO Port B
2	GPIO Port C
3	GPIO Port D
4	GPIO Port E
5	UART0
6	UART1
7	SSI
8	l ² C
9-13	Reserved
14	ADC Sequence 0
15	ADC Sequence 1
16	ADC Sequence 2

Interrupt (Bit in Interrupt Registers)	Description	
17	ADC Sequence 3	
18	Watchdog timer	
19	Timer0a	
20	Timer0b	
21	Timer1a	
22	Timer1b	
23	Timer2a	
24	Timer2b	
25-27	Reserved	
28	System Control	
29	Flash Control	
30-31	Reserved	

Table 4-2. Inter	rupts (Continued)
------------------	-------------------

5 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The LMI JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while LMI JTAG instructions select the LMI TDO outputs. The multiplexer is controlled by the LMI JTAG controller, which has comprehensive programming for the ARM, LMI, and unimplemented JTAG instructions.

The JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions:
 - BYPASS instruction
 - IDCODE instruction
 - SAMPLE/PRELOAD instruction
 - EXTEST instruction
 - INTEST instruction
- ARM additional instructions:
 - APACC instruction
 - DPACC instruction
 - ABORT instruction
- Integrated ARM Serial Wire Debug (SWD)

See the *ARM*® *Cortex*™-*M3 Technical Reference Manual* for more information on the ARM JTAG controller.

5.1 Block Diagram




Figure 5-1. JTAG Module Block Diagram

5.2 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-2 on page 50 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 359 for JTAG timing diagrams.

5.2.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST, TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 5-1. Detailed information on each pin follows.

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TRST	Input	Enabled	Disabled	N/A	N/A
ТСК	Input	Enabled	Disabled	N/A	N/A
TMS	TMS Input		Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

Table 5-1. JTAG Port Pins Reset State

5.2.1.1 Test Reset Input (TRST)

The $\overline{\text{TRST}}$ pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When $\overline{\text{TRST}}$ is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while $\overline{\text{TRST}}$ is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the $\overline{\text{TRST}}$ pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

5.2.1.2 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source.

5.2.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 48.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

5.2.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.


5.2.1.5 Test Data Output (TDO)


The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

5.2.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2 on page 48. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR) or the assertion of TRST. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.





5.2.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Shift Registers" on page 48.

5.2.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes requires clarification.

5.2.4.1 GPIO Functionality

When the controller is reset with either a POR or \overline{RST} , the JTAG port pins default to their JTAG configurations. The default configuration includes enabling the pull-up resistors (setting **GPIOPUR**

to 1 for PB7 and PC[3:0]) and enabling the alternate hardware function (setting **GPIOAFSEL** to 1 for PB7 and PC[3:0]) on the JTAG pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger does not have enough time to connect and halt the controller before the JTAG pin functionality switches. This locks the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality using an external trigger.

5.2.4.2 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Capture IR, Exit1 IR, Update IR, Run Test Idle, Select DR, Select IR, Capture IR, Run Test Idle, Select DR, Select IR, and Test-Logic-Reset states.

Stepping through the JTAG TAP Instruction Register (IR) load sequences of the TAP state machine twice without shifting in a new instruction enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* and the *ARM*® *CoreSight Technical Reference Manual*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

5.3 Initialization and Configuration

After a Power-On-Reset or an external reset (\mathbb{RST}), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins (PB7 and PC[3:0]) for their alternate function using the **GPIOAFSEL** register.

5.4 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

5.4.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain with a parallel load register connected between the JTAG TDI and TDO pins. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 5-2. A detailed explanation of each instruction, along with its associated Data Register, follows.

IR[3:0]	Instruction	Description
0000	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0001	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0010	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
1000	ABORT	Shifts data into the ARM Debug Port Abort Register.
1010	DPACC	Shifts data into and out of the ARM DP Access Register.
1011	APACC	Shifts data into and out of the ARM AC Access Register.
1110	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
1111	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that TDI is always connected to TDO.

Table 5-2. JTAG Instruction Register Commands

5.4.1.1 EXTEST Instruction

The EXTEST instruction does not have an associated Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows tests to be developed that drive known values out of the controller, which can be used to verify connectivity.

5.4.1.2 INTEST Instruction

The INTEST instruction does not have an associated Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/ PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows

tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the \overline{RST} input pin is on the Boundary Scan Data Register chain, it is only observable.

5.4.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 52 for more information.

5.4.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 53 for more information.

5.4.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 53 for more information.

5.4.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 53 for more information.

5.4.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a power-on-reset (POR) is asserted, TRST is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 52 for more information.

5.4.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 52 for more information.

5.4.2 Data Registers

The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

5.4.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x1BA00477. This value indicates an ARM Cortex-M3, Version 1 processor. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.


Figure 5-3. IDCODE Register Format



5.4.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.

Figure 5-4. BYPASS Register Format




5.4.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5. Each GPIO pin, in a counter-clockwise direction from the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These

signals are input, output, and output enable, and are arranged in that order as can be seen in the figure. In addition to the GPIO pins, the controller reset pin, \overline{RST} , is included in the chain. Because the reset pin is always an input, only the input signal is included in the Data Register chain.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

Figure 5-5. Boundary Scan Register Format



For detailed information on the order of the input, output, and output enable bits for each of the GPIO ports, please refer to the Stellaris Family Boundary Scan Description Language (BSDL) files, downloadable from www.luminarymicro.com.

5.4.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

5.4.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

5.4.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

6 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

6.1 Functional Description

The System Control module provides the following capabilities:

- Device identification, see page 54
- Local control, such as reset (see page 54), power (see page 57) and clock control (see page 57)
- System control (Run, Sleep, and Deep-Sleep modes), see page 59

6.1.1 Device Identification

Seven read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, Flash size, and other features. See the **DID0**, **DID1** and **DC0-DC4** registers starting on page 62.

6.1.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

6.1.2.1 Reset Sources

The controller has six sources of reset:

- **1.** External reset input pin (\overline{RST}) assertion, see page 54.
- 2. Power-on reset (POR), see page 55.
- 3. Internal brown-out (BOR) detector, see page 55.
- 4. Software-initiated reset (with the software reset registers), see page 56.
- 5. A watchdog timer reset condition violation, see page 56.
- 6. Internal low drop-out (LDO) regulator output, see page 57.

After a reset, the **Reset Cause (RESC)** register (see page 81) is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

Note: The main oscillator is used for external resets and power-on resets; the internal oscillator is used during the internal process by internal reset and clock verification circuitry.

6.1.2.2 RST Pin Assertion

The external reset pin (\overline{RST}) resets the controller. This resets the core and all the peripherals except the JTAG TAP controller (see "JTAG Interface" on page 44). The external reset sequence is as follows:

- **1.** The external reset pin (\overline{RST}) is asserted and then de-asserted.
- 2. After RST is de-asserted, the main crystal oscillator must be allowed to settle and there is an internal main oscillator counter that takes from 15-30 ms to account for this. During this time, internal reset to the rest of the controller is held active.

3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.


The external reset timing is shown in Figure 18-9 on page 362.

6.1.2.3 Power-On Reset (POR)

The Power-On Reset (POR) circuitry detects a rise in power-supply voltage and generates an on-chip reset pulse. To use the on-chip circuitry, the \overline{RST} input needs a pull-up resistor (1K to 10K Ω).

The device must be operating within the specified operating parameters at the point when the on-chip power-on reset pulse is complete. The specified operating parameters include supply voltage, frequency, temperature, and so on. If the operating conditions are not met at the point of POR end, the Stellaris controller does not operate correctly. In this case, the reset must be extended using external circuitry. The $\overline{\text{RST}}$ input may be used with the circuit as shown in Figure 6-1.

Figure 6-1. External Circuitry to Extend Reset



The R_1 and C_1 components define the power-on delay. The R_2 resistor mitigates any leakage from the \overline{RST} input. The diode discharges C_1 rapidly when the power supply is turned off.

The Power-On Reset sequence is as follows:

- **1.** The controller waits for the later of external reset (\overline{RST}) or internal POR to go inactive.
- 2. After the resets are inactive, the main crystal oscillator must be allowed to settle and there is an internal main oscillator counter that takes from 15-30 ms to account for this. During this time, internal reset to the rest of the controller is held active.
- 3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The internal POR is only active on the initial power-up of the controller. The Power-On Reset timing is shown in Figure 18-10 on page 362.

6.1.2.4 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if V_{DD} drops below V_{BTH} . The circuit is provided to guard against improper operation of logic and peripherals that operate off V_{DD} and not the LDO voltage. If a brown-out condition is detected, the system may generate a controller interrupt or a system reset. The BOR circuit has a digital filter that protects against noise-related detection. This feature may be optionally enabled.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register (see page 72). The BORIOR bit in the **PBORCTL** register must be set for a brown-out to trigger a reset. The brown-out reset sequence is as follows:

- 1. When V_{DD} drops below V_{BTH} , an internal BOR condition is set.
- 2. If the BORWT bit in the **PBORCTL** register is set, the BOR condition is resampled sometime later (specified by BORTIM) to determine if the original condition was caused by noise. If the BOR condition is not met the second time, then no action is taken.
- 3. If the BOR condition exists, an internal reset is asserted.
- 4. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.
- 5. The internal \overline{BOR} signal is released after 500 µs to prevent another BOR condition from being set before software has a chance to investigate the original cause.

The internal Brown-Out Reset timing is shown in Figure 18-11 on page 362.

6.1.2.5 Software Reset

Each peripheral can be reset by software. There are three registers that control this function (see the **SRCRn** registers, starting on page 74). If the bit position corresponding to a peripheral is set, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 59). Writing a bit lane with a value of 1 initiates a reset of the corresponding unit. Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software also. Setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset in initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 18-12 on page 362.

6.1.2.6 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register (see page 185), and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.

3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The watchdog reset timing is shown in Figure 18-13 on page 363.

6.1.2.7 Low Drop-Out

A reset can be initiated when the internal low drop-out (LDO) regulator output goes unregulated. This is initially disabled and may be enabled by software. LDO is controlled with the **LDO Power Control (LDOPCTL)** register (see page 73). The LDO reset sequence is as follows:

- 1. LDO goes unregulated and the LDOARST bit in the LDOARST register is set.
- 2. An internal reset is asserted.
- The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The LDO reset timing is shown in Figure 18-14 on page 363.

6.1.3 Power Control

The LDO regulator permits the adjustment of the on-chip output voltage (V_{OUT}). The output may be adjusted in 50 mV increments between the range of 2.25 V through 2.75 V. The adjustment is made through the VADJ field of the **LDO Power Control (LDOPCTL)** register (see page 73).

6.1.4 Clock Control

System control determines the clocking and control of clocks in this part.

6.1.4.1 Fundamental Clock Sources

There are two fundamental clock sources for use in the device:


- The main oscillator, driven from either an external crystal or a single-ended source. As a crystal, the main oscillator source is specified to run from 1-8 MHz. However, when the crystal is being used as the PLL source, it must be from 3.579545–8.192 MHz to meet PLL requirements. As a single-ended source, the range is from DC to the specified speed of the device.
- The internal oscillator, which is an on-chip free running clock. The internal oscillator is specified to run at 15 MHz ± 50%. It can be used to clock the system, but the tolerance of frequency range must be met.

The internal system clock may be driven by either of the above two reference sources as well as the internal PLL, provided that the PLL input is connected to a clock source that meets its AC requirements.

Nearly all of the control for the clocks is provided by the **Run-Mode Clock Configuration (RCC)** register (see page 82).

Figure 6-2 shows the logic for the main clock tree. The peripheral blocks are driven by the System Clock signal and can be programmatically enabled/disabled. The ADC clock signal is automatically divided down to 14-18 MHz for proper ADC operation.

Figure 6-2. Main Clock Tree



a. These are bit fields within the Run-Mode Clock Configuration (RCC) register.

6.1.4.2 PLL Frequency Configuration

The user does not have direct control over the PLL frequency, but is required to match the external crystal used to an internal PLL-Crystal table. This table is used to create the best fit for PLL parameters to the crystal chosen. Not all crystals result in the PLL operating at exactly 200 MHz, though the frequency is within $\pm 1\%$. The result of the lookup is kept in the **XTAL to PLL Translation (PLLCFG)** register (see page 86).

Table 6-4 on page 85 describes the available crystal choices and default programming of the **PLLCFG** register. The crystal number is written into the XTAL field of the **Run-Mode Clock Configuration (RCC)** register (see page 82). Any time the XTAL field changes, a read of the internal table is performed to get the correct value. Table 6-4 on page 85 describes the available crystal choices and default programming values.

6.1.4.3 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the **RCC** register fields as shown in Table 6-4 on page 85.

6.1.4.4 PLL Operation

If the PLL configuration is changed, the PLL output is not stable for a period of time (PLL T_{READY} =0.5 ms) and during this time, the PLL is not usable as a clock reference.

The PLL is changed by one of the following:

- Change to the XTAL value in the RCC register (see page 82)—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the T_{READY} requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 µs at a 8.192-MHz external oscillator clock). Hardware is provided to keep the PLL from being used as a system clock until the T_{READY} condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC** register is switched to use the PLL.

6.1.4.5 Clock Verification Timers

There are three identical clock verification circuits that can be enabled though software. The circuit checks the faster clock by a slower clock using timers:

- The main oscillator checks the PLL.
- The main oscillator checks the internal oscillator.
- The internal oscillator divided by 64 checks the main oscillator.

If the verification timer function is enabled and a failure is detected, the main clock tree is immediately switched to a working clock and an interrupt is generated to the controller. Software can then determine the course of action to take. The actual failure indication and clock switching does not clear without a write to the **CLKVCLR** register, an external reset, or a POR reset. The clock verification timers are controlled by the PLLVER, IOSCVER, and MOSCVER bits in the **RCC** register (see page 82).

6.1.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively. The **DC1**, **DC2** and **DC4** registers act as a write mask for the **RCGCn**, **SCGCn**, and **DCGCn** registers.

In Run mode, the controller is actively executing code. In Sleep mode, the clocking of the device is unchanged but the controller no longer executes code (and is no longer clocked). In Deep-Sleep mode, the clocking of the device may change (depending on the Run mode clock configuration) and the controller no longer executes code (and is no longer clocked). An interrupt returns the device to Run mode from one of the sleep modes; the sleep modes are entered on request from the code. Each mode is described in more detail in this section.

6.1.5.1 Run Mode

Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the **RCGCn** registers. The system clock can be any of the available clock sources including the PLL.

6.1.5.2 Sleep Mode

In Sleep mode, the Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **SCGCn** register when Auto Clock Gating is enabled (see **RCC** register on page 82) or the **RCGCn** register when the Auto Clock Gating is disabled. The System Clock has the same source and frequency as that during Run mode.

6.1.5.3 Deep-Sleep Mode

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when Auto Clock Gating is enabled (see **RCC** register) or the **RCGCn** register when the Auto Clock Gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled (see page 92). When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware powers the PLL down and overrides the SYSDIV field of the active **RCC** register to be /16 or /64 respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that were stopped during the Deep-Sleep duration.

6.2 Initialization and Configuration

The PLL is configured using direct register writes to the **Run-Mode Clock Configuration (RCC)** register. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the **RCC** register. This configures the system to run off a "raw" clock source (using the main oscillator or internal oscillator) and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN and OEN bits in RCC. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN and OEN bits powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the **Raw Interrupt Status (RIS**) register. If the PLL doesn't lock, the configuration is invalid.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC.

Important: If the BYPASS bit is cleared before the PLL locks, it is possible to render the device unusable.

6.3 Register Map

Table 6-1 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400FE000.

Offset	Name	Reset	Туре	Description	See page				
Device Id	Device Identification and Capabilities								
0x000	DID0	-	RO	Device identification 0	62				
0x004	DID1	-	RO	Device identification 1	63				
0x008	DC0	0x000F0007	RO	Device capabilities 0	65				
0x010	DC1	0x00000007	RO	Device capabilities 1	66				
0x014	DC2	0x00071013	RO	Device capabilities 2	68				
0x018	DC3	0x3FFF0000	RO	Device Capabilities 3	69				
0x01C	DC4	0x0000001F	RO	Device Capabilities 4	71				
Local Co	ntrol								
0x030	PBORCTL	0x00007FFD	R/W	Power-On and Brown-Out Reset Control	72				
0x034	LDOPCTL	0x00000000	R/W	LDO Power Control	73				
0x040	SRCR0	0x00000000	R/W	Software Reset Control 0	74				

 Table 6-1.
 System Control Register Map

Offset	Name	Reset	Туре	Description	See page
0x044	SRCR1	0x00000000	R/W	Software Reset Control 1	75
0x048	SRCR2	0x00000000	R/W	Software Reset Control 2	76
0x050	RIS	0x00000000	RO	Raw Interrupt Status	77
0x054	IMC	0x00000000	R/W	Interrupt Mask Control	78
0x058	MISC	0x00000000	R/W1C	Masked Interrupt Status and Clear	80
0x05C	RESC	-	R/W	Reset Cause	81
0x060	RCC	0x07803AC0	R/W	Run-Mode Clock Configuration	82
0x064	PLLCFG	-	RO	XTAL to PLL translation	86
System (Control	1	1		I
0x100	RCGC0	0x0000000	R/W	Run-Mode Clock Gating Control 0	87
0x104	RCGC1	0x0000000	R/W	Run-Mode Clock Gating Control 1	89
0x108	RCGC2	0x0000000	R/W	Run-Mode Clock Gating Control 2	91
0x110	SCGC0	0x0000001	R/W	Sleep-Mode Clock Gating Control 0	87
0x114	SCGC1	0x00000000	R/W	Sleep-Mode Clock Gating Control 1	89
0x118	SCGC2	0x0000000	R/W	Sleep-Mode Clock Gating Control 2	91
0x120	DCGC0	0x0000001	R/W	Deep-Sleep-Mode Clock Gating Control 0	87
0x124	DCGC1	0x0000000	R/W	Deep-Sleep-Mode Clock Gating Control 1	89
0x128	DCGC2	0x00000000	R/W	Deep-Sleep-Mode Clock Gating Control 2	91
0x144	DSLPCLKCFG	0x07800000	R/W	Deep-Sleep Clock Configuration	92
0x150	CLKVCLR	0x0000000	R/W	Clock verification clear	93
0x160	LDOARST	0x00000000	R/W	Allow unregulated LDO to reset the part	94

Table 6-1. System Control Register Map (Continued)

6.4 Register Descriptions

The remainder of this section lists and describes the System Control registers, in numerical order by address offset.

Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the device.

	Device Identification 0 (DID0) Offset 0x000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16																			
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
	reserved		VER							rese	rved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
	1		г т	МА	JOR		1			1	I	I MI	NOR	I	1	'				
Type Reset	RO	RO -	RO -	RO -	RO	RO	RO -	RO -	RO	RO -	RO	RO	RO	RO	RO	RO				
100001																				
Bi	t/Field		Name		Туре		Reset		Descripti	on										
	31	re	eserved		RO		0		Reserve	d hits re	turn an	indete	rminate	value	and she	bluc				
	01						Ū		never be			indete		value,		Julu				
2	30:28	8 VER RO 0 This field defines the version of the DID0 register format:														mat [.]				
			V LI V				Ū	0=Register version for the Stellaris microcontrollers												
									-											
4	27:16 reserved RO				0		Reserved bits return an indeterminate value, and should never be changed.													
neve 15:8 MAJOR RO - This The as a This									This field specifies the major revision number of the device. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on). This field is encoded as follows: 0: Revision A (initial device)											
									1: Revisi	on B (fii	rst revis	sion)								
									and so o	n.										
										This field specifies the minor revision number of the device. This field is numeric and is encoded as follows:										
									0: No cha	anges. I	Major re	evision	was mo	ost rece	nt upda	ite.				
									1: One ir update.	nterconr	nect cha	ange m	ade sin	ce last i	major re	evision				
									2: Two in update.	terconn	ect cha	inges m	ade sin	ice last	major re	evision				
									and so o	n.										

Register 2: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, and package type.

Note: The bit diagram indicates some values are device-specific. The table below indicates values for your part.

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	'	V	ER		'	F	AM			1	•	PAR	TNO				
pe set	RO 0	RO	RO -	RO -	RO -	RO -	RO -	RO -	RO -								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	ľ		i i	rese	rved		i i			TEMP	I	Pl	T KG	RoHS	QU	JAL	
pe et	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO -	RO -								
Bit/	/Field		Name		Туре		Reset	I	Descript	tion							
3	1:28		VER		RO		0x0		This fiel	d define	s the ve	ersion c	of the D	ID1 regi	ster for	mat:	
)=Regis	ster vers	ion for	the Stel	laris m	icrocontr	ollers		
27	7:24		FAM		RO		0x0	l	Family								
										d provid ie Lumir				ation of t rtfolio.	he dev	vice	
										value ir ntrollers		s the St	ellaris f	amily of			
23	3:16	F	PARTNO		RO		0x15	I	Part Nu	mber							
									This fiel family.	d provid	es the I	part nur	mber of	the dev	ice wit	hin th	
									The 0x1	5 value	indicate	es the L	M3S32	28 micro	control	ler.	
1	5:8	n	eserved		RO		0			ed bits re e change		n indete	rminate	e value, a	and sh	ould	
7	7:5		TEMP		RO		1		Tempera	ature Ra	inge						
								This field specifies the temperature rating of the device. A value of 1 indicates the industrial temperature range (-40°C to 85°C).									
4	4:3		PKG		RO		0x1			d specifi LQFP p			e type.	A value	of 1 ind	dicate	
	2		RoHS		RO		1	I	RoHS-C	Compliar	ice						
									A 1 in th	is bit sp	ecifies	the dev	rice is F	RoHS-co	mplian	t.	

Bit/Field	Name	Туре	Reset	Description	
1:0	QUAL	RO	see table		ifies the qualification status of the device. coded as follows:
				QUAL	Description
				00	Engineering Sample (unqualified)
				01	Pilot Production (unqualified)
				10	Fully Qualified
				11	Reserved

Register 3: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Note: The bit diagram indicates the values are device-specific. The table below indicates values for your specific part.

	Device (Offset 0x0	-	ities Reg	ister 0 ((DC0)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1 1		1	SR.	AMSZ		I	I		I	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1		1 1		1	FLS	SHSZ		1	I		I	I	'
Type Reset	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -
Bit	/Field	ld Name T					Reset	I	Descripti	on						
3	1:16	S	RAMSZ	<u>,</u>	RO		0x000F		ndicates ndicates				p SRAI	M. A va	lue of 0	x000F
	15:0	F	LSHSZ		RO		0x0007		ndicates 0x0007 i				•	memor	y. A va	lue of

Register 4: Device Capabilities 1 (DC1), offset 0x010

This register is predefined by the part and can be used to verify features.

	Offset 0x0																			
ſ	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
	RO	RO	RO	RO	RO	RO	RO	reserved	1 RO	RO	RO	RO	RO	RO	RO	ADC RO				
pe set	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1				
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
l			YSDIV				DCSPD		MPU	reserved	TEMP	PLL	WDT	SWO	SWD	JTAG				
rpe set	RO 0	RO 1	RO 1	RO 1	RO 0	RO 0	RO 1	RO 0	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1				
Bit	/Field		Name		Туре	e	Res	et	Descri	ption										
3	1:17	ļ	reserve	d	RO		0			ved bits be chan		an inde	termina	te value	e, and s	hould				
	16		ADC ^a		RO		1		A 1 in	this bit i	ndicate	s the pi	resence	e of the	ADC m	odule.				
1	5:12	М	INSYSE	VIV	RO		0x0	7	specifi RCC re	es a 25-	-MHz cl page 82	ock wit 2) for h	h a PLL ow to cl	. divide	A value of 0x7 ler of 8. See the e the system cloc					
	11:8	MA	XADCS	iPD ^a	RO		0x2	2	This field indicates the maximum rate at was samples data. A value of 0x2 indicates 500 second.							-				
	7		MPU	RO		1		(MPU)	it indicat in the C PU is no ple.	Cortex-N	/13 is av	ailable	Å 0 in t	this bit i	ndicate					
										e the <i>ARM</i> ® <i>Cortex</i> ™ <i>-M3 Technical Reference Manual</i> details on the MPU.										
	6	l	reserve	d	RO		0			ved bits be chan		an inde	termina	te value	e, and s	hould				
	5		TEMP		RO		1		This bit specifies the presence of an internal ter sensor.							erature				
	4		PLL		RO		1		A 1 in this bit indicates the presence of an implemented PLL in the device.											
	3		WDT ^a		RO		1		A 1 in	this bit i	ndicate	s a wat	chdog 1	imer or	the de	vice.				
	2		SWO ^a		RO		1			this bit ir t (SWO)		•			ARM Se	erial Wi				
	1		SWD ^a		RO		1			this bit ir (SWD)			esence	of the A	ARM Se	erial Wi				

Bit/Field	Name	Туре	Reset	Description
0	JTAG ^a	RO	1	A 1 in this bit indicates the presence of a JTAG port.

a. These bits mask the Run-Mode Clock Gating Control 0 (RCGC0) register (see page 113), Sleep-Mode Clock Gating Control 0 (SCGC0) register (see page 113), and Deep-Sleep-Mode Clock Gating Control 0 (DCGC0) register (see page 113). Bits that are not noted are passed as 0. ADCSP is clipped to the maximum value specified in DC1.

Register 5: Device Capabilities 2 (DC2), offset 0x014

This register is predefined by the part and can be used to verify features.

	Device Capabilities 2 (DC2) Offset 0x014															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1 1		I			reserved						I	GPTM2	GPTM1	GPTM0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C				reserved				SSI	rese	rved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 1

Bit/Field	Name	Туре	Reset	Description
31:19	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
18	GPTM2	RO	1	A 1 in this bit indicates the presence of General-Purpose Timer module 2.
17	GPTM1	RO	1	A 1 in this bit indicates the presence of General-Purpose Timer module 1.
16	GPTM0	RO	1	A 1 in this bit indicates the presence of General-Purpose Timer module 0.
15:13	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
12	12C	RO	1	A 1 in this bit indicates the presence of the I ² C module.
11:5	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
4	SSI	RO	1	A 1 in this bit indicates the presence of the SSI module.
3:2	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
1	UART1	RO	1	A 1 in this bit indicates the presence of the UART1 module.
0	UART0	RO	1	A 1 in this bit indicates the presence of the UART0 module.

Register 6: Device Capabilities 3 (DC3), offset 0x018

Note: The bit diagram indicates all possible features. The table below indicates values for your specific part.

This register is predefined by the part and can be used to verify features.

Device Capabilities 3 (DC3)

C	Offset 0x01	8																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	reserv	ed	CCP5	CCP4	CCP3	CCP2	CCP1	CCP0	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0			
Type Reset	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1			
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	<u> </u>		'					rese	rved							•			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Bit	/Field		Name		Туре		Reset	D	escripti	on									
3	1:30	r	eserved	1	RO		0			d bits re change	eturn an ed.	indeter	rminate	value,	and she	ould			
	29		CCP5		RO		 A 1 in this bit indicates the presence of the Capture/ Compare/PWM pin 5. A 1 in this bit indicates the presence of the Capture/ Compare/PWM pin 4. 												
	28		CCP4		RO		1	A 1 in this bit indicates the presence of the Capture/ Compare/PWM pin 4.											
	27		CCP3		RO		1	A 1 in this bit indicates the presence of the Capture/ Compare/PWM pin 3.											
	26		CCP2		RO		1			s bit inc e/PWM	dicates t pin 2.	the pres	sence c	of the Ca	apture/				
	25		CCP1		RO		1			s bit inc e/PWM	dicates f pin 1.	the pres	sence o	of the Ca	apture/				
	24		CCP0		RO		1			s bit inc e/PWM	dicates t pin 0.	the pres	sence c	of the Ca	apture/				
	23		ADC7		RO		1	A	1 in thi	s bit inc	dicates	the pres	sence c	of the Al	DC7 pir	۱.			
	22		ADC6		RO		1	A	1 in thi	s bit inc	dicates	the pres	sence c	of the Al	DC6 pir	۱.			
	21		ADC5		RO		1	A 1 in this bit indicates the presence of the ADC5 pin.								۱.			
	20		ADC4		RO		1	A	1 in thi	s bit inc	dicates	the pres	sence c	of the Al	DC4 pir	۱.			
	19		ADC3		RO		1	A	1 in thi	s bit inc	dicates	the pres	sence c	of the Al	DC3 pir	۱.			
	18		ADC2		RO		1	A	1 in thi	s bit inc	dicates	the pres	sence c	of the Al	DC2 pir	۱.			
	17		ADC1		RO		1	А	1 in thi	s bit inc	dicates	the pres	sence c	of the Al	DC1 pir	۱.			

Bit/Field	Name	Туре	Reset	Description
16	ADC0	RO	1	A 1 in this bit indicates the presence of the ADC0 pin.
15:0	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.

Register 7: Device Capabilities 4 (DC4), offset 0x01C

This register is predefined by the part and can be used to verify features.

	Device Capabilities 4 (DC4) Offset 0x01C																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		I	1 1		I	1	1		reserved			I						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1			I	reserved	1		1 1			PORTE	PORTD	PORTC	PORTB	PORTA		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 1	RO 1	RO 1	RO 1		
Bit	/Field		Name		Туре		Reset	Description										
;	31:5	r	eserved		RO		0		Reserved never be			indete	rminate	value,	and sho	ould		
	4	F	PORTE		RO		1	1	A 1 in this	s bit inc	licates	the pre	sence o	f GPIO	Port E.			
	3	F	PORTD		RO		1	,	A 1 in this	s bit inc	licates	the pres	sence o	f GPIO	Port D			
	2	F	PORTC		RO		1		A 1 in this	s bit inc	licates	the pres	sence o	f GPIO	Port C			
	1	I	PORTB		RO		1	1	A 1 in this	s bit inc	licates	the pre	sence o	f GPIO	Port B.			
	0	I	PORTA		RO		1	,	A 1 in this	s bit inc	licates	the pre	sence o	f GPIO	Port A			

Register 8: Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Power-On and Brown-Out Reset Control (PBORCTL) Offset 0x030																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
								r	eserved					•			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	•	'					BOR						•	BORIOR	BORWT		
Type Reset	R/W 0	R/W 1	R/W 1	R/W l	R/W l	R/W 1	R/W l	R/W 1	R/W 0	R/W 1							
Bit/Field		Name			Туре		Reset		Description								
31:16		reserved			RO		0		Reserved bits return an indeterminate value, and should never be changed.								
15:2		BORTIM			R/W		0x1FFF		This field specifies the number of internal oscillator clocks delayed before the BOR output is resampled if the BORWT bit is set.								
								The width of this field is derived by the t_{BOR} width of 500 µs and the internal oscillator (IOSC) frequency of 15 MHz ± 50%. At +50%, the counter value has to exceed 10,000.									
1		BORIOR			R/W		0		BOR Interrupt or Reset								
									This bit controls how a BOR event is signaled to the controller. If set, a reset is signaled. Otherwise, an interrupt is signaled.								
0		BORWT			R/W		1		BOR Wait and Check for Noise								
									This bit specifies the response to a brown-out signal assertion. If BORWT is set to 1, the controller waits BORTIM IOSC periods before resampling the BOR output, and if asserted, it signals a BOR condition interrupt or reset. If the BOR resample is deasserted, the cause of the initial assertion was likely noise and the interrupt or reset is suppressed. If BORWT is 0, BOR assertions do not resample the output and any condition is reported immediately if enabled.								

Register 9: LDO Power Control (LDOPCTL), offset 0x034

The VADJ field in this register adjusts the on-chip output voltage (V_{OUT}).




Table 6-2. VADJ to VOUT

VADJ Value	V _{OUT} (V)	VADJ Value	V _{OUT} (V)	VADJ Value	V _{OUT} (V)
0x1B	2.75	0x1F	2.55	0x03	2.35
0x1C	2.70	0x00	2.50	0x04	2.30
0x1D	2.65	0x01	2.45	0x05	2.25
0x1E	2.60	0x02	2.40	0x06-0x3F	Reserved

Register 10: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register (see page 66).

	Softwar Offset 0x0		Control () (SRC	R0)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1 1	reserve	ed I	1		1			1	ADC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1			rese	erved		1	I	1	I	WDT		reserved	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
	/Field 1:17	r	Name eserved		Type RO		Reset 0		Descript Reserve never be	d bits re		ı indete	rminate	value,	and sh	ould
	16		ADC		R/W		0		Reset co	ontrol fo	r the Al	DC unit				
	15:4	r	eserved		RO		0	Reserved bits return an indeterminate value, and should never be changed.						ould		
	3		WDT		R/W		0	Reset control for the Watchdog unit.								
	2:0	r	eserved		RO		0	-							ould	

Register 11: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the **Device Capabilities 2 (DC2)** register (see page 68).

	Softwa	re Reset (Control	1 (SRC	R1)											
	Offset 0x	:044														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1 1		1			reserved						1	GPTM2	GPTM1	GPTM0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C				reserved				SSI	rese	erved	UART1	UART0
Type	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:19	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
18	GPTM2	R/W	0	Reset control for General-Purpose Timer module 2.
17	GPTM1	R/W	0	Reset control for General-Purpose Timer module 1.
16	GPTM0	R/W	0	Reset control for General-Purpose Timer module 0.
15:13	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
12	I2C	R/W	0	Reset control for the I ² C units.
11:5	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
4	SSI	R/W	0	Reset control for the SSI units.
3:2	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
1	UART1	R/W	0	Reset control for the UART1 module.
0	UART0	R/W	0	Reset control for the UART0 module.

Register 12: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the **Device Capabilities 4 (DC4)** register (see page 71).

	Softwar Offset 0x0		Control (SRCR	2)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		1	1	1		reserved		I	I	I	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1		1	reserved	1		1	1	I	PORTE	PORTD	PORTC	PORTB	PORTA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	t/Field 31:5		Name eserved		Type RO		Reset 0		Descript Reserve never be	d bits re		n indete	rminate	value,	and she	ould
	4	I	PORTE		R/W		0		Reset co	ontrol fo	r GPIO	Port E.				
	3	F	PORTD		R/W		0		Reset co	ontrol fo	r GPIO	Port D.				
	2	I	PORTC		R/W		0		Reset co	ontrol fo	r GPIO	Port C.				
	1	I	PORTB		R/W		0		Reset co	ontrol fo	r GPIO	Port B.				
	0	I	PORTA		R/W		0		Reset co	ontrol fo	r GPIO	Port A.				

Register 13: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

	Raw In Offset 0x	-	Status (RI	(S)													
r	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		·						re	served						•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[1	1 1	re	eserved				1	PLLLRIS	CLRIS	IOFRIS	MOFRIS	LDORIS	BORRIS	PLLFRIS	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Bit	t/Field		Name		Туре		Reset		Descript	ion							
					• •												
÷	31:7	r	eserved		RO		0		Reserve never be			Indete	rminate	value,	and she	DUID	
	6	F	PLLLRIS		RO		0		PLL Loc	k Raw Ir	nterrup	t Status	;				
									This bit i	s set wh	ien the	PLL T _F	READY T	ïmer as	serts.		
	5		CLRIS		RO		0	0 Current Limit Raw Interrupt Status									
							This bit is set if the LDO's CLE output asserts.										
	4		IOFRIS		RO		0		Internal	Oscillato	or Fault	Raw Ir	nterrupt	Status			
									This bit i	s set if a	an inter	nal osc	illator fa	ault is d	etected		
	3	ſ	MOFRIS		RO		0		Main Os	cillator F	ault R	aw Inte	rrupt St	atus			
									This bit i	s set if a	a main	oscillat	or fault i	is detec	ted.		
	2	I	DORIS		RO		0		LDO Pov	wer Unre	egulate	d Raw	Interrup	ot Status	S		
									This bit i	s set if a	a LDO v	voltage	is unre	gulated			
	1	E	BORRIS		RO		0	0 Brown-Out Reset Raw Interrupt Status									
								This bit is the raw interrupt status for any brown-out conditions. If set, a brown-out condition was detected. An interrupt is reported if the BORIM bit in the IMC register is set and the BORIOR bit in the PBORCTL register is cleared.									
	0	F	PLLFRIS	i	RO		0		PLL Fau	It Raw I	nterrup	t Status	6				
		0 PLLFRIS RO 0 PLL Fault Raw Interrupt Status This bit is set if a PLL fault is detected (stops oscillating).										ing).					

Register 14: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					<u> </u>		· ·	rese	rved							
be let	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					eserved		· ·			PLLLIM	CLIM	IOFIM	MOFIM	LDOIM	BORIM	PLLFI
et.	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/	/Field		Name		Туре		Reset	D	escript	ion						
3	1:7	re	eserved		RO		0			d bits re change		i indete	rminate	value,	and sho	buld
	6	F	PLLLIM		R/W		0	Р	LL Loc	k Interru	ipt Mas	k				
								pi gi	romote enerate	specifies d to a co ed if PLI nerated	ontrolle	r interru	upt. If se	et, an ir	terrupt	
	5		CLIM		R/W		0	0 Current Limit Interrupt Mask								
								 Current Limit Interrupt Mask This bit specifies whether a current limit detection is promoted to a controller interrupt. If set, an interrupt is generated if CLRIS is set; otherwise, an interrupt is not generated. 								
	4		IOFIM		R/W		0	Ir	iternal	Oscillato	or Fault	Interru	pt Masl	k		
								de in	etectior terrupt	specifies n is pror is gene is not g	noted to rated if	o a con IOFRI	troller in	nterrupt	. If set,	
	3	Г	MOFIM		R/W		0	N	lain Os	cillator F	-ault In	terrupt	Mask			
								This bit specifies whether a main oscillator fault detection is promoted to a controller interrupt. If set, an interrupt is generated if MOFRIS is set; otherwise, an interrupt is not generated.								
	2	I	LDOIM		R/W		0	L	DO Pov	wer Unr	egulate	d Interr	upt Ma	sk		
2 LDOIM R/W 0 LDO Power Unregulated Interrup This bit specifies whether an LDO situation is promoted to a controll interrupt is generated if LDORIS i interrupt is not generated.									roller in	terrupt.	If set, a	an				

Bit/Field	Name	Туре	Reset	Description
1	BORIM	R/W	0	Brown-Out Reset Interrupt Mask
				This bit specifies whether a brown-out condition is promoted to a controller interrupt. If set, an interrupt is generated if BORRIS is set; otherwise, an interrupt is not generated.
0	PLLFIM	R/W	0	PLL Fault Interrupt Mask
				This bit specifies whether a PLL fault detection is promoted to a controller interrupt. If set, an interrupt is generated if PLLFRIS is set; otherwise, an interrupt is not generated.

Register 15: Masked Interrupt Status and Clear (MISC), offset 0x058

Central location for system control result of RIS AND IMC to generate an interrupt to the controller. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the **RIS** register (see page 77).

	Offset 0x0:		pi Diaius	unu C		<i>.</i> ,										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			· · · ·					r	eserved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reserved		1 1		1	PLLLMIS	CLMIS	IOFMIS	MOFMIS	LDOMIS	BORMIS	PLLFMIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0						
resser	0	0	0	0	0	0	0	0	0	0	0	0	Ū	0	0	0
Bi	t/Field		Name		Туре		Reset		Descript	ion						
:	31:7	r	eserved		RO		0		Reserve never be			n indetei	rminate	value,	and sho	blud
	6	P	LLLMIS		R/W1C	;	0		PLL Loc	k Maske	ed Inter	rupt Sta	itus			
									This bit interrup						serts. Ti	he
	5		CLMIS		R/W1C	;	0		Current	Limit Ma	asked I	nterrupt	Status			
								This bit is set if the LDO's CLE output asserts. The interrupt is cleared by writing a 1 to this bit.								
	4	I	OFMIS		R/W1C	;	0		Internal	Oscillate	or Fault	t Maske	d Interr	upt Sta	tus	
									This bit interrup						etected	. The
	3	Ν	IOFMIS		R/W1C	;	0		Main Os	cillator I	Fault M	asked I	nterrup	t Status	6	
									This bit interrupt						cted. Th	e
	2	L	.DOMIS		R/W1C	;	0		LDO Po	wer Unr	egulate	ed Mask	ed Inte	rrupt St	atus	
									This bit cleared					ated. T	he interi	rupt is
	1	E	ORMIS		R/W1C	;	0		Brown-C	Dut Rese	et Mask	ed Inter	rrupt St	atus		
								This bit is the masked interrupt status for any brown-out conditions. If set, a brown-out condition was detected. An interrupt is reported if the BORIM bit in the IMC register is set and the BORIOR bit in the PBORCTL register is cleared. The interrupt is cleared by writing a 1 to this bit.								
	0	Ρ	LLFMIS		R/W1C	;	0		PLL Fau	ult Maske	ed Inter	rrupt Sta	atus			
									This bit The inte							ing).

Masked Interrupt Status and Clear (MISC)

Register 16: Reset Cause (RESC), offset 0x05C

This field specifies the cause of the reset event to software. The reset value is determined by the cause of the reset. When an external reset is the cause (EXT is set), all other reset bits are cleared. However, if the reset is due to any other cause, the remaining bits are sticky, allowing software to see all causes.

	Reset Ca Offset 0x05		ESC)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[i		l	I	i	1	1 1	1	reserved	i	i	I	i	i	i	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1			I	reserve	d	1 1		1	1	LDO	SW	WDT	BOR	POR	EXT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W -	R/W -	R/W -	R/W	R/W	R/W -
Bit	/Field		Name		Туре	9	Reset		Descrip	tion						
3	31:6	re	eserveo	t	RO		0			ed bits re e chang		indete	rminate	value,	and sh	bluc
	5		LDO		R/W	1	-		When s event.	et to 1, I	_DO po	wer OK	lost is t	he cau	se of th	e reset
	4		SW		R/W	1	-		When s event.	et to 1, a	a softwa	are rese	et is the	cause	of the re	eset
	3		WDT		R/W	1	-		When s event.	et to 1, a	a watch	dog res	set is the	e cause	of the	reset
	2		BOR		R/W	1	-		When s event.	et to 1, a	a brown	out re	set is th	e cause	e of the	reset
	1		POR		R/W	,	-		When s event.	et to 1, a	a power	-on res	et is the	e cause	of the	reset
	0		EXT		R/W	,	-			et to 1, a of the res			et (RST	asserti	on) is tł	ne

Register 17: Run-Mode Clock Configuration (RCC), offset 0x060

This register is defined to provide source control and frequency speed.

	Run-Mo Offset 0x0		ck Config	guration	n (RCC)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I	rese	rved		ACG		SY	SDIV	I	USESYSDIV			rese	rved		1
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	res	erved	PWRDN	OEN	BYPASS	PLLVER		 	I XTAL	1	OS	CSRC	IOSCVER	MOSCVER	IOSCDIS	MOSCDIS
Type Reset	RO 0	RO 0	R/W l	R/W 1	R/W 1	R/W 0	R/W 1	R/W 0	R/W 1	R/W 1	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit	/Field		Name		Туре		Rese	t	Descrip	tion						
31:28 Reserved RO 0 Res					ed bits re e change		n indet	erminate	e value,	and sh	ould					
	27		ACG		R/W		0		Auto Cl	ock Gati	ng					
										specifies			•		-	

Clock Gating Control (SCGCn) registers (see page 87) and Deep-Sleep-Mode Clock Gating Control (DCGCn) registers (see page 87) if the controller enters a Sleep or Deep-Sleep mode (respectively). If set, the SCGCn or DCGCn registers are used to control the clocks distributed to the peripherals when the controller is in a sleep mode. Otherwise, the Run-Mode Clock Gating Control (RCGCn) registers (see page 87) are used when the controller enters a sleep mode.

The **RCGCn** registers are always used to control the clocks in Run mode.

This allows peripherals to consume less power when the controller is in a sleep mode and the peripheral is unused.

Bit/Field	Name	Туре	Reset	Description							
26:23	SYSDIV	R/W	0xF	System Clock	Divisor						
				Specifies which		to generate the system clock 2).					
				Binary Value	Divisor (BYPASS=1)	Frequency (BYPASS=0)					
				0000	reserved	reserved					
				0001	/2	reserved					
				0010	/3	reserved					
				0011	/4	reserved					
				0100	/5	reserved					
				0101	/6	reserved					
				0110	/7	reserved					
				0111	/8	25 MHz					
				1000	/9	22.22 MHz					
				1001	/10	20 MHz					
				1010	/11	18.18 MHz					
				1011	/12	16.67 MHz					
				1100	/13	15.38 MHz					
				1101	/14	14.29 MHz					
				1110	/15	13.33 MHz					
				1111	/16	12.5 MHz (default)					
				register (see p a lower divide	bage 82), the SY r was requested	Clock Configuration (RCC) SDIV value is MINSYSDIV if and the PLL is being used. divide a non-PLL source.					
22	USESYSDIV	R/W	0	clock. The sys		as the source for the system er is forced to be used when irce.					
21:14	reserved	RO	0	Reserved bits never be char		erminate value, and should					
13	PWRDN	R/W	1	PLL Power Do	own						
				This bit connects to the PLL PWRDN input. The reset value of 1 powers down the PLL. See Table 6-4 on page 85 for PLL mode control.							
12	OEN	R/W	1	PLL Output E	nable						
				This bit specifies whether the PLL output driver is enabled. If cleared, the driver transmits the PLL clock to the output. Otherwise, the PLL clock does not oscillate outside the PLL module.							
				Note: Both PLL.		r must be cleared to run the					

Bit/Field	Name	Туре	Reset	Description
11	BYPASS	R/W	1	PLL Bypass
				Chooses whether the system clock is derived from the PLL output or the OSC source. If set, the clock that drives the system is the OSC source. Otherwise, the clock that drives the system is the PLL output clock divided by the system divider.
				Note: The ADC module must be clocked from the PLL or directly from a 14-MHz to an 18-MHz clock source in order to operate properly.
10	PLLVER	R/W	0	PLL Verification
				This bit controls the PLL verification timer function. If set, the verification timer is enabled and an interrupt is generated if the PLL becomes inoperative. Otherwise, the verification timer is not enabled.
9:6	XTAL	R/W	0xB	This field specifies the crystal value attached to the main oscillator. The encoding for this field is provided in Table 6-4 on page 85.
Oscillator-Re	elated Bits			
5:4	OSCSRC	R/W	0x0	Picks among the four input sources for the OSC. The values are:
				Value Input Source
				00 Main oscillator (default)
				01 Internal oscillator
				10 Internal oscillator / 4 (this is necessary if used as input to PLL)
				11 reserved
3	IOSCVER	R/W	0	This bit controls the internal oscillator verification timer function. If set, the verification timer is enabled and an interrupt is generated if the timer becomes inoperative. Otherwise, the verification timer is not enabled.
2	MOSCVER	R/W	0	This bit controls the main oscillator verification timer function. If set, the verification timer is enabled and an interrupt is generated if the timer becomes inoperative. Otherwise, the verification timer is not enabled.
1	IOSCDIS	R/W	0	Internal Oscillator Disable
				0: Internal oscillator is enabled.
				1: Internal oscillator is disabled.
0	MOSCDIS	R/W	0	Main Oscillator Disable
				0: Main oscillator is enabled.
				1: Main oscillator is disabled.

Table 6-3. PLL Mode Control

PWRDN	OEN	Mode
1	Х	Power down
0	0	Normal

Table 6-4. Default Crystal Field Values and PLL Programming

Crystal Number (XTAL Binary Value)	Crystal Frequency (MHz)
0000-0011	reserved
0100	3.579545 MHz
0101	3.6864 MHz
0110	4 MHz
0111	4.096 MHz
1000	4.9152 MHz
1001	5 MHz
1010	5.12 MHz
1011	6 MHz (reset value)
1100	6.144 MHz
1101	7.3728 MHz
1110	8 MHz
1111	8.192 MHz

Register 18: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 82).

	Offset 0x	x064														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1 1		1 1	re	eserved	1	1	İ	1	I	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	(OD		1	1 1		F		I	1	1		1	R	1	1
Type Reset	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -
Bit/Field Name Type Reset Descripti								Description								
3	31:16	I	reserve	d	RO		0		Reserve never b			n indet	erminat	e value	, and sł	nould
15:14 OD RO -								This field specifies the value supplied to the PLL's OD input.								
13:5 F RO - This								This field specifies the value supplied to the PLL's F input.								
4:0 R RO - This field specifies the value supplied to the PLL's R inp											R input.					

XTAL to PLL Translation (PLLCFG)

Register 19: Run-Mode Clock Gating Control 0 (RCGC0), offset 0x100

Register 20: Sleep-Mode Clock Gating Control 0 (SCGC0), offset 0x110

Register 21: Deep-Sleep-Mode Clock Gating Control 0 (DCGC0), offset 0x120

These registers control the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts.

RCGC0 is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration** (**RCC**) register (see page 82) specifies that the system uses sleep modes.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		I	I				1	reserve	l ed			1	1	1	1	ADC		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		rese	erved			MAXA	ADCSPD	•		rese	rved	•	WDT		reserved	•		
Type Reset	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0		
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
Bit	t/Field		Name		Тур	<u>م</u>	Res	ot	Descrip	tion								
DI			Name		тур	C	IXES.	ει	Descrip									
3	1:17		reserve	d	RO)	0					an inde	etermina	ite valu	e, and s	hould		
									never b	e chan	ged.							
	16		ADC		R/W	V	0		This bit	contro	ls the	clock ga	ating for	the AD)C modu	ıle. If		
									set, the	unit rea	ceives	a clock	and fun		Otherwi			
									unit is unclocked and disabled. ^a									
1	5:12		reserve	d	RO)	0		Reserved bits return an indeterminate value, and should									
				-			-		never be changed.									
									This field sets the rate at which the ADC samples data.									
	11:8	MA	XADCS	SPD	R/W	V	0x0)							MAXADC			
															han the	SPD DI		
									maxim									
											Value	Sa	ample R	ate				
											0x0	12	25K sam	ples/se	econd			
											0x1	25	50K sam	ples/se	econd			
											0x2		0K sam	•				
											U/L	00	on our	100,00				

Run-Mode, Sleep-Mode and Deep-Sleep-Mode Clock Gating Control 0 (RCGC0, SCGC0, and DCGC0) Offset 0x100, 0x110, 0x120

Bit/Field	Name	Туре	Reset	Description
7:4	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
3	WDT	R/W	0	This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. ^a
2:0	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.

a. If the unit is unclocked, a read or write to the unit generates a bus fault.

Register 22: Run-Mode Clock Gating Control 1 (RCGC1), offset 0x104

Register 23: Sleep-Mode Clock Gating Control 1 (SCGC1), offset 0x114

Register 24: Deep-Sleep-Mode Clock Gating Control 1 (DCGC1), offset 0x124

These registers control the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts.

RCGC1 is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration** (**RCC**) register (see page 82) specifies that the system uses sleep modes.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1 1		I	1	1	reserved	l d	1	1		1		GPTM2	GPTM1	GPTM0		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		reserved		I2C		I	1	reserve	1	I		SSI	rese	erved	UART1	UART0		
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit	/Field		Name		Туре		Reset	t I	Descript	ion								
3	1:19	re	eserved	1	RO		0		Reserve never be			n indeter	minate	e value,	and she	bluc		
	18	C	GPTM2		R/W	2/W 0 This bit controls the clo Timer 2 module. If set, functions. Otherwise, t							receive	es a clo	ck and			
	17	C	GPTM1		R/W		0	-	Timer 1 i	module.	lf set,	the unit	receive	es a clo	General Purpose a clock and ed and disabled. ^a			
	16	C	GPTM0		R/W		0	-	This bit controls the clock gating for the General Purpose Timer 0 module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. ^a									
1	5:13	re	eserved	1	RO		0		Reserved bits return an indeterminate value, and should never be changed.									
	12		I2C		R/W		0	t		eceives	a cloo	ock gatin ck and fu pled. ^a						

Run-Mode, Sleep-Mode, and Deep-Sleep-Mode Clock Gating Control 1 (RCGC1, SCGC1, and DCGC1) Offset 0x104, 0x114, and 0x124

Bit/Field	Name	Туре	Reset	Description
11:5	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
4	SSI	R/W	0	This bit controls the clock gating for the SSI module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. ^a
3:2	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
1	UART1	R/W	0	This bit controls the clock gating for the UART1 module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. ^a
0	UART0	R/W	0	This bit controls the clock gating for the UART0 module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. ^a

a. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 25: Run-Mode Clock Gating Control 2 (RCGC2), offset 0x108

Register 26: Sleep-Mode Clock Gating Control 2 (SCGC2), offset 0x118

Register 27: Deep-Sleep-Mode Clock Gating Control 2 (DCGC2), offset 0x128

These registers control the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts.

RCGC2 is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration** (**RCC**) register (see page 82) specifies that the system uses sleep modes.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
ſ									reserved		1	1	1					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
						reserved						PORTE	PORTD	PORTC	PORTB	PORTA		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
Bit	/Field		Name		Туре		Reset		Descriptio	on								
3	31:5 reserved RO 0 Reserved bits return an indeterminate value, a never be changed.											and sho	bluc					
	4	I	PORTE		R/W		0	0 This bit controls the clock gating for the GPIO Port E module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. ^a										
	3	F	PORTD		R/W		0		This bit c module. I Otherwise	f set, tł	ne unit i	receive	s a cloc	k and fi	unction			
	2	F	PORTC		R/W		0								lock and functions.			
	1	I	PORTB		R/W		0		This bit c module. I Otherwise	f set, tł	ne unit i	receive	s a cloc	k and fi	unction			
	0	I	PORTA		R/W		0		This bit c module. I Otherwise	f set, tł	ne unit i	receive	s a cloc	k and fi	unction			

Run-Mode, Sleep-Mode, and Deep-Sleep-Mode Clock Gating Control 2 (RCGC2, SCGC2, and DCGC2) Offset 0x108, 0x118, and 0x128

a. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 28: Deep-Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register is used to automatically switch from the main oscillator to the internal oscillator when entering Deep-Sleep mode. The system clock source is the main oscillator by default. When this register is set, the internal oscillator is powered up and the main oscillator is powered down. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode.

	Offset 0x14	44		0												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1		1		1		reserved	1		I	1	I	I	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1		1 1	res	served	1		I	I	I	•	IOSC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
Bi	t/Field		Name		Туре		Reset	I	Descript	ion						
:	31:1 Reserved RO 0						Reserved bits return an indeterminate value, and should never be changed.								buld	
0 IOSC R/W 0						0	i	Deep-Sl	d allows eep moo oscillato otherwise	de is ru r to be	nning. V the cloc	Vhen se k sourc	et, this f ce durin	ield for g Deep	ces the -Sleep	

system clock source.

Deep-Sleep Clock Configuration (DSLPCLKCFG)

Register 29: Clock Verification Clear (CLKVCLR), offset 0x150

This register is provided as a means of clearing the clock verification circuits by software. Since the clock verification circuits force a known good clock to control the process, the controller is allowed the opportunity to solve the problem and clear the verification fault. This register clears all clock verification faults. To clear a clock verification fault, the VERCLR bit must be set and then cleared by software. This bit is not self-clearing.

	Clock verhieution clock veliky															
(Offset 0x1	50														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					1 1		1 1		1 1		1	1	1	1	1	-
L									reserved							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1 1				1 1		1 1			1	1	1		
[rese	erved							VERCLR
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D:	t/Field		Name		Tuno		Reset	г	escripti							
DI	VFIEIU		Name		Туре		Resei	L	escripti	JII						
	04.4	Б		J			0	-		المنام ال		. indata				امرياط
•	31:1	R	eserveo	1	RO		0		Reserved			indete	minate	e value,	and sr	iouia
								n	ever be	cnang	ea.					
	0						0	~		-1	C	6				
	0	V	ERCLR	l	R/W		0	C	lear clo	ck veri	rication	taults.				

Clock Verification Clear (CLKVCLR)

Register 30: Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160

This register is provided as a means of allowing the LDO to reset the part if the voltage goes unregulated. Use this register to choose whether to automatically reset the part if the LDO goes unregulated, based on the design tolerance for LDO fluctuation.

Allow Unregulated LDO to Reset the Part (LDOARST) Offset 0x160


	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1					1 1		reserved	•	1	1	1	1	1	·	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1			1 1		1 1		1	1	1	1	1	1	1	L D G L D G T	
									served							LDOARST	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bi	t/Field		Name		Туре		Reset	Description									
:	31:1 Reserved			ł	RO		0	F	Reserved bits return an indeterminate value, and should								
						r	never be changed.										
	0 LDOARST R/W			0	Set to 1 to allow unregulated LDO output to reset the pa				e nart								
	U	LI	DUARS		17/11		0	```			v uniegi	ulateu		iput io	ieset ti	e part.	

7 Internal Memory

The LM3S328 microcontroller comes with 4 KB of bit-banded SRAM and 16 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

7.1 Block Diagram

Figure 7-1. Flash Block Diagram



7.2 Functional Description

This section describes the functionality of both memories.

7.2.1 SRAM Memory

The internal SRAM of the Stellaris devices is located at address 0x20000000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

bit-band alias = bit-band base + (byte offset * 32) + (bit number * 4)

For example, if bit 3 at address 0x20001000 is to be modified, the bit-band alias is calculated as:

0x22000000 + (0x1000 * 32) + (3 * 4) = 0x2202000C

With the alias address calculated, an instruction performing a read/write to address 0x2202000C allows direct access to only bit 3 of the byte at address 0x20001000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual*.

7.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

7.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register (see page 103).

On reset, **USECRL** is loaded with a value that configures the flash timing so that it works with the default crystal value of 6 MHz. If software changes the system operating frequency, the new operating frequency must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 must be written to the **USECRL** register.

7.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in two 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPE** (see page 102) and **FMPRE** registers (see page 101).

- Flash Memory Protection Program Enable (FMPPE[Blockn:Block0]): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPRE[Blockn:Block0]): If set, the block may be executed or read by software or debuggers. If cleared, the block may only be executed. The contents of the memory block are prohibited from being accessed as data and traversing the DCode bus.

The policies may be combined as shown in Table 7-1.

FMPPE	FMPRE	Protection
0	0	Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code.
1	0	The block may be written, erased, or executed, but not read. This combination is unlikely to be used.
0	1	Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed, or read.

 Table 7-1.
 Flash Protection Policy Combinations

An access that attempts to program or erase a PE-protected block is prohibited. A controller interrupt may be optionally generated (by setting the AMASK bit in the **FIM** register) to alert software developers of poorly behaving software during the development and debug phases.

An access that attempts to read an RE-protected block is prohibited. Such accesses return data filled with all 0s. A controller interrupt may be optionally generated to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPRE** and **FMPPE** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence.

7.2.2.3 Flash Protection by Disabling Debug Access

Flash memory may also be protected by permanently disabling access to the Debug Access Port (DAP) through the JTAG and SWD interfaces. This is accomplished by clearing the DBG field of the **FMPRE** register.

Flash Memory Protection Read Enable (DBG field): If set to 0x2, access to the DAP is enabled through the JTAG and SWD interfaces. If clear, access to the DAP is disabled. The DBG field programming becomes permanent, and irreversible, after a commit sequence is performed.

In the initial state, provided from the factory, access is enabled in order to facilitate code development and debug. Access to the DAP may be disabled at the end of the manufacturing flow, once all tests have passed and software loaded. This change will not take effect until the next power-up of the device. Note that it is recommended that disabling access to the DAP be combined with a mechanism for providing end-user installable updates (if necessary) such as the Stellaris boot loader.

Important: Once the DBG field is cleared and committed, this field can never be restored to the factory-programmed value—which means JTAG/SWD interface to the debug module can never be re-enabled. This sequence does NOT disable the JTAG controller, it only disables the access of the DAP through the JTAG or SWD interfaces. The JTAG interface remains functional and access to the Test Access Port remains enabled, allowing the user to execute the IEEE JTAG-defined instructions (for example, to perform boundary scan operations).

If the user will also be using the **FMPRE** bits to protect flash memory from being read as data (to mark sets of 2 KB blocks of flash memory as execute-only), these one-time-programmable bits should be written at the same time that the debug disable bits are programmed. Mechanisms to execute the one-time code sequence to disable all debug access include:

- Selecting the debug disable option in the Stellaris boot loader
- Loading the debug disable sequence into SRAM and running it once from SRAM after programming the final end application code into flash

7.2.2.4 Flash Memory Programming

Writing the flash memory requires that the code be executed out of SRAM to avoid corrupting or interrupting the bus timing. Flash pages can be erased on a page basis (1 KB in size), or by performing a mass erase of the entire flash.

All erase and program operations are performed using the Flash Memory Address (FMA), Flash Memory Data (FMD) and Flash Memory Control (FMC) registers. See section 7.3 for examples.

7.3 Initialization and Configuration

This section shows examples for using the flash controller to perform various operations on the contents of the flash memory.

7.3.1 Changing Flash Protection Bits

As discussed in Section 7.2.2.2, changes to the protection bits must be committed before they take effect. The sequence below is used change and commit a block protection bit in the **FMPRE** or **FMPPE** registers. The sequence to change and commit a bit in software is as follows:

- The Flash Memory Protection Read Enable (FMPRE) and Flash Memory Protection Program Enable (FMPPE) registers are written, changing the intended bit(s). The action of these changes can be tested by software while in this state.
- 2. The Flash Memory Address (FMA) register (see page 104) bit 0 is set to 1 if the FMPPE register is to be committed; otherwise, a 0 commits the FMPRE register.
- 3. The Flash Memory Control (FMC) register (see page 107) is written with the COMT bit set. This initiates a write sequence and commits the changes.

There is a special sequence to change and commit the DBG bits in the **Flash Memory Protection Read Enable (FMPRE)** register. This sequence also sets and commits any changes from 1 to 0 in the block protection bits (for execute-only) in the **FMPRE** register.

- 1. 1. The Flash Memory Protection Read Enable (FMPRE) register is written, changing the intended bit(s). The action of these changes can be tested by software while in this state.
- 2. 2. The Flash Memory Address (FMA) register (see page 102) is written with a value of 0x900.
- 3. The Flash Memory Control (FMC) register (see page 104) is written with the COMT bit set. This initiates a write sequence and commits the changes.

Below is an example code sequence to permanently disable the JTAG and SWD interface to the debug module using Luminary Micro's DriverLib peripheral driver library:

```
#include "hw_types.h"
#include "hw_flash.h"
void
permanently_disable_jtag_swd(void)
{
```

```
11
// Clear the DBG field of the FMPRE register. Note that the value
// used in this instance does not affect the state of the BlockN
// bits, but were the value different, all bits in the FMPRE are
// affected by this function!
11
HWREG(FLASH FMPRE) &= 0x3ffffff;
 11
 // The following sequence activates the one-time
 // programming of the FMPRE register.
11
HWREG(FLASH_FMA) = 0 \times 900;
HWREG(FLASH_FMC) = (FLASH_FMC_WRKEY | FLASH_FMC_COMT);
 11
 // Wait until the operation is complete.
//
while (HWREG(FLASH FMC) & FLASH FMC COMT)
 {
 }
```

7.3.2 Flash Programming

}

The Stellaris devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD** and **FMC**.

The flash is programmed using the following sequence:

- 1. Write source data to the FMD register.
- 2. Write the target address to the **FMA** register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA4420001) to the FMC register.
- 4. Poll the FMC register until the WRITE bit is cleared.

To perform an erase of a 1-KB page:

- 1. Write the page address to the FMA register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA4420002) to the FMC register.
- 3. Poll the FMC register until the ERASE bit is cleared.

To perform a mass erase of the flash:

- 1. Write the flash write key and the MERASE bit (a value of 0xA4420004) to the FMC register.
- 2. Poll the FMC register until the MERASE bit is cleared.

7.4 Register Map

Table 7-2 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address, relative to the Flash control base address of 0x400FD000,

except for **FMPRE** and **FMPPE**, which are relative to the System Control base address of 0x400FE000.

 Table 7-2.
 Flash Register Map

Offset	Name	Reset	Туре	Description	See page
0x130 ^a	FMPRE	0x000000FF	R/W0	Flash memory read protect	101
0x134 ^a	FMPPE	0x000000FF	R/W0	Flash memory program protect	102
0X140 ^a	USECRL	0x00000018	R/W	USec reload	103
0x000	FMA	0x00000000	R/W	Flash memory address	104
0x004	FMD	0x00000000	R/W	Flash memory data	106
0x008	FMC	0x00000000	R/W	Flash memory control	107
0x00C	FCRIS	0x00000000	RO	Flash controller raw interrupt status	109
0x010	FCIM	0x00000000	R/W	Flash controller interrupt mask	110
0x014	FCMISC	0x00000000	R/W1C	Flash controller masked interrupt status and clear	111

a. Relative to System Control base address of 0x400FE000.

7.5 Register Descriptions

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset.

Register 1: Flash Memory Protection Read Enable (FMPRE), offset 0x130

Note: Offset is relative to System Control base address of 0x400FE000

This register stores the read-only (**FMPRE**) protection bits for each 2-KB flash block and bits to disable debug access through JTAG and SWD. This register is loaded during the power-on reset sequence.

The factory setting for the **FMPRE** register is a value of 1 for all implemented flash banks and 0x2 for the DBG field. These bits implement a policy of open access, programmability, and debug access. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1).

The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence.

For additional information, see "Flash Memory Protection" on page 87.

	Offset 0x1	30 and 0	x134														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	DB	DBG reser								erved							
Type Reset	R/W0 1	R/W0 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			reserved							Block6	Block5	Block4	Block3	Block2	Block1	Block0	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W0 1	R/W0 1	R/W0 1	R/W0 1	R/W0 1	R/W0 1	R/W0 1	R/W0 l	
Bi	Bit/Field Name Type		I	Reset	leset Description												
3	31:30		DBG		R/W	0		0x2	tł	Controls access to the debug access port (DAF through the JTAG and SWD interfaces. A value 0x2 enables access. A value of 0 disables acce						ue of	
	29:8		reserved		RO			0	Reserved bits return an indeterminate value, and should never be changed.								
	7:0 Block7- Block0		R/W	/0 0xFF			Enable 2-KB flash blocks to be executed or read. The policies may be combined as shown in Table Table 7-1 on page 97.										

Flash Memory Protection Read Enable (FMPRE) Offset 0x130 and 0x134

Register 2: Flash Memory Protection Program Enable (FMPPE), offset 0x134


Note: Offset is relative to System Control base address of 0x400FE000

This register stores the execute-only (**FMPPE**) protection bits for each 2-KB flash block. This register is loaded during the power-on reset sequence.

The factory setting for the **FMPPE** register is a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1).

The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence.

For additional information, see "Flash Memory Protection" on page 96.



Flash Memory Protection Program Enable (FMPPE)

Register 3: USec Reload (USECRL), offset 0x140

Note: Offset is relative to System Control base address of 0x400FE000

This register is provided as a means of creating a 1-µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

C	Offset 0x	140																
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		'	1						reserved	'	1	'	'	'	'	' .		
уре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		' 	1	reserved						1	1	USE	EC	1	1	•		
set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 1	R/W 1	R/W 0	R/W 0	R/W 0		
Bit	/Field		Name		Туре		Reset		Description									
3	31:8		reserved	I	RO		0		Reserved bits return an indeterminate value, and should never be changed.									
7:0			USEC		R/W		0x18		MHz -1 o erased o				when th	ie flash	is bein	g		
									USEC sh being era			•	4 MHz)	whene	ver the	flash is		

April 27, 2007

Register 4: Flash Memory Address (FMA), offset 0x000


During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and

specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

31:14		re	reserved				0x0			hanged		laeterm	inate va	alue, an	id shoul	a
	/Field		Name		Type RO		Reset		criptior							
et	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/V 0
l		reserved	D-							OFFSET	n					
Γ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
et	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
e	RO	RO	RO	RO	RO	RO	RO	rese RO	rved RO	RO	RO	RO	RO	RO	RO	RC
ſ	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	10
(Offset 0x0		_													
]	Flash M	emory A	Address	(FMA)												
et	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/ 0
	reser	ved							OFI	FSET						
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
e et	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RC 0
l									rved							
Γ	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Flash M Offset 0x0	00	Address													
e et	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/ 0
	reserved						•		OFFSET							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
et	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RC 0
								rese								
Г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Flash M Offset 0x0	-	Address	(FMA)												
e et	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/ 0
ſ	i	ĺ		I	i	i	1 1	OFF	SET	1	İ	I	1	I		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
e et	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R(0
				'	•	•		rese	rved		•	•		'		

Register 5: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.



Register 6: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 104). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 106) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

	Flash M		Control (FMC)																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
	I				1 1		1 1	WF	KEY	I	I	I	1	1 1	I	I				
ype eset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
	1				1 1	r	eserved		1	1		1	COMT	MERASE	ERASE	WRITE				
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0				
Bit	/Field	ïeld Name Type R		Reset	Description															
3	1:16	١	WRKEY WO 0x		0x0	ii b F	This field contains a write key, which is used to minimize incidence of accidental flash writes. The value 0xA442 m be written into this field for a write to occur. Writes to the FMC register without this WRKEY value are ignored. A read of this field returns the value 0.													
1	15:4	r	eserved		RO	RO (Reserved bits return an indeterminate value, and should never be changed.											
	3		COMT				0 Commit (write) of register value to nonvolatile storage. A write of 0 has no effect on the state of this bit.									e. A				
								li c	f the pre	vious c e, if the	ommit	access	is com	plete, a	ccess is providec e, a 0 is returned mplete, a 1 is					
								This can take up to 50 μs.												
	2	Ν	IERASE		R/W		0	Ν	/lass era	ase flas	h mem	ory								
							If this bit is set, the flash main memory of the deverased. A write of 0 has no effect on the state of													
							If read, the state of the previous mass erase a provided. If the previous mass erase access is 0 is returned; otherwise, if the previous mass e is not complete, a 1 is returned.						s comp	olete, a						
								٦	This can	take ur	o to 250) ms.								

Bit/Field	Name	Туре	Reset	Description
1	ERASE	R/W	0	Erase a page of flash memory
				If this bit is set, the page of flash main memory as specified by the contents of FMA is erased. A write of 0 has no effect on the state of this bit.
				If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned.
				This can take up to 25 ms.
0	WRITE	R/W	0	Write a word into flash memory
				If this bit is set, the data stored in FMD is written into the location as specified by the contents of FMA . A write of 0 has no effect on the state of this bit.
				If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.
				This can take up to 50 μs.

Register 7: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

	Offset 0x0	0C														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1				1	1	1	1			1	1	1	•
								rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			<u> </u>		<u> </u>		<u> </u>	reserved	•				<u> </u>	<u> </u>	PRIS	ARIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	t/Field		Name		Туре		Reset)escripti				. ,			
	31:2	I	reserved		RO		0		lever be			indete	erminate	e value,	and sh	buld
	1		PRIS		RO		0	F	rogram	ming Ra	aw Inter	rrupt S	tatus			
								c ti c ti	ycle. If s ne progr ycles ar	set, the ramming re either h Memo	progran g cycle ⁻ write c	mming has no or erase	cycle c ot comp e actior	omplete leted. P is gene	grammir ed; if cle Program rated th its (see	ared, ming
	0		ARIS		RO		0	A	Access F	Raw Inte	errupt S	tatus				
								s p E	et, the policy as Enable (orogram set in t FMPRE FMPPE	tried to he Flas) and F) regist	o acces h Men I ash N ers (se	es the fl nory Pr lemory e page	otectic Protectic 101). (accesse unter to on Read ction Pro Otherwis sh.	the ogram

Flash Controller Raw Interrupt Status (FCRIS)

Register 8: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the flash controller generates interrupts to the controller.

	Flash C Offset 0x0		r Interru	pt Mas	k (FCIM)											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1				rese	rved	1	1	1 1		1	1	1
Гуре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
leset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	'	'				reserved	'	1				'	PMASK	AMASK
Гуре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
leset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	/Field		Name		Туре		Reset	D	escrip	tion						
3	31:2	r	eserveo	ł	RO		0			ed bits re e change		n indeter	rminate	value,	and sh	ould
	1	F	PMASK		R/W		0	Р	rogran	nming In	terrupt	Mask				
								in p c	iterrup rogram ontrolle	t status f nming-ge er. Other	to the c enerate wise, ii	corting c controller d interrunts onterrupts	r. If set, upt is p s are re	, a romote	d to the	
	0	ļ	AMASK		R/W		0	А	ccess	Interrup	t Mask					
								st is	tatus to promo	the cor ted to t	troller. he cont	oorting c If set, ar troller. O ed from	n acces otherwis	s-gene se, inte	erated in rrupts a	terrupt

Register 9: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signaling the interrupt. Second, it serves as the method to clear the interrupt reporting.

	Offset 0x	:014																					
	31	30		29	:	28	27		26	25		24	23	22	2	1	20		19		18	17	16
		1	1		1		1	1		1	1			1	1		1	1		1		1	1
												rese	rved										
Туре	RO	RC)	RO		RO	RO		RO	RO)	RO	RO	RO		0	RO		RO		RO	RO	RO
Reset	0	0		0		0	0		0	0		0	0	0)	0		0		0	0	0
	15	14		13		12	11		10	9		8	7	6		5	4		3		2	1	0
		1	1		1					1	1			1				1		1			
											r	eserved										PMISC	AMISC
Туре	RO	RC)	RO		RO	RO		RO	RO)	RO	RO	RO	R		RO		RO		RO	R/W1C	R/W1C
Reset	0	0		0		0	0		0	0		0	0	0)	0		0		0	0	0
							-			_		-											
BI	t/Field		N	lame			Тур	e		Re	set	D	escript	lon									
												_											
	31:2		res	serve	d		RC)		()					n an	i indet	erm	ninat	e v	alue,	and sh	ould
												n	ever be	e chang	ged.								
	1		Р	MISC	;		R/W	1C		()	Р	rogram	nming N	Mask	ed I	Interru	ipt S	Statu	is a	ind C	lear	
												т	hio hit i	indiaat		- oth	or on	inte		.+		analad	
																						gnaled	- 4
															-		0,0					d was r	
																			-			e pris	
												th	e FCR	IS regi	ster (see	e page	10	9) is	als	o cle	ared wl	nen the
												P	MISC b	oit is cle	earec	Ι.							
	0		A	MISC	;		R/W	1C		()	A	ccess l	Maske	d Inte	erru	pt Sta	tus	and	Cle	ear		
												т	hia hiti	indiaat		th		inte				analad	
																						gnaled	
																						and wa	
																						e ARIS	
												th	e FCR	IS regi	ster i	s a	lso cle	are	d wł	nen	the.	AMISC	bit is
												c	eared.										

Flash Controller Masked Interrupt Status and Clear (FCMISC)

8 General-Purpose Input/Outputs (GPIOs)

The GPIO module is composed of five physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, and Port E). The GPIO module is FiRM-compliant and supports 7 to 28 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- Programmable control for GPIO interrupts:
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
- 5-V-tolerant input/outputs
- Bit masking in both read and write operations through address lines
- Programmable control for GPIO pad configuration:
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

8.1 Block Diagram




Figure 8-1. GPIO Module Block Diagram

8.2 Functional Description

Important: All GPIO pins are inputs by default (GPIODIR=0 and GPIOAFSEL=0), with the exception of the five JTAG pins (PB7 and PC[3:0]. The JTAG pins default to their JTAG functionality (GPIOAFSEL=1). Asserting a Power-On-Reset (POR) or an external reset (RST) puts both groups of pins back to their default state.

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 8-2). The LM3S328 microcontroller contains five ports and thus five of these physical GPIO blocks.




Figure 8-2. GPIO Port Block Diagram


8.2.1 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 120) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 8-3, where u is data unchanged by the write.

Figure 8-3. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 8-4.

Figure 8-4. GPIODATA Read Example



8.2.2 Data Direction

The **GPIO Direction (GPIODIR)** register (see page 121) is used to configure each individual pin as an input or output.

8.2.3 Interrupt Operation

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- **GPIO Interrupt Sense (GPIOIS)** register (see page 122)
- **GPIO Interrupt Both Edges (GPIOIBE)** register (see page 123)
- **GPIO Interrupt Event (GPIOIEV)** register (see page 124)

Interrupts are enabled/disabled via the **GPIO Interrupt Mask (GPIOIM)** register (see page 125). When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see pages 126 and 127). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (**GPIOIM** is set to 1), not only is an interrupt for PortB generated, but an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated.

If no other PortB pins are being used to generate interrupts, the ARM Integrated Nested Vectored Interrupt Controller (NVIC) Interrupt Set Enable (SETNA) register can disable the PortB interrupts and the ADC interrupt can be used to read back the converted data. Otherwise, the PortB interrupt handler needs to ignore and clear interrupts on B4, and wait for the ADC interrupt or the ADC interrupt needs to be disabled in the SETNA register and the PortB interrupt handler polls the ADC registers until the conversion is completed.

Interrupts are cleared by writing a 1 to the **GPIO Interrupt Clear (GPIOICR)** register (see page 128).

When programming interrupts, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

8.2.4 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 129), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

8.2.5 Pad Configuration

The pad configuration registers allow for GPIO pad configuration by software based on the application requirements. The pad configuration registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIOODR**, **GPIOPUR**, **GPIOPDR**, **GPIOSLR**, and **GPIODEN** registers.

8.2.6 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

8.3 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting PORTA, PORTB, PORTC, PORTD, and PORTE in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) default to general-purpose input mode (**GPIODIR** and **GPIOAFSEL** both set to 0). Table 8-1 shows all possible configurations of the

GPIO pads and the control register settings required to achieve them. Table 8-2 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

				Re	egister	Bit Valu	ie ^a			
Configuration	GPIOAFSEL	GPIODIR	GPIOODR	GPIODEN	GPIOPUR	GPIOPDR	GPIODR2R	GPIODR4R	GPIODR8R	GPIOSLR
Digital Input (GPIO)	0	0	0	1	?	?	Х	Х	Х	Х
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?
Open Drain Input (GPIO)	0	0	1	1	Х	Х	Х	Х	Х	Х
Open Drain Output (GPIO)	0	1	1	1	Х	Х	?	?	?	?
Open Drain Input/Output (I ² C)	1	Х	1	1	Х	Х	?	?	?	?
Digital Input (Timer CCP)	1	Х	0	1	?	?	Х	Х	Х	Х
Digital Output (Timer PWM)	1	Х	0	1	?	?	?	?	?	?
Digital Input/Output (SSI)	1	х	0	1	?	?	?	?	?	?
Digital Input/Output (UART)	1	Х	0	1	?	?	?	?	?	?

Table 8-1. GPIO Pad Configuration Examples

a. X=Ignored (don't care bit)

?=Can be either 0 or 1, depending on the configuration

Table 8-2. GPIO Interrupt Configuration Example

Register	Desired Interrupt				Pin 2 Bi	t Value ^a			
Register	Event Trigger	7	6	5	4	3	2	1	0
GPIOIS	0=edge 1=level 0=single edge	х	х	х	х	х	0	х	х
GPIOIBE	0=single edge 1=both edges	Х	Х	Х	Х	Х	0	Х	х
GPIOIEV	0=Low level, or negative edge 1=High level, or positive edge	х	х	Х	Х	Х	1	х	x
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0

a. X=Ignored (don't care bit)

8.4 Register Map

Table 8-2 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A: 0x40004000
- GPIO Port B: 0x40005000
- GPIO Port C: 0x40006000
- GPIO Port D: 0x40007000
- GPIO Port E: 0x40024000

Important: The GPIO registers in this chapter are duplicated in each GPIO block, however, depending on the block, all eight bits may not be connected to a GPIO pad (see Figure 8-1 on page 113). In those cases, writing to those unconnected bits has no effect and reading those unconnected bits returns no meaningful data.

Offset	Name	Reset	Туре	Description	See page
0x000	GPIODATA	0x00000000	R/W	Data	120
0x400	GPIODIR	0x00000000	R/W	Data direction	121
0x404	GPIOIS	0x00000000	R/W	Interrupt sense	122
0x408	GPIOIBE	0x00000000	R/W	Interrupt both edges	123
0x40C	GPIOIEV	0x00000000	R/W	Interrupt event	124
0x410	GPIOIM	0x00000000	R/W	Interrupt mask enable	125
0x414	GPIORIS	0x00000000	RO	Raw interrupt status	126
0x418	GPIOMIS	0x00000000	RO	Masked interrupt status	127
0x41C	GPIOICR	0x00000000	W1C	Interrupt clear	128
0x420	GPIOAFSEL	see note ^a	R/W	Alternate function select	129
0x500	GPIODR2R	0x000000FF	R/W	2-mA drive select	130
0x504	GPIODR4R	0x00000000	R/W	4-mA drive select	131
0x508	GPIODR8R	0x00000000	R/W	8-mA drive select	132
0x50C	GPIOODR	0x00000000	R/W	Open drain select	133
0x510	GPIOPUR	0x000000FF	R/W	Pull-up select	134
0x514	GPIOPDR	0x00000000	R/W	Pull-down select	135
0x518	GPIOSLR	0x00000000	R/W	Slew rate control select	136
0x51C	GPIODEN	0x000000FF	R/W	Digital input enable	137
0xFD0	GPIOPeriphID4	0x0000000	RO	Peripheral identification 4	138

Table 8-3. GPIO Register Map

Offset	Name	Reset	Туре	Description	See page
0xFD4	GPIOPeriphID5	0x00000000	RO	Peripheral identification 5	139
0xFD8	GPIOPeriphID6	0x00000000	RO	Peripheral identification 6	140
0xFDC	GPIOPeriphID7	0x00000000	RO	Peripheral identification 7	141
0xFE0	GPIOPeriphID0	0x00000061	RO	Peripheral identification 0	142
0xFE4	GPIOPeriphID1	0x00000000	RO	Peripheral identification 1	143
0xFE8	GPIOPeriphID2	0x00000018	RO	Peripheral identification 2	144
0xFEC	GPIOPeriphID3	0x00000001	RO	Peripheral identification 3	145
0xFF0	GPIOPCellID0	0x000000D	RO	GPIO PrimeCell identification 0	146
0xFF4	GPIOPCellID1	0x000000F0	RO	GPIO PrimeCell identification 1	147
0xFF8	GPIOPCellID2	0x00000005	RO	GPIO PrimeCell identification 2	148
0xFFC	GPIOPCellID3	0x00000B1	RO	GPIO PrimeCell identification 3	149

Table 8-3. GPIO Register Map (Continued)

a. The default reset value for the **GPIOAFSEL** register is 0x0000000 for all GPIO pins, with the exception of the five JTAG pins (PB7 and PC[3:0]. These five pins default to JTAG functionality. Because of this, the default reset value of **GPIOAFSEL** for GPIO Port B is 0x00000080 while the default reset value of **GPIOAFSEL** for Port C is 0x0000000F.

8.5 **Register Descriptions**

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.


Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 121).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.




registers by independent drivers, the data read from and the data written to the registers are masked by the eight address lines ipaddr[9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by ipaddr[9:2] and are configured as outputs. See "Data Register Operation" on page 114 for examples of reads and

April 27, 2007

writes.

Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Bits set to 1 in the **GPIODIR** register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.



Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Bits set to 1 in **GPIOIS** configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

	0.10 11				,											
	Offset 0x4	404														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			1	1 1		1	1	1		1	1		1	
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1		1	1 1		1		1		1	1	1	1	
				rese	erved]	IS			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Ri	t/Field		Name		Туре	Re	set	Descri	ntion							
Di			Nume		турс		501	Desen	puon							
	31:8		reserved		RO		D	Docon	und hite	s return	an inde	tormin	ato valu	bne o	should	novor
•	51.0		reserveu		NO	,	5			Sietuin	annud		ale valu	e, anu	Should	nevei
								be cha	ingeu.							
	7.0		10			0.	00				_					
	7:0		IS		R/W	UX	00	GPIO	Interru	pt Sense	e					
								0: Eda	e on co	orrespor	nding p	in is de	tected (edge-s	ensitive	e).
								•		•	• •					
								1: Lev	el on c	orrespor	nding p	in is de	tected (level-s	ensitive).

GPIO Interrupt Sense (GPIOIS)

Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The GPIOIBE register is the interrupt both-edges register. When the corresponding bit in the GPIO Interrupt Sense (GPIOIS) register (see page 122) is set to detect edges, bits set to High in GPIOIBE configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the GPIO Interrupt Event (GPIOIEV) register (see page 124). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

	Offset 0x4	408														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1	I				reser	ved	•		1	I	I		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	resei	ved			1		1	I	I II	I Be	I	I	
Туре	ype RO RO RO RO RO RO eset 0 0 0 0 0 0							RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре	Re	set	Descrip	otion							
	31:8	I	reserved		RO		0	Reserv be cha		s return	an inde	etermina	ate valu	e, and s	should	never
	7:0		IBE		R/W	0×	:00	GPIO I	nterrup	ot Both I	Edges					
										eneratio gister (s			•	SPIO In	terrupt	Event
								1: Both	edges	s on the	corres	ponding	, pin trig	gger an	interru	ot.
								Note:	Sing	le edge	is dete	rmined	by the	corresp	onding	bit in

GPIO Interrupt Both Edges (GPIOIBE)

termined by the corresponding bit in vole.

GPIOIEV.

Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Bits set to High in **GPIOIEV** configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 122). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in **GPIOIS**. All bits are cleared by a reset.

	GPIO In Offset 0x4	~	Event (G	PIOIE	V)											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		1 1		1			reser	rved	1 1		1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	erved			1				I	V	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit	/Field		Name		Туре	Re	set	Descri	ption							
3	31:8	r	eserved		RO		0	Reserv be cha		s return a	an inde	etermina	ite valu	ie, and	should	never
	7:0		IEV		R/W	0×	:00	GPIO I	Interrup	ot Event						
								0: Falli interru		e or Lov	v levels	s on cor	respon	ding pi	ns trigge	er
								1: Risii interru	• •	e or Hig	h level	s on cor	respon	iding pii	ns trigge	er

April 27, 2007

Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Bits set to High in **GPIOIM** allow the corresponding pins to trigger their individual interrupts and the combined GPIOINTR line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

	Offset 0x4	10														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ							Taca	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ſ		1 1					1				I		1		
				rese	rved							1	ME			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре	Re	set	Descri	ption							
	31:8	r	eserved		RO	(C	Reserv	ved bits	return	an inde	termina	ate valu	e, and s	should r	never
								be cha	inged.							
	7:0		IME		R/W	0x	00	GPIO	Interrup	t Mask	Enable					
									•							
								0: Cori	respond	ling pin	interru	pt is ma	asked.			
								1: Cori	respond	lina pin	interru	ot is no	t maske	ed.		

GPIO Interrupt Mask (GPIOIM)

Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. Bits read High in **GPIORIS** reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the **GPIO Interrupt Mask (GPIOIM)** register (see page 125). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

	Offset 0x4	14	1		· · · · ·											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1 1		1	l l		rese	rved	1 1		1 1		I		•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved			1		1 1		I I RI	IS	I	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit	/Field		Name		Туре	Re	set	Descri	ption							
:	31:8	n	eserved		RO	(C	Reserver be cha		return	an inde	termina	ite valu	e, and s	should	never
	7:0		RIS		RO	0x	00	GPIO	Interrup	ot Raw S	Status					
										atus of i masking	-	t trigger	condit	ion dete	ection c	n pins
								0: Cor	respond	ding pin	interru	pt requi	rement	ts not m	et.	

GPIO Raw Interrupt Status (GPIORIS)

1: Corresponding pin interrupt has met requirements.

Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (**GPIOIM** is set to 1), not only is an interrupt for PortB generated, but an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register (see page 216) is configured to use the external trigger, an ADC conversion is initiated.

If no other PortB pins are being used to generate interrupts, the ARM Integrated Nested Vectored Interrupt Controller (NVIC) Interrupt Set Enable (SETNA) register can disable the PortB interrupts and the ADC interrupt can be used to read back the converted data. Otherwise, the PortB interrupt handler needs to ignore and clear interrupts on B4, and wait for the ADC interrupt or the ADC interrupt needs to be disabled in the SETNA register and the PortB interrupt handler polls the ADC registers until the conversion is completed.

GPIOMIS is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS)


Offset 0x418

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					'			rese	rved	•			'	'	'	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			· ·	rese	erved			1				N	n MIS	I	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bi	t/Field		Name		Туре	Re	set	Descri	ption							
;	31:8	r	reserved		RO	(0	Reserv be cha		return	an inde	termina	ate valu	e, and s	should	never
	7:0 MIS RO 0x00							GPIO	Masked	l Interru	ipt Stati	JS				
								Maske	d value	of inter	rrupt du	e to co	rrespor	nding pi	n.	
								0: Cor	respond	ding GP	IO line	interrup	ot not a	ctive.		

1: Corresponding GPIO line asserting interrupt.

Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.



Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.

Caution – All GPIO pins are inputs by default (GPIODIR=0 and GPIOAFSEL=0), with the exception of the five JTAG pins (PB7 and PC[3:0]). The JTAG pins default to their JTAG functionality (GPIOAFSEL=1). Asserting a Power-On-Reset (POR) or an external reset (RST) puts both groups of pins back to their default state.

If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part.

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

	Offset 0x4	20														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		1	1 1		rese	rved	1			I	1	I	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved	1 1		1		1	I	AF	I SEL	1	I	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W _	R/W _	R/W -	R/W -	R/W -	R/W _	R/W -	R/W
Bi	t/Field		Name		Туре	Re	set	Descri	ption							
	31:8	I	reserved		RO	(0	Reserver be cha		s return	an inde	termina	ate valu	e, and	should	never
	7:0		AFSEL		R/W	see	note	GPIO .	Alterna	ite Func	tion Sel	lect				
								0: Soft	ware c	ontrol of	f corres	pondin	g GPIO	line (G	iPIO mo	ode).
								1: Har hardwa		control o ction).	of corre	spondir	ng GPIC) line (a	alternate	9
								Note:	0x00 JTA defa defa 0x80	default) for all G pins (jult to JT jult rese) while t C is 0x	GPIO p PB7 ar IAG fun t value	ins, wit nd PC [ctionali of GPI(h the ex 3 : 0]) ity. Beca DAFSE	ception These ause of L for G	n of the five pir this, th PIO Po	five ns e rt B is

GPIO Alternate Function Select (GPIOAFSEL)

GPIO 2-mA Drive Select (GPIODR2R)

Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

	Offset 0x5	00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Î		i i		i -	i i		1	i	i i		1	1 1		1	1
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		г т		1	1		1		I I		1	1		T	
				rese	erved							DF	RV2			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Bi	t/Field		Name		Туре	Re	set	Descri	ntion							
			Nume		Type		.501	Desen	puon							
	31:8		eserved		RO		0	Docon	und hite	roturn	an inde	tormin	ate valu	a and	chould	novor
	51.0	1	eserveu		κυ		0			letuin			ale valu	, anu	Should	nevei
								be cha	ingea.							
					D 4 4 4	•		<u> </u>			_					
	7:0		DRV2		R/W	ÛX	FF	Output	r Pad 2-	-mA Driv	ve Ena	ble				
								A write	of 1 to	aithar (or GPI		[n] clos	are the
								corres	ponging	J Z-I∏A (enable	DIL THE	e chang	e is ell	ective c	mine

second clock cycle after the write.

Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

(Offset 0x5	04														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1		1			rese	rved			I	I	1	I	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ			res	erved			1			1	DI	RV4	I	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit	Bit/Field		Name		Туре	Re	set	Descri	ption							
:	31:8	r	eserved		RO	()	Reserv be cha		return	an inde	etermina	ate valu	e, and s	should	never
	7:0		DRV4		R/W	0x	00	Output	t Pad 4-	mA Dri	ve Ena	ble				
								corres		g 4-mA	enable	bit. The		ODR8 le is effe		

GPIO 4-mA Drive Select (GPIODR4R)

Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

	Offset 0x5	08														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	l l		i i		i	1	1	1	i	1	1	1	1	1	1	1
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		г т			1	1	1		1	1	1	1	1	1	1
				rese	rved							DI	RV8			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре	Re	eset	Descri	otion							
					.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			20000								
	31:8	n	eserved		RO		0	Reserv	ved bits	s return	an inde	etermina	ate vali	e and	should	never
	••	•					•	be cha							0.100.10	
									ngeu.							
	7:0		DRV8		R/W	0	x00	Output	Pad 8	-mA Dr	ive Ens	hlo				
	1.0		DIVO		1.0.00	0.	~~~	Sulpu	i au o							
								A write	e of 1 to	o either	GPIO	DR2[n]	or GP	ODR4	[n] clea	ars the
															fective of	
														,		

second clock cycle after the write.

GPIO 8-mA Drive Select (GPIODR8R)

Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Input Enable (GPIODEN)** register (see page 137). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**,

GPIODR8R, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open drain input if the corresponding bit in the **GPIODIR** register is set to 0; and as an open drain output when set to 1.

When using the I²C module, the **GPIO Alternate Function Select (GPIOAFSEL)** register bit for PB2 and PB3 should be set to 1 (see examples in "Initialization and Configuration" on page 116).

31 30 reserved Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 4 3 2 0 ODE reserved Туре RO RO RO RO RO R/W R/W R/W R/W R/W R/W R/W RO RO RO R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Description Name Reset Type 31:8 reserved RO 0 Reserved bits return an indeterminate value, and should never be changed. 7:0 ODE R/W 0x00 Output Pad Open Drain Enable 0: Open drain configuration is disabled. 1: Open drain configuration is enabled.

GPIO Open Drain Select (GPIOODR) Offset 0x50C

Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 135).

	Offset 0x	510														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		1	1	1	1	i –	1	1	1	1	1	1	1
								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	т т		1	1	1	1			1	1	1	1	1	T
				rese	erved							Р	PUE			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Bi	Bit/Field		Name		Туре	Re	eset	Descri	ption							
:	31:8	r	eserved		RO		0	Reser be cha		s return	an inde	etermin	ate valu	e, and	should	never
	7:0 PUE R/W 0xFF						xFF	Pad W	/eak P	ull-Up E	nable					
								GPIO	PUR[o GPIO n] enabl ifter the	les. The					econd

GPIO Pull-Up Select (GPIOPUR) Offset 0x510

Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 134).

	Onset one	/11														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			T	1		rese	rved					1	T	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	erved			1				PE	DE	1	T	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bi	t/Field		Name		Туре	Re	set	Descri	ption							
;	31:8	r	eserved		RO	(D	Reser be cha		return	an inde	termina	ite valu	e, and	should	never
	7:0 PDE R/W 0x0								/eak Pu	ll-Down	Enable	Э				
								GPIO		enable	es. The] clears change			nding n the se	cond

GPIO Pull-Down Select (GPIOPDR) Offset 0x514

Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518


The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 132).

GPIO Slew Rate Control Select (GPIOSLR)

(Offset 0x5	18														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	l							rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1			rese	rved			1				SF	RL	I	I	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit	/Field		Name		Туре	Re	set	Descri	ption							
3	81:8	re	eserved		RO	()	Reserv be cha	ved bits inged.	return	an inde	termina	ate valu	e, and s	should	never
	7:0 SRL R/W 0								Rate Lin	nit Enat	ole (8-m	nA drive	only)			
								0: Slev	v rate c	ontrol d	isabled					
								1: Slev	v rate c	ontrol e	nabled					

Register 18: GPIO Digital Input Enable (GPIODEN), offset 0x51C

The **GPIODEN** register is the digital input enable register. By default, all GPIO signals are configured as digital inputs at reset.



April 27, 2007

Register 19: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4) Offset 0xFD0

	Juset 0x	1.1.00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1	1	i i	1 1		1 1		1			1	i i	i i	i i	
								res	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	l ,	1 1									1	1	
L			rese	rved								PI	D4			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	/Field		Name		Туре		Reset	[Descripti	on						
3	31:8	re	eserved	1	RO		0		Reserved			n indeter	rminate	value,	and she	bluc
								r	never be	change	ed.					
	7:0		PID4		RO		0x00	C	GPIO Pe	rinheral	I ID Re	aister[7	·01			
	1.0		FUF		10		0,000			npricia		giotor	.0]			

Register 20: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5) Offset 0xFD4

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'	•				1	res	erved	1	•		'	1	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	rese	rved	1		1	1		1	I	PI	D5	I	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit	/Field		Name		Туре		Reset	: [Descript	tion						
3	31:8	I	reserved	I	RO		0			ed bits re e change		n indete	rminate	value,	, and sh	ould
	7:0		PID5		RO		0x00	(GPIO P	eriphera	I ID Re	gister[1	5:8]			

April 27, 2007

Register 21: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6) Offset 0xFD8

(Juset 0x.	1.09														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1	i i		1		1 1		1	i	1	1			i –	1
								res	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	· · · ·				1 1				1	1			1	
L			reser	rved								PI	D6			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	/Field		Name		Туре		Reset	Ľ	Descripti	on						
					71											
3	31:8	re	eserved		RO		0	F	Reserved	d bits re	eturn ar	n indete	minate	value.	and sh	ould
							Ū		iever be					, and e		
	7:0		PID6		RO		0x00	6	SPIO Pe	rinhora		aictor[2	2.161			
	1.0		FID0		RU		0,000	C		npileia		yistel[z	5.10]			

Register 22: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 7 (GPIOPeriphID7) Offset 0xFDC

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'						res	erved		'	·	1	'	·	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		'	reser	rved						1	1	P	ID7		1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	/Field		Name		Туре		Reset	I	Descrip	tion						
3	31:8	r	reserved		RO		0			ed bits re e chang		n indete	erminate	e value,	, and sh	ould
	7:0		PID7		RO		0x00	(GPIO P	eriphera	al ID Re	gister[3	31:24]			

Register 23: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)

Onset 0XFE0																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1 1		1	1											
	reserved																
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
								1					1				
	reserved									PID0							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1	
Bi	t/Field	ld Name			Туре	Reset		Descri	Description								
					.) 0												
	31:8	reserved			RO	0		Reserved bits return an indeterminate value, and should never									
51.0		10001100			i co		0	be cha		lotann				e, and e	noulu	10101	
									ingcu.								
7:0		PID0		RO	0 0x61		GPIO Peripheral ID Register[7:0]										
	1.0	PIDU		RΟ	0 0001												
								Can be used by software to identify the presence of this									
									eral.	,		. ,					
								hh									

April 27, 2007

Register 24: GPIO Peripheral Identification 1(GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1) Offset 0xFE4

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1		1			1	i i	1	i i	i –	i	i i	1	1	
	reserved																
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1			1		1			1		1	1	1			T T		
		reserved							PID1								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Field		Name			Туре	Re	Reset Descri			Description							
31:8		reserved			RO	0			Reserved bits return an indeterminate value, and should ne be changed.								
7:0		PID1		RO	0x00		GPIO Peripheral ID Register[15:8]										
							Can b periph		by softv	vare to	identify	the pre	esence	of this			

Register 25: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)

(Offset 0xI	FE8				1	,										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		I	1	I	1	1	I	rese	rved	1		1	1	I	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		reserved						1	PID2								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	
Bit	t/Field	d Name		Туре	Re	Reset Descri											
31:8		reserved		RO	0			Reserved bits return an indeterminate value, and should never be changed.									
7:0			PID2		RO	0x18		GPIO Peripheral ID Register[23:16]									
								Can be used by software to identify the presence of this peripheral.									

Register 26: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.


GPIO Peripheral Identification 3 (GPIOPeriphID3) Offset 0xFEC

	Offset UXI'	LC														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1		1	•		1		1		i i	1		1	1
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1					1		1		I	I		1	
			rese	ved								PI	D3			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bi	t/Field		Name		Туре	Re	eset	Descri	ption							
:	31:8 reserved RO 0						0	Reserv be cha		s return	an inde	etermina	ate valu	e, and	should	never
	7:0 PID3 RO 0x01					:01	GPIO	Periphe	eral ID F	Registe	r[31:24]					
									e used eral.	by softv	vare to	identify	the pre	esence	of this	

Register 27: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO Primecell Identification 0 (GPIOPCellID0)



Register 28: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

	Offset 0XF	F4														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1		i i	i i		1	1 1							•
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1 1													
				rese	rved							CI	D1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
Bi	t/Field		Name		Туре	Re	set	Descri	ption							
2.					.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			20000	P							
	31:8	r	eserved		RO	(0	Reserv	ved bits	return	an inde	termina	ite valu	e and s	should	never
	01.0		0001104				0	be cha		lotann				o, ana c	noura	
									ingeu.							
	7:0 CID1 RO 0xF0						CDIO	PrimeC		ogistor	15.01					
	7.0 CIDT RO 0XF0								FIIIIEC		eyister	[10.0]				
	Pr									vare a s	standar	d cross-	-periphe	eral ide	ntificati	on
syste																

GPIO Primecell Identification 1 (GPIOPCellID1) Offset 0xFF4

Register 29: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO Primecell Identification 2 (GPIOPCellID2)

(Jffset 0xF	18														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	1		· ·		1	1		1								
l								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ								1							1	
l				rese	erved							CI	D2			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit	/Field		Name		Туре	Re	set	Descri	ntion							
2.			litamo		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		001	Dooon	puon							
	31:8	n	eserved		RO	()	Reserv	ved bits	return	an inde	termina	te valu	e and o	should	never
					i i i	,	,	be cha		return				c, and c	Should	
									ingeu.							
												00.401				
	7:0 CID2 RO 0x05								PrimeC		egister	[23.16]				
								Provid	es softv	vare a s	tandar	d cross	-periphe	eral ide	ntificatio	n
								system					P S. IPIN			
								5,5.51	••							

Register 30: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

	Offset 0XF	re														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			i i					1	i i							
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			г т					1								
				rese	rved							CI	D3			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
Bi	t/Field		Name		Туре	Po	set	Descri	ntion							
DI			Name		Type	i ve	301	Desch	puon							
	31:8	-	aaamuad		RO		0	Deeer	ved bits	roturn	an inda	tormina		o ond a	bould	novor
	51.0	1	eserved		кU	,	J			return	annue	lemma	ite valu	e, anu s	siloulu	lievei
								be cha	angea.							
	7:0 CID3 RO 0xB1 0								PrimeCo	ell ID R	egister	[31:24]				
Provides softwa											tandar	d croce	norinha	aral ida	atificati	on
								systen			stanuar	u 01055	-heuhug		nincali	

GPIO Primecell Identification 3 (GPIOPCellID3) Offset 0xFFC

9 General-Purpose Timers


Programmable timers can be used to count or time external events that drive the Timer input pins. The LM3S328 controller General-Purpose Timer Module (GPTM) contains three GPTM blocks (Timer0, Timer1, and Timer 2). Each GPTM block provides two 16-bit timer/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions. The trigger signals from all of the general-purpose timers are ORed together before reaching the ADC module, so only one timer should be used to trigger ADC events.

The General-Purpose Timer Module is one timing resource available on the Stellaris microcontrollers. Other timer resources include the System Timer (SysTick) (see "System Timer (SysTick)" on page 34) and the PWM timer in the PWM module (see "PWM Timer" on page 319).

The following modes are supported:

- 32-bit Timer modes:
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock using 32.768-KHz input clock
 - Software-controlled event stalling (excluding RTC mode)
- 16-bit Timer modes:
 - General-purpose timer function with an 8-bit prescaler
 - Programmable one-shot timer
 - Programmable periodic timer
 - Software-controlled event stalling
- 16-bit Input Capture modes:
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode:
 - Simple PWM mode with software-programmable output inversion of the PWM signal

9.1 Block Diagram





9.2 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 162), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 163), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 164). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

9.2.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the **GPTM TimerA Interval Load** (**GPTMTAILR**) register (see page 172) and the **GPTM TimerB Interval Load (GPTMTBILR**) register (see page 173). The prescale counters are initialized to 0x00: the **GPTM TimerA Prescale (GPTMTAPR)** register (see page 176) and the **GPTM TimerB Prescale (GPTMTBPR)** register (see page 177).

9.2.2 32-Bit Timer Operating Modes

Note: Both the odd- and even-numbered CCP pins are used for 16-bit mode. Only the even-numbered CCP pins are used for 32-bit mode.

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- **GPTM TimerA Interval Load (GPTMTAILR)** register [15:0], see page 172
- **GPTM TimerB Interval Load (GPTMTBILR)** register [15:0], see page 173
- **GPTM TimerA (GPTMTAR)** register [15:0], see page 180
- GPTM TimerB (GPTMTBR) register [15:0], see page 181

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is: GPTMTBILR [15:0]:GPTMTAILR [15:0]. Likewise, a read access to **GPTMTAR** returns the value: GPTMTBR [15:0]:GPTMTAR [15:0].

9.2.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 163), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 165), the timer begins counting down from its preloaded value. Once the 0x00000000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and output triggers when it reaches the 0x0000000 state. The GPTM sets the TATORIS bit in the **GPTM Raw Interrupt Status (GPTMRIS)** register (see page 169), and holds it until it is cleared by writing the **GPTM Interrupt Clear (GPTMICR)** register (see page 171). If the time-out interrupt is enabled in the **GPTM Interrupt Mask (GPTIMR)** register (see page 167), the GPTM also sets the TATOMIS bit in the **GPTM Masked Interrupt Status (GPTMISR)** register (see page 170).

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x00000000 state, and deasserted on the following clock cycle. It is enabled by setting the TAOTE bit in **GPTMCTL**, and can trigger SoC-level events such as ADC conversions.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is asserted, the timer freezes counting until the signal is deasserted.

9.2.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is loaded with a value of 0x00000001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 174) by the controller.

The input clock on the CCP0, CCP2 or CCP4 pins is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in **GPTMCTL**, the counter starts counting up from its preloaded value of 0x00000001. When the current count value matches the preloaded value in **GPTMTAMATCHR**, it rolls over to a value of 0x0000000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

9.2.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 162). This section describes each of the GPTM 16-bit modes of operation. Timer A and Timer B have identical modes, so a single description is given using an **n** to reference both.

9.2.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale** (**GPTMTnPR**) register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTnILR** and **GPTMTnPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and output triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTIMR**, the GPTM also sets the TnTOMIS bit in **GPTMISR** and generates a controller interrupt.

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x0000 state, and deasserted on the following clock cycle. It is enabled by setting the TnOTE bit in the **GPTMCTL** register, and can trigger SoC-level events such as ADC conversions.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TRSTALL bit in the **GPTMCTL** register is enabled, the timer freezes counting until the signal is deasserted.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 25-MHz clock with Tc=20 ns (clock period).

Prescale	#Clock (T _C) ^a	Max Time	Units
0000000	1	2.6214	mS
0000001	2	5.2428	mS
0000010	3	7.8642	mS
11111100	254	665.8458	mS
1111110	255	668.4672	mS
1111111	256	671.0886	mS

Table 9-1. 16-Bit Timer with Prescaler Configurations

a. T_C is the clock period.

9.2.3.2 16-Bit Input Edge Count Mode

In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the **GPTMTnMR** register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization, the **GPTM Timern Match** (**GPTMTnMATCHR**) register is configured so that the difference between the value in the **GPTMTnILR** register and the **GPTMTnMATCHR** register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked). The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 9-2 shows how input edge count mode works. In this case, the timer start value is set to **GPTMnILR**=0x000A and the match value is set to **GPTMnMATCHR**=0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMnMR** register.




Figure 9-2. 16-Bit Input Edge Count Mode Example

9.2.3.3 16-Bit Input Edge Time Mode

In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of both rising and falling edges. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCTL** register.

Note: Prescaler is not available in 16-Bit Input Edge Time mode.

When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current **Tn** counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 9-3 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).




Figure 9-3. 16-Bit Input Edge Time Mode Example

9.2.3.4 16-Bit PWM Mode

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TNCMR bit to 0x0, and the TnMR field to 0x2.

PWM mode can take advantage of the 8-bit prescaler by using the **GPTM Timern Prescale Register (GPTMTnPR)** and the **GPTM Timern Prescale Match Register (GPTMTnPMR)**. This effectively extends the range of the timer to 24 bits.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTNILR** (and **GPTMTNPR** if using a prescaler) and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 9-4 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML**=0 (duty cycle would be 33% for the **TnPWML**=1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.




Figure 9-4. 16-Bit PWM Mode Example

9.3 Initialization and Configuration

To use the general purpose timers, the peripheral clock must be enabled by setting the GPTM0, GPTM1, and GPTM2 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

9.3.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
 - a. Write a value of 0x1 for One-Shot mode.
 - **b.** Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.
- 7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

9.3.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on its CCP0, CCP2 or CCP4 pins. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the **GPTMCTL** register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x00000000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

9.3.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
 - a. Write a value of 0x1 for One-Shot mode.
 - **b.** Write a value of 0x2 for Periodic mode.
- If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).
- 5. Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the TnTOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 7. Set the TnEN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the TnTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TnTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

9.3.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.

- 4. Configure the type of event(s) that the timer captures by writing the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TREN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the **GPTM Interrupt Clear (GPTMICR)** register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat steps 4-9.

9.3.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the TnEVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the TnEN bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- Poll the CnERIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnECINT bit of the GPTM Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the GPTM Timern (GPTMTnR) register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

9.3.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, set the TnAMS bit to 0x1, the TNCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.

- 7. If a prescaler is going to be used, configure the GPTM Timern Prescale (GPTMTnPR) register and the GPTM Timern Prescale Match (GPTMTnPMR) register.
- 8. Set the TREN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

9.4 Register Map

Table 9-1 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer0: 0x40030000
- Timer1: 0x40031000
- Timer2: 0x40032000

Table 9-2. GPTM Register Ma	ąp	
-----------------------------	----	--

Offset	Name	Reset	Туре	Description	See page
0x000	GPTMCFG	0x0000000	R/W	Configuration	162
0x004	GPTMTAMR	0x0000000	R/W	TimerA mode	163
0x008	GPTMTBMR	0x00000000	R/W	TimerB mode	164
0x00C	GPTMCTL	0x00000000	R/W	Control	165
0x018	GPTMIMR	0x00000000	R/W	Interrupt mask	167
0x01C	GPTMRIS	0x00000000	RO	Interrupt status	169
0x020	GPTMMIS	0x00000000	RO	Masked interrupt status	170
0x024	GPTMICR	0x00000000	W1C	Interrupt clear	171
0x028	GPTMTAILR	0x0000FFFF ^a 0xFFFFFFFF	R/W	TimerA interval load	172
0x02C	GPTMTBILR	0x0000FFFF	R/W	TimerB interval load	173
0x030	GPTMTAMATCHR	0x0000FFFF ^a 0xFFFFFFFF	R/W	TimerA match	174
0x034	GPTMTBMATCHR	0x0000FFFF	R/W	TimerB match	175
0x038	GPTMTAPR	0x00000000	R/W	TimerA prescale	176
0x03C	GPTMTBPR	0x00000000	R/W	TimerB prescale	177
0x040	GPTMTAPMR	0x00000000	R/W	TimerA prescale match	178
0x044	GPTMTBPMR	0x0000000	R/W	TimerB prescale match	179

Table 9-2. GPTM Register Map (Continued)

Offset	Name	Reset	Туре	Description	See page
0x048	GPTMTAR	0x0000FFFF ^a 0xFFFFFFFF	RO	TimerA	180
0x04C	GPTMTBR	0x0000FFFF	RO	TimerB	181

a. The default reset value for the **GPTMTAILR**, **GPTMTAMATCHR**, and **GPTMTAR** registers is 0x0000FFFF when in 16-bit mode and 0xFFFFFFFF when in 32-bit mode.

9.5 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

	GPTM (Offset 0x0	-	ration (G	PTMC	FG)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					1 1		1	rese	rved						I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		1 1		reserved	I							GPTMCF	G
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
:	t/Field 31:3	re	Name eserved		Type RO		eset 0	be cha	ved bits inged.		an inde	termina	te valu	e, and	should I	never
	2:0 GPTMCFG R/W						0	0x0: 3 0x1: 3 0x2: R	eserveo	ier conf al-time d d.	-	on. RTC) co	unter co	onfigura	ation.	
									eserveo							
0x4-0x7: 16-bit timer configuration, function 1:0 of GPTMTAMR and GPTMTBMR .												n is con	trolled b	by bits		

April 27, 2007

Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

(Offset 0x0			51 1111	,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	rese	rved	1			I	I	TAAMS	TACMR	TA	MR
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	/Field		Name		Туре	Re	eset	Descri	ption							
3	31:4	re	eserved	I	RO		0	Reserv be cha		return	an inde	termin	ate valu	e, and sl	hould	never
	3	٦	FAAMS		R/W		0	GPTM	TimerA	Altern	ate Mo	de Sele	ect			
								0: Cap	ture mo	ode is e	nabled.					
1: PWM mode is enabled.																
								Note:			WM mo	-		also clea	ir the s	FACMR
	2	٦	TACMR		R/W		0	GPTM	TimerA	. Captu	ire Mod	е				
								0: Edg	e-Coun	t mode						
								1: Edg	e-Time	mode.						
	1:0		TAMR		R/W		0	GPTM	Timer/	Mode						
								0x0: R	eserve	d.						
								0x1: O	ne-Sho	t Timer	mode.					
								0x2: P	eriodic	Timer r	node.					
								0x3: C	apture	mode.						
													mer con 16-or 32	figuratior 2-bit).	n defin	ed by
									it timer for Tin	•	uration,	TAMR	controls	the 16-t	oit time	er
									oit timer					ontrols th	ne moo	de and

GPTM TimerA Mode (GPTMTAMR)

GPTM TimerB Mode (GPTMTBMR)

Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

Offset 0x008																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	· · · · ·					ľ		reser	rved			'			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1 1	reser	rved	1 1				1	TBAMS	TBCMR	TB	MR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
10000	0	0	Ū	0	Ū	0	0	0	0	0	0	0	0	0	0	0
Bit	/Field		Name		Туре	Re	eset	Descri	ption							
:	31:4	re	eserved		RO		0	Reser\ be cha		return	an inde	termina	ate valu	e, and s	hould r	never
	3	٦	FBAMS		R/W	(0	GPTM	TimerE	8 Altern	ate Mo	de Sele	ect			
								0: Cap	ture mo	ode is e	nabled.					
								1: PW	M mode	e is ena	bled.					
								Note:		nable P nd set t		-		also clea	nr the 🛛	BCMR
	2	г	BCMR		R/W	(0	GPTM	TimerE	8 Captu	re Mod	е				
								0: Edg	e-Coun	t mode						
								1: Edg	e-Time	mode.						
	1:0		TBMR		R/W	(0	GPTM	TimerE	8 Mode						
								0x0: R	eserve	d.						
								0x1: O	ne-Sho	t Timer	mode.					
								0x2: P	eriodic	Timer n	node.					
								0x3: C	apture	mode.						
										de is ba GPTM			ner confi	guration	define	ed by
									it timer for Tim		uration,	these	bits con	trol the 1	6-bit t	mer
										configu MR is ເ		this re	gister's	contents	are ig	nored

Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger. The output trigger can be used to initiate transfers on the ADC module.

	JP I M Offset 0x		(GPTMC	IL)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ		1			1		1	rese	rved	1 1				1	1 1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	res	TBPWML	TBOTE	res	TBEV	ENT	TBSTALL	TBEN	res	TAPWML	TAOTE	RTCEN	TAEV	I /ENT	TASTALL	TAEN
Type Reset	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit	/Field		Name		Туре	R	eset	Descri	ption							
3	1:15	re	eserved		RO		0	Reser be cha		s return :	an inde	eterminat	te valu	e, and	should r	never
	14	Т	BPWML		R/W		0	GPTM	Timerl	B PWM	Output	Level				
								0: Out	put is u	naffecte	ed.					
								1: Out	put is ir	nverted.						
	13 TBOTE R/W 0 GPTM TimerB Output Trigger Enable															
	0: The output TimerB trigger is disabled.															
	1: The output TimerB trigger is enabled.															
	12	re	eserved		RO		0	Reser be cha		s return :	an inde	termina	te valu	e, and	should r	never
1'	1:10	TE	BEVENT	Γ	R/W		0	GPTM	Timerl	B Event	Mode					
								00: Po	sitive e	edge.						
								01: Ne	gative	edge.						
								10: Re	eserved	l.						
								11: Bo	th edge	es.						
	9	Т	BSTALL		R/W		0	GPTM	Timerl	B Stall E	nable					
								0: Tim	erB sta	lling is c	lisableo	d.				
								1: Tim	erB sta	lling is e	enabled	l.				
	8		TBEN		R/W		0	GPTM	Timerl	B Enable	е					
								0: Tim	erB is o	disabled						
												gins cou ICFG re			capture l	ogic is
	7	r	eserved		RO		0	Reser be cha		s return a	an inde	etermina	te valu	e, and	should r	never

GPTM Control (GPTMCTL)

Bit/Field	Name	Туре	Reset	Description
6	TAPWML	R/W	0	GPTM TimerA PWM Output Level 0: Output is unaffected. 1: Output is inverted.
5	TAOTE	R/W	0	GPTM TimerA Output Trigger Enable 0: The output TimerA trigger is disabled. 1: The output TimerA trigger is enabled.
4	RTCEN	R/W	0	GPTM RTC Enable 0: RTC counting is disabled. 1: RTC counting is enabled.
3:2	TAEVENT	R/W	0	GPTM TimerA Event Mode 00: Positive edge. 01: Negative edge. 10: Reserved. 11: Both edges.
1	TASTALL	R/W	0	GPTM TimerA Stall Enable 0: TimerA stalling is disabled. 1: TimerA stalling is enabled.
0	TAEN	R/W	0	 GPTM TimerA Enable 0: TimerA is disabled. 1: TimerA is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.

Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

	GPTM Offset 0x		rupt N	Mask (C	PTM	IIMR)													
_	31	30)	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		<u> </u>				·		<u>'</u>	reser	ved				•					
ype eset	RO 0	RC 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
_	15	14		13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		'	re	eserved		•	CBEIM	CBMIN	І ТВТОІМ		rese	rved		RTCIM	CAEIM	CAMIM	ΤΑΤΟΙ		
ype eset	RO 0	RC 0		RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0		
Bit	/Field		N	ame		Туре	R	eset	Descrip	otion									
3	1:11		res	erved		RO		0	Reserv be cha		return	an inc	letermi	nate valu	ie, and	should	never		
	10		CI	BEIM		R/W		0	GPTM	Captur	eB Eve	ent Inte	errupt N	/lask					
										rupt is	disable	d.							
								1:		rupt is	enable	d.							
	9		CE	BMIM		R/W		0	GPTM	Captur	eB Mat	ch Int	errupt I	Mask					
									0: Interrupt is disabled.										
									1: Inter	rupt is	enable	d.							
	8		ΤВ	TOIM		R/W		0	GPTM	TimerE	3 Time-	Out In	terrupt	Mask					
									0: Inter	•									
									1: Inter	rupt is	enable	d.							
-	7:4		res	erved		RO		0	Reserv be cha		return	an inc	letermi	nate valu	ie, and	should	never		
	3		R	ТСІМ		R/W		0	GPTM	RTC Ir	nterrupt	Mask	Ĩ						
									0: Inter	rupt is	disable	d.							
									1: Inter	rupt is	enable	d.							
	2		C	AEIM		R/W		0	GPTM	Captur	eA Eve	ent Inte	errupt N	/lask					
									0: Inter	-									
									1: Inter	rupt is	enable	d.							

Bit/Field	Name	Туре	Reset	Description
1	CAMIM	R/W	0	GPTM CaptureA Match Interrupt Mask 0: Interrupt is disabled. 1: Interrupt is enabled.
0	ΤΑΤΟΙΜ	R/W	0	GPTM TimerA Time-Out Interrupt Mask 0: Interrupt is disabled. 1: Interrupt is enabled.

Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

	Offset 0x0	1C	-			<i>.</i>															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
	· ·				•	•	•	reser	rved	•		l	1	1	•						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
			reserved		'	CBERIS	CBMRIS	TBTORIS		rese	rved	I	RTCRIS	CAERIS	CAMRIS	TATORIS					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0					
Bi	t/Field		Name		Туре	Re	eset	Descri	ption												
3	31:11	r	eserved		RO		0	Reserv be cha		s return	an inde	termina	ate valu	e, and s	should	never					
	10	C	CBERIS		RO		0	GPTM CaptureB Event Raw Interrupt													
									This is the CaptureB Event interrupt status prior to masking.												
	9	C	BMRIS		RO		0	GPTM	Captu	reB Mat	ch Raw	Interru	upt								
								This is	the Ca	aptureB	Match i	nterrup	ot status	s prior to	o maski	ng.					
	8	Т	BTORIS		RO		0	GPTM TimerB Time-Out Raw Interrupt													
								This is the TimerB time-out interrupt status prior to masking.													
	7:4	r	eserved		RO		0	Reserv be cha		s return	an inde	termina	ate valu	e, and s	should	never					
	3	F	RTCRIS		RO		0	GPTM	RTC F	Raw Inte	rrupt										
								This is the RTC Event interrupt status prior to masking.													
	2	(CAERIS		RO		0	GPTM	Captu	reA Eve	nt Raw	Interru	pt								
								This is the CaptureA Event interrupt status prior to masking.								ng.					
	1	C	CAMRIS		RO		0	GPTM	Captu	reA Mat	ch Raw	Interru	upt								
								This is	the Ca	aptureA	Match i	nterrup	ot status	s prior to	o maski	ng.					
	0	Т	ATORIS		RO		0	GPTM	Timer	A Time-	Out Rav	v Interr	upt								
								This th	e Time	erA time	-out inte	errupt s	tatus pi	rior to m	nasking						

GPTM Raw Interrupt Status (GPTMRIS)

Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

	Offset 0x0	20	1			,													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	'				'	'	'	reser	rved	'	'	'	'	'		'			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		14	13 1	12					/	•	•	4							
Туре	RO	RO	reserved	RO	RO	CBEMIS	CBMMIS RO	TBTOMIS RO	RO	RO	rved RO	RO	RTCMIS RO	CAEMIS RO	CAMMIS RO	TATOMIS RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
Bi	t/Field		Name		Туре	Re	eset	Descri	ption										
3	31:11	r	eserved		RO		0			return	an inde	termina	ate valu	e, and s	should	never			
								be cha	nged.										
	10	C	CBEMIS		RO		0	GPTM	Captu	reB Eve	ent Mas	ked Inte	errupt						
							Т		the Ca	ptureB	event i	nterrup	t status	after m	asking.				
	9	C	BMMIS		RO		0 0		Captu	reB Mat	ch Mas	ked Int	errupt						
								This is the CaptureB match interrupt status after masking.											
	8	т	BTOMIS	;	RO		0	GPTM TimerB Time-Out Masked Interrupt											
	U		Browne		no		Ū	This is the TimerB time-out interrupt status after masking.											
												-			-				
	7:4	r	eserved		RO		0	Reserv be cha		return	an inde	termina	ate valu	e, and s	should	never			
	0	-			50		•		-										
	3	ŀ	RTCMIS		RO		0			lasked									
								This is	the RT	C even	t interru	upt stat	us after	maskin	g.				
	2	C	CAEMIS		RO		0	GPTM	Captu	reA Eve	ent Mas	ked Inte	errupt						
								This is	the Ca	ptureA	event i	nterrup	t status	after m	asking.				
	1	C	CAMMIS		RO		0	GPTM	Captu	reA Mat	ch Mas	ked Int	errupt						
								This is	the Ca	ptureA	match	interrup	ot status	after m	nasking				
	0	Т	ATOMIS		RO		0	GPTM	Timer	A Time-	Out Ma	sked In	terrupt						
			-		-								•	after m	askino				
																-			

Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	'				1	•		reser	ved	l	•		1	•	•	•		
	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			reserved			CBECINT	CBMCIN	I TBTOCIN		rese	erved		RTCCINT	CAECINT	CAMCINT	ΤΑΤΟ		
	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W10 0		
Bit/Fi	eld		Name		Туре	R	eset	Descri	otion									
31:1	11	re	eserved		RO		0	Reserv be cha		return	an inde	termin	ate valu	e, and	should	neve		
10)	С	BECIN	Г	W1C		0	GPTM	Captur	eB Eve	ent Inter	rupt C	ear					
								0: The	interru	ot is un	affected	ł.						
								1: The	interru	ot is cle	ared.							
9		CI	BMCIN	Г	W1C		0	GPTM	Captur	eB Mat	tch Inter	rrupt C	lear					
								0: The	interru	ot is un	affected	ł.						
								1: The	interru	ot is cle	eared.							
8		TB	TOCIN	т	W1C		0	GPTM	TimerE	3 Time-	Out Inte	errupt (Clear					
								0: The interrupt is unaffected.										
								1: The	interru	ot is cle	eared.							
7:4	1	re	eserved		RO		0	Reserv be cha		return	an inde	termin	ate valu	e, and	should	neve		
3		R	TCCIN	Г	W1C		0	GPTM	RTC Ir	nterrupt	Clear							
								0: The	interru	ot is un	affected	ł.						
								1: The	interru	ot is cle	eared.							
2		C	AECIN	Г	W1C		0	GPTM	Captur	eA Eve	ent Inter	rupt C	ear					
								0: The	interru	ot is un	affected	ł.						
								1: The	interru	ot is cle	ared.							
1		C	AMCIN	Г	W1C		0	GPTM	Captur	eA Ma	tch Raw	/ Interr	upt					
								This is the CaptureA match interrupt status after masking.										
0		TA	TOCIN	т	W1C		0	GPTM TimerA Time-Out Raw Interrupt										
								0: The interrupt is unaffected.										

Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028

This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM TimerB Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

	Offset 0x0	J28														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I		I	I	I	I	TAI	l LRH		I	I	I	I	I	1
Type Reset	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								TA	LRL							
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1

GPTM TimerA Interval Load (GPTMTAILR)

Offset 0x028

1/0 = 1 if timer is configured in 32-bit mode; 0 if timer is configured in 16-bit mode.

Bit/Field	Name	Туре	Reset	Description
31:16	TAILRH	R/W	0xFFFF	GPTM TimerA Interval Load Register High
			(32-bit mode) 0x0000	When configured for 32-bit mode via the GPTMCFG register, the GPTM TimerB Interval Load (GPTMTBILR) register loads this value on a write. A read returns the current value of GPTMTBILR .
			(16-bit mode)	In 16-bit mode, this field reads as 0 and does not have an effect on the state of GPTMTBILR .
15:0	TAILRL	R/W	0xFFFF	GPTM TimerA Interval Load Register Low
				For both 16- and 32-bit modes, writing this field loads the counter for TimerA. A read returns the current value of GPTMTAILR .

Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.

	Offset 0x0	12C														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•		i	1		1				1	1	1		
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I	I	I	1		TBI	LRL		I	1	1	I	1	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bi	t/Field		Name		Туре	Re	eset	Desc	ription							
3	81:16	re	eserved	1	RO		0		rved bit anged.	s returr	n an ind	etermir	nate val	ue, and	should	never
	15:0	-	FBILRL		R/W	0xF	FFF	GPT	A Timer	B Inter	val Loa	d Regis	ster			
								this fi	eld upd	ates G l	ртмтв	ILR. In	l as a 32 32-bit i ent valu	node, v	vrites a	re

GPTM TimerB Interval Load (GPTMTBILR) Offset 0x02C

Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

Offset 0x0	30														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					I I		TAI	MRH		I I			•	Į	1
R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				•			TA	MRL					•		•
R/W 1	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	31 R/W 1/0 15	R/W R/W 1/0 1/0 15 14	31 30 29 R/W R/W R/W 1/0 1/0 1/0 15 14 13	31 30 29 28 R/W R/W R/W R/W 1/0 1/0 1/0 1/0 15 14 13 12	31 30 29 28 27 R/W R/W R/W R/W R/W R/W 1/0 1/0 1/0 1/0 1/0 1/0 15 14 13 12 11 1	31 30 29 28 27 26 I </td <td>31 30 29 28 27 26 25 I<</td> <td>31 30 29 28 27 26 25 24 I I I I I I I I I I I I III III IIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII</td> <td>31 30 29 28 27 26 25 24 23 I I I I I I I I R/W R/W R/W R/W R/W R/W R/W R/W 1/0 1/0 1/0 1/0 1/0 1/0 1/0 15 14 13 12 11 10 9 8 7 I I I I I I I I TAMRL</td> <td>31 30 29 28 27 26 25 24 23 22 I I I I I I I I I R/W R/W R/W R/W R/W R/W R/W R/W I/0 I/0 10 1/0 1/0 1/0 1/0 1/0 1/0 I/0 I/0 15 14 13 12 11 10 9 8 7 6 I I I I I I I I I I5 14 13 12 11 10 9 8 7 6 I I I I I I I I I I</td> <td>31 30 29 28 27 26 25 24 23 22 21 I I I I I I I I I R/W R/W R/W R/W R/W R/W R/W R/W R/W I/0 I/0 I/0 15 14 13 12 11 10 9 8 7 6 5 I I I I I I I I I I5 14 13 12 11 10 9 8 7 6 5 I I I I I I I I I I5 14 13 12 11 10 9 8 7 6 5 I I I I I I I I I I I5 14 13 12 I I I I I I I I I I I I I I I6 I7 I7 I7 I7 I7 I7 I7 </td> <td>31 30 29 28 27 26 25 24 23 22 21 20 Image: Constraint of the state of the sta</td> <td>31 30 29 28 27 26 25 24 23 22 21 20 19 I I I I I I I I I I I R/W I/0 I/0</td> <td>31 30 29 28 27 26 25 24 23 22 21 20 19 18 Image: Image</td> <td>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 Image: Strain Str</td>	31 30 29 28 27 26 25 I<	31 30 29 28 27 26 25 24 I I I I I I I I I I I I III III IIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	31 30 29 28 27 26 25 24 23 I I I I I I I I R/W R/W R/W R/W R/W R/W R/W R/W 1/0 1/0 1/0 1/0 1/0 1/0 1/0 15 14 13 12 11 10 9 8 7 I I I I I I I I TAMRL	31 30 29 28 27 26 25 24 23 22 I I I I I I I I I R/W R/W R/W R/W R/W R/W R/W R/W I/0 I/0 10 1/0 1/0 1/0 1/0 1/0 1/0 I/0 I/0 15 14 13 12 11 10 9 8 7 6 I I I I I I I I I I5 14 13 12 11 10 9 8 7 6 I I I I I I I I I I	31 30 29 28 27 26 25 24 23 22 21 I I I I I I I I I R/W R/W R/W R/W R/W R/W R/W R/W R/W I/0 I/0 I/0 15 14 13 12 11 10 9 8 7 6 5 I I I I I I I I I I5 14 13 12 11 10 9 8 7 6 5 I I I I I I I I I I5 14 13 12 11 10 9 8 7 6 5 I I I I I I I I I I I5 14 13 12 I I I I I I I I I I I I I I I6 I7 I7 I7 I7 I7 I7 I7	31 30 29 28 27 26 25 24 23 22 21 20 Image: Constraint of the state of the sta	31 30 29 28 27 26 25 24 23 22 21 20 19 I I I I I I I I I I I R/W I/0 I/0	31 30 29 28 27 26 25 24 23 22 21 20 19 18 Image: Image	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 Image: Strain Str

GPTM TimerA Match (GPTMTAMATCHR)

1/0 = 1 if timer is configured in 32-bit mode; 0 if timer is configured in 16-bit mode.

Bit/Field	Name	Туре	Reset	Description
31:16	TAMRH	R/W	0xFFFF	GPTM TimerA Match Register High
			(32-bit mode) 0x0000	When configured for 32-bit Real-Time Clock (RTC) mode via the GPTMCFG register, this value is compared to the upper half of GPTMTAR , to determine match events.
			(16-bit mode)	In 16-bit mode, this field reads as 0 and does not have an effect on the state of GPTMTBMATCHR .
15:0	TAMRL	R/W	0xFFFF	GPTM TimerA Match Register Low
				When configured for 32-bit Real-Time Clock (RTC) mode via the GPTMCFG register, this value is compared to the lower half of GPTMTAR , to determine match events.
				When configured for PWM mode, this value along with GPTMTAILR , determines the duty cycle of the output PWM signal.
				When configured for Edge Count mode, this value along with GPTMTAILR , determines how many edge events are counted. The total number of edge events counted is equal to the value in GPTMTAILR minus this value.

Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034


This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

	Offset 0x0	34	29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO 0														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
					· ·		1	rese	rved		•	•	1	•	•		
Type Reset	RO 0	RO 0															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	TBMRL																
Type Reset	R/W 0	R/W 0															
3	t/Field 31:16 15:0	re	Name eserved FBMRL		Type RO R/W		eset 0 FFFF	Rese be ch	anged.			etermin ster Low		ue, and	should	l never	
								When configured for PWM mode, this value along with GPTMTBILR , determines the duty cycle of the output PWM signal. When configured for Edge Count mode, this value along with GPTMTBILR , determines how many edge events are counted. The total number of edge events counted is equal to the value in GPTMTBILR minus this value.									

GPTM TimerB Match (GPTMTBMATCHR)

Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers.




Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the 16-bit timers.

GPTM TimerB Prescale (GPTMTBPR) Offset 0x03C																		
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	reserved													•				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reset																		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved								TBPSR									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit	Bit/Field		Name		Туре	Reset		Description										
31:8		reserved			RO	0			Reserved bits return an indeterminate value, and should never be changed.									
7:0		TBPSR			R/W	0		GPTM TimerB Prescale										
								The register loads this value on a write. A read returns the current value of this register.										
									Refer to Table 9-1 on page 154 for more details and an example.									


Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register effectively extends the range of **GPTMTAMATCHR** to 24 bits.



Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044


This register effectively extends the range of GPTMTBMATCHR to 24 bits.



GPTM TimerB Prescale Match (GPTMTBPMR)

Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.



Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

	GPTM 7 Offset 0x0		(GPTM	FBR)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		1			rese	rved		I					I
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					•			TB	RL		1					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
TBRL Type RO RO																
3	1:16	r	eserved		RO		0		ved bits anged.	s return	an inde	etermina	ate valu	ie, and	should	never
	15:0		TBRL		RO	0xF	FFF	GPTM	1 TimerE	3						
								Regis	ter, exc	ept in I	nput Ec	alue of t Ige Cou e event	nt mod			

April 27, 2007

10 Watchdog Timer


A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.

The Stellaris Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, a locking register, and user-enabled stalling.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

10.1 Block Diagram





lden	tification Regist	ters
WDTPCellID0	WDTPeriphID0	WDTPeriphID4
WDTPCellID1	WDTPeriphID1	WDTPeriphID5
WDTPCellID2	WDTPeriphID2	WDTPeriphID6
WDTPCellID3	WDTPeriphID3	WDTPeriphID7

10.2 Functional Description

The Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register. Once the Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the **WDTLOAD** register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

10.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the **WDTLOAD** register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the **WDTCTL** register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACCE551.

10.4 Register Map

Table 10-1 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x40000000.

Offset	Name	Reset	Туре	Description	See page
0x000	WDTLOAD	0xFFFFFFFF	R/W	Load	185
0x004	WDTVALUE	0xFFFFFFFF	RO	Current value	186
0x008	WDTCTL	0x0000000	R/W	Control	187

Table 10-1. WDT Register Map

Offset	Name	Reset	Туре	Description	See page
0x00C	WDTICR	-	WO	Interrupt clear	188
0x010	WDTRIS	0x00000000	RO	Raw interrupt status	189
0x014	WDTMIS	0x00000000	RO	Masked interrupt status	190
0x418	WDTTEST	0x00000000	R/W	Watchdog stall enable	192
0xC00	WDTLOCK	0x00000000	R/W	Lock	191
0xFD0	WDTPeriphID4	0x00000000	RO	Peripheral identification 4	193
0xFD4	WDTPeriphID5	0x00000000	RO	Peripheral identification 5	194
0xFD8	WDTPeriphID6	0x00000000	RO	Peripheral identification 6	195
0xFDC	WDTPeriphID7	0x00000000	RO	Peripheral identification 7	196
0xFE0	WDTPeriphID0	0x00000005	RO	Peripheral identification 0	197
0xFE4	WDTPeriphID1	0x00000018	RO	Peripheral identification 1	198
0xFE8	WDTPeriphID2	0x00000018	RO	Peripheral identification 2	199
0xFEC	WDTPeriphID3	0x00000001	RO	Peripheral identification 3	200
0xFF0	WDTPCellID0	0x000000D	RO	PrimeCell identification 0	201
0xFF4	WDTPCellID1	0x000000F0	RO	PrimeCell identification 1	202
0xFF8	WDTPCellID2	0x00000005	RO	PrimeCell identification 2	203
0xFFC	WDTPCellID3	0x000000B1	RO	PrimeCell identification 3	204


 Table 10-1.
 WDT Register Map (Continued)

10.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.


Register 1: Watchdog Load (WDTLOAD), offset 0x000

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x00000000, an interrupt is immediately generated.



Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.



Register 3: Watchdog Control (WDTCTL), offset 0x008

This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (upon second time-out) or an interrupt on time-out.


When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

	Offset 0x	4008														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					1	1		rec	erved	1	1	1	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1 1			1	i			1	1	i	1	1	1	D.D.G.D.L	
l			rese												RESEN	INTEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
D .1					T											
BIt	Field	N	lame		Туре		Reset		Descri	ption						
3	1:2	reg	served		RO		0		Reserv	ed hits	return	an inde	etermina	ite valu	and s	hould
Ū		100			110		Ũ			be chan		annae		to value	o, and o	nould
											0					
	1	R	ESEN		R/W		0		Watch	dog Res	set Ena	able				
									0: Disa	bled.						
									1: Ena	ble the	Watch	dog mo	dule res	et outp	ut.	
	0	IN	NTEN		R/W		0		Watch	dog Inte	rrunt F	nable				
	0				10.00		0			-	-					
													once thi	s bit is s	set, it ca	in only
									be clea	ared by	a hard	ware re	set)			
									1: Inter	rrupt ev	ent ena	abled. C	Once en	abled, a	all writes	s are
									ignored	d.						

Watchdog Control (WDTCTL)

Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.



Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010


This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

(Offset 0x	010	-													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1			1		ſ	res	erved					1		1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1 1	reser	rved	1		I		1					1		WDTRIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/	Field	Ν	lame		Туре		Reset		Descrip	otion						
3	1:1	res	served		RO		0		Reserv never b			n indet	ermina	te value	, and s	should
	0									he raw		-		o maskii	ng) of	
									WDTIN	IR.						

Watchdog Raw Interrupt Status (WDTRIS)

Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.



Register 7: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACCE551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x00000001 (when locked; otherwise, the returned value is 0x00000000 (unlocked)).

	Watchc Offset 0x	log Lock ^{C00}	(WDTI	LOCK)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1 1			I	I	1 1	WE	TLock	i	I	I	I	I	Î	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1			T	I	1 1	WE) TLock	I	I	1	1	I	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/	Field	Ν	lame		Туре		Reset		Descrip	otion						
3	1:0	WE	DTLock		R/W		0x0000		Watchc	log Loc	:k					
									A write register reapplie	rs for w	rite acc	ess. A	write of	any oth	ner valu	ie
									A read	of this	register	returns	s the fol	llowing	values:	

Locked: 0x0000001

Unlocked: 0x0000000

Register 8: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

		log Test	(WDTT	TEST)												
(Offset 0x	418														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				'	'			res	erved		•			'	•	' I
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
100001	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1		reserved	1	1		STALL		1	1	rese		1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/	Field	Ν	lame		Туре		Reset		Descrip	otion						
31:9 reserved RO 0 F								ved bits be chan		an indet	ermina	te value	e, and s	hould		
	8	S	TALL		R/W		0		Watcho	dog Stal	ll Enabl	е				
									with a c the mic	debugge	er, the v oller is	Stellaris vatchdo restarte	g timer	stops c	ounting	. Once
7	7 :0	re	served		RO		0			ved bits be chan		an indet	ermina	te value	e, and s	hould

Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

	Watchd	og Perip	heral Id	entifica	tion 4 (V	NDIPe	riphID4)									
(Offset 0xF	FD0														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1 1		1	1	1	1 1		1	1	1	1	1	1	1	1
								res	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Г		I I		I	1	1	1 1			1	1	1	1	1	1	
			rese	rved								PI	D4			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D:+/					T		Deeet		Deseri	- 41						
BIt/	Field	N	lame		Туре		Reset		Descri	otion						
-									_							
3	1:8	res	served		RO		0					an indef	termina	ate valu	e, and s	should
									never b	be chan	ged.					
7	7:0	F	PID4		RO		0x00		WDT F	Peripher	al ID F	Register[7:0]			

Watchdog Peripheral Identification 4 (WDTPeriphID4)

Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

	Watcho Offset 0x	log Perip FD4	heral Ide	entifica	tion 5 (V	WDTPei	riphID5)									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			1	1	1 1	*20	erved	1	1			1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I I		1	1	1 1			1	1	1		1	1	
			resei	rved								PI	D5			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/	Field	٢	Name		Туре		Reset		Descri	ption						
3	1:8	re	served		RO		0			/ed bits be chan		an indet	ermina	te value	e, and s	should
7	7:0	l	PID5		RO		0x00		WDT F	Peripher	al ID R	egister[15:8]			

April 27, 2007

Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.


\	Watchd	og Perip	heral Id	entifica	tion 6 (V	VDTPer	iphID6)										
C	Offset 0xF	D8															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Г					1	1	1 1		1	1	I			1	1	1	
								res	erved								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Г		· · · ·					1 1			1	1			1			
			rese	rved								PII	D6				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/I	Field	N	lame		Туре		Reset		Descrip	ntion							
Divi			anne		Type		10000		Beeein	50011							
3.	1:8	reg	served		RO		0		Reserv	ed hits	return a	n indet	ermina	te value	ands	hould	
0	1.0	100	Scivea		i co		U			be chan			cimina		, and 5	noula	
									never t		ycu.						
7	:0		PID6		RO		0x00		WDT F	Orinhor		aistorľ	22.161				
1	.0	F	-100		κU		0,000			enpher		gister	23.10]				

Watchdog Perinheral Identification 6 (WDTPerinhID6)

Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

	Watchd Offset 0xF	0 1	heral Ide	entifica	tion 7 (WDTPe	riphID7)									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1 1	1		1	I	1 1	rese	erved	1				I	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		· · ·	reser	ved	1	1	1 1			I		PI	D 7	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset Bit/	° Field	° N	° lame	0	Туре	0	° Reset	0	0 Descrip	otion	0	0	0	0	0	0
3	1:8	res	served		RO		0			ved bits be chan		an indet	ermina	te value	e, and s	hould
7	7:0	F	PID7		RO		0x00		WDT F	Peripher	al ID R	egister[31:24]			

Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0



Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

	Watch	•	ipheral Ic	lentifica	tion 1 (V	WDTPer	riphID1)									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1	1	1	1	1	1 1	res	erved	1	1			I	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			res	erved						•	•	PI	D1	•	•	.
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bit/	Field		Name		Туре		Reset		Descri	ption						
3	1:8	r	reserved		RO		0			ved bits be char	return a nged.	an indet	ermina	te value	e, and s	hould
7	7 :0		PID1		RO		0x18		Watch	dog Pei	ripheral	ID Regi	ster[15	:8]		

Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

1	Watchd	og Perip	heral Id	entificat	tion 2 (V	VDTPer	iphID2)									
0	Offset 0xF	E8														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Г					1		1 1		1	1				1		
								res	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Г		· · · ·			1		і I			1				1		
			rese	rved								PII	02			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Di+/	Field	Ν	lame		Tuno		Reset		Descrip	otion						
DIVI	Field		lame		Туре		Resei		Descrip	JUON						
2	1.0		on od				0		Decen	ad hita	roturn c	n indat	ormino	to volue		hould
3	1:8	res	served		RO		0					an indet	ermina	te value	e, and s	nouia
									never b	be chan	gea.					
_		-			50		0 40							4.01		
7	:0	ŀ	PID2		RO		0x18		Watcho	log Per	ipheral	ID Regi	ster[23	:16]		

Watchdog Perinheral Identification 2 (WDTPerinhID2)

Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

	Watchdo Offset 0xF	e 1	heral Ide	ntifica	tion 3 (V	WDTPer	riphID3)									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[I	1		1	1	1 1	res	erved	1		1		I	•	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ſ	reser	ved	1	1	1 1			1		PI	D3	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset Bit/	° Field	° N	° lame	0	туре	0	° Reset	0	⁰ Descri	option	0	0	0	0	0	I
3	1:8	res	served		RO		0			/ed bits be chan		an indet	ermina	te value	e, and s	hould
7	7 :0	F	PID3		RO		0x01		Watch	dog Peri	ipheral	ID Regi	ster[31	:24]		

Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

	i atene	105 1 1111		minuti	011 0 ()		(mbo)									
(Offset 0x	FF0														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1					1 1		1							
								res	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ		1 1				1	1 1				I			1		
				reser	rved							CI	D0			
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Dit/	Field	N	lame		Tuno		Reset		Descrip	tion						
DIV	rielu	P	Name		Туре		Resei		Descrip	non						
2	1.0		oon ood				0		Decen	ad bita	roturn c	n indat	ormino	to volue	anda	hould
3	1:8	re	served		RO		0					an maei	emina	te value	e, and s	nouia
									never b	e chan	gea.					
_											.			-		
7	':0	(CID0		RO		0x0D		Watchc	log Prir	neCell I	D Regis	ster[7:0)]		

Watchdog Primecell Identification 0 (WDTPCellID0)

Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

	Watch Offset 0:	•	rime	cell Id	entificat	ion 1 (V	WDTPC	ellID1)									
	31	30)	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1	1	1	1	1	l amrad	1	1	1 1		1	1	1
I									res	erved							
Туре	RO	R		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		1	1	1	1	1		1	1	1 1		1	1	
					rese	erved							CII	D1			
Туре	RO	R	С	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0		0	0	0	0	0	0	1	1	1	1	0	0	0	0
Bit/			N	ame		Туре		Reset		Descri	ption						
3	1:8		res	erved		RO		0			ved bits be chan		an indet	ermina	ite value	e, and s	should
7	7:0		С	ID1		RO		0xF0		Watch	dog Prir	meCell	ID Regis	ster[15	:8]		

April 27, 2007

Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

'	watchd	og Prime	ecell Ide	ntificati	on 2 (v	VDIPCO	emdz)									
(Offset 0xF	F8														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Г	1		1			1	1 1		1	1	1	i i	i i	1	1	
								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Г						1	1 1	-		1	1	· ·	-	1		<u> </u>
				rese	rved							CI	D2			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit/	Field	N	lame		Туре		Reset		Descrip	otion						
3	1:8	res	served		RO		0			ved bits be chan		an indet	ermina	te value	e, and s	hould
7	':0	C	CID2		RO		0x05		Watcho	dog Prir	neCell	ID Regi	ster[23	:16]		

Watchdog Primecell Identification 2 (WDTPCellID2)

Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Primecell Identification 3 (WDTPCellID3) Offset 0xFFC 31 30 28 2.5 24 23 16 22 20 19 18 reserved Type Reset RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CID3 reserved RO RO Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 1 0 1 1 0 0 1 **Bit/Field** Name Туре Reset Description 31:8 reserved RO 0 Reserved bits return an indeterminate value, and should never be changed. 7:0 CID3 RO 0xB1 Watchdog PrimeCell ID Register[31:24]

April 27, 2007

11 Analog-to-Digital Converter (ADC)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number.


The Stellaris ADC module features 10-bit conversion resolution and supports eight input channels, plus an internal temperature sensor. The ADC module contains a programmable sequencer which allows for the sampling of multiple analog input sources without controller intervention. Each sample sequence provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequence priority.

The Stellaris ADC provides the following features:

- Eight analog input channels
- Single-ended and differential-input configurations
- Internal temperature sensor
- Sample rate of 500 thousand samples/second
- Four programmable sample conversion sequences from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
 - Controller (software)
 - Timers
 - GPIO
- Hardware averaging of up to 64 samples for improved accuracy

11.1 Block Diagram

Figure 11-1. ADC Module Block Diagram



11.2 Functional Description

The Stellaris ADC collects sample data by using a programmable sequence-based approach instead of the traditional single or double-sampling approach found on many ADC modules. Each *sample sequence* is a fully programmed series of consecutive (back-to-back) samples, allowing the ADC to collect data from multiple input sources without having to be re-configured or serviced by the controller. The programming of each sample in the sample sequence includes parameters such as the input source and mode (differential versus single-ended input), interrupt generation on sample completion, and the indicator for the last sample in the sequence.

11.2.1 Sample Sequencers

The sampling control and data capture is handled by the Sample Sequencers. All of the sequencers are identical in implementation except for the number of samples that can be captured and the depth of the FIFO. Table 11-1 shows the maximum number of samples that each Sequencer can capture and its corresponding FIFO depth. In this implementation, each FIFO entry is a 32-bit word, with the lower 10 bits containing the conversion result.

Sequencer	Number of Samples	Depth of FIFO
SS3	1	1
SS2	4	4
SS1	4	4
SS0	8	8

Table 11-1. Samples and FIFO Depth of Sequencers

For a given sample sequence, each sample is defined by two 4-bit nibbles in the **ADC Sample Sequence Input Multiplexer Select (ADCSSMUXn)** and **ADC Sample Sequence Control** (**ADCSSCTLn**) registers, where "n" corresponds to the sequence number. The **ADCSSMUXn** nibbles select the input pin, while the **ADCSSCTLn** nibbles contain the sample control bits corresponding to parameters such as temperature sensor selection, interrupt enable, end of sequence, and differential input mode. Sample Sequencers are enabled by setting the respective ASENn bit in the **ADC Active Sample Sequencer (ADCACTSS)** register, but can be configured before being enabled.

When configuring a sample sequence, multiple uses of the same input pin within the same sequence is allowed. In the **ADCSSCTLn** register, the Interrupt Enable (IE) bits can be set for any combination of samples, allowing interrupts to be generated after every sample in the sequence if necessary. Also, the END bit can be set at any point within a sample sequence. For example, if Sequencer 0 is used, the END bit can be set in the nibble associated with the fifth sample, allowing Sequencer 0 to complete execution of the sample sequence after the fifth sample.

After a sample sequence completes execution, the result data can be retrieved from the ADC Sample Sequence Result FIFO (ADCSSFIFOn) registers. The FIFOs are simple circular buffers that read a single address to "pop" result data. For software debug purposes, the positions of the FIFO head and tail pointers are visible in the ADC Sample Sequence FIFO Status (ADCSSFSTATn) registers along with FULL and EMPTY status flags. Overflow and underflow conditions are monitored using the ADCOSTAT and ADCUSTAT registers.

11.2.2 Module Control

Outside of the Sample Sequencers, the remainder of the control logic is responsible for tasks such as interrupt generation, sequence prioritization, and trigger configuration.

Most of the ADC control logic runs at the ADC clock rate of 14-18 MHz. The internal ADC divider is configured automatically by hardware when the system XTAL is selected. The automatic clock divider configuration targets 16.667 MHz operation for all Stellaris devices.

11.2.2.1 Interrupts

The Sample Sequencers dictate the events that cause interrupts, but they don't have control over whether the interrupt is actually sent to the interrupt controller. The ADC module's interrupt signal is controlled by the state of the MASK bits in the **ADC Interrupt Mask (ADCIM)** register. Interrupt status can be viewed at two locations: the **ADC Raw Interrupt Status (ADCRIS)** register, which shows the raw status of a Sample Sequencer's interrupt signal, and the **ADC Interrupt Status and Clear (ADCISC)** register, which shows the logical AND of the **ADCRIS** register's INR bit and the **ADCIM** register's MASK bits. Interrupts are cleared by writing a 1 to the corresponding IN bit in **ADCISC**.

11.2.2.2 Prioritization

When sampling events (triggers) happen concurrently, they are prioritized for processing by the values in the **ADC Sample Sequencer Priority (ADCSSPRI)** register. Valid priority values are in the range of 0-3, with 0 being the highest priority and 3 being the lowest. Multiple active Sample Sequencer units with the same priority do not provide consistent results, so software must ensure that all active Sample Sequencer units have a unique priority value.

11.2.2.3 Sampling Events

Sample triggering for each Sample Sequencer is defined in the **ADC Event Multiplexer Select** (**ADCEMUX**) register. The external peripheral triggering sources vary by Stellaris family member, but all devices share the "Controller" and "Always" triggers. Software can initiate sampling by setting the CH bits in the **ADC Processor Sample Sequence Initiate** (**ADCPSSI**) register.

When using the "Always" trigger, care must be taken. If a sequence's priority is too high, it is possible to starve other lower priority sequences.

11.2.3 Hardware Sample Averaging Circuit

Higher precision results can be generated using the hardware averaging circuit, however, the improved results are at the cost of throughput. Up to 64 samples can be accumulated and averaged to form a single data entry in the sequencer FIFO. Throughput is decreased proportionally to the number of samples in the averaging calculation. For example, if the averaging circuit is configured to average 16 samples, the throughput is decreased by a factor of 16.

By default the averaging circuit is off and all data from the converter passes through to the sequencer FIFO. The averaging hardware is controlled by the ADC Sample Averaging Control (ADCSAC) register (see page 220). There is a single averaging circuit and all input channels receive the same amount of averaging whether they are single-ended or differential.

11.2.4 Analog-to-Digital Converter

The converter itself generates a 10-bit output value for selected analog input. Special analog pads are used to minimize the distortion on the input.

11.2.5 Test Modes

There is a user-available test mode that allows for loopback operation within the digital portion of the ADC module. This can be useful for debugging software without having to provide actual

analog stimulus. This mode is available through the **ADC Test Mode Loopback (ADCTMLB)** register (see page 233).


11.2.6 Internal Temperature Sensor

The internal temperature sensor provides an analog temperature reading as well as a reference voltage. The voltage at the output terminal SENSO is given by the following equation:

SENSO = 2.7 - ((T + 55) / 75)

This relation is shown in Figure 11-2 on page 208.

Figure 11-2. Internal Temperature Sensor Characteristic



11.3 Initialization and Configuration

In order for the ADC module to be used, the PLL must be enabled and using a supported crystal frequency (see the **RCC** register on page 82). Using unsupported frequencies can cause faulty operation in the ADC module.

11.3.1 Module Initialization

Initialization of the ADC module is a simple process with very few steps. The main steps include enabling the clock to the ADC and reconfiguring the Sample Sequencer priorities (if needed).

The initialization sequence for the ADC is as follows:

- 1. Enable the ADC clock by writing a value of 0x00010000 to the **RCGC1** register in the System Control module.
- If required by the application, reconfigure the Sample Sequencer priorities in the ADCSSPRI register. The default configuration has Sample Sequencer 0 with the highest priority, and Sample Sequencer 3 as the lowest priority.

11.3.2 Sample Sequencer Configuration

Configuration of the Sample Sequencers is slightly more complex than the module initialization since each sample sequence is completely programmable.

The configuration for each Sample Sequencer should be as follows:

- Ensure that the Sample Sequencer is disabled by writing a 0 to the corresponding ASEN bit in the ADCACTSS register. Programming of the Sample Sequencers is allowed without having them enabled. Disabling the Sequencer during programming prevents erroneous execution if a trigger event were to occur during the configuration process.
- 2. Configure the trigger event for the Sample Sequencer in the ADCEMUX register.

- 3. For each sample in the sample sequence, configure the corresponding input source in the **ADCSSMUXn** register.
- 4. For each sample in the sample sequence, configure the sample control bits in the corresponding nibble in the ADCSSCTLn register. When programming the last nibble, ensure that the END bit is set. Failure to set the END bit causes unpredictable behavior.
- 5. If interrupts are to be used, write a 1 to the corresponding MASK bit in the **ADCIM** register.
- 6. Enable the Sample Sequencer logic by writing a 1 to the corresponding ASEN bit in the **ADCACTSS** register.

11.4 Register Map

Table 11-2 lists the ADC registers. The offset listed is a hexadecimal increment to the register's address, relative to the ADC base address of 0x40038000.

Offset	Name	Reset	Туре	Description	See page
0x000	ADCACTSS	0x00000000	R/W	Active sample sequencer	211
0x004	ADCRIS	0x00000000	RO	Raw interrupt status and clear	212
0x008	ADCIM	0x00000000	R/W	Interrupt mask	213
0x00C	ADCISC	0x00000000	R/W1C	Interrupt status and clear	214
0x010	ADCOSTAT	0x00000000	R/W1C	Overflow status	215
0x014	ADCEMUX	0x00000000	R/W	Event multiplexer select	216
0x018	ADCUSTAT	0x00000000	R/W1C	Underflow status	217
0x020	ADCSSPRI	0x00003210	R/W	Sample sequencer priority	218
0x028	ADCPSSI	-	WO	Processor sample sequence initiate	219
0x030	ADCSAC	0x00000000	R/W	Sample averaging control	220
0x040	ADCSSMUX0	0x00000000	R/W	Sample sequence input multiplexer select 0	221
0x044	ADCSSCTL0	0x00000000	R/W	Sample sequence control 0	223
0x048	ADCSSFIF00	0x00000000	RO	Sample sequence result FIFO 0	225
0x04C	ADCSSFSTAT0	0x00000100	RO	Sample sequence FIFO 0 status	226
0x060	ADCSSMUX1	0x00000000	R/W	Sample sequence input multiplexer select 1	227
0x064	ADCSSCTL1	0x00000000	R/W	Sample sequence control 1	228
0x068	ADCSSFIF01	0x00000000	RO	Sample sequence result FIFO 1	228
0x06C	ADCSSFSTAT1	0x00000100	RO	Sample sequence FIFO 1 status	228
0x080	ADCSSMUX2	0x00000000	R/W	Sample sequence input multiplexer select 2	229
0x084	ADCSSCTL2	0x00000000	R/W	Sample sequence control 2	230
0x088	ADCSSFIF02	0x00000000	RO	Sample sequence result FIFO 2	230

Table 11-2. ADC Register Map

Offset	Name	Reset	Туре	Description	See page
0x08C	ADCSSFSTAT2	0x00000100	RO	Sample sequence FIFO 2 status	230
0x0A0	ADCSSMUX3	0x00000000	R/W	Sample sequence input multiplexer select 3	231
0x0A4	ADCSSCTL3	0x00000002	R/W	Sample sequence control 3	232
0x0A8	ADCSSFIF03	0x00000000	RO	Sample sequence result FIFO 3	232
0x0AC	ADCSSFSTAT3	0x00000100	RO	Sample sequence FIFO 3 status	232
0x100	ADCTMLB	0x00000000	R/W	Test mode loopback	233

Table 11-2. ADC Register Map (Continued)

11.5 Register Descriptions

The remainder of this section lists and describes the ADC registers, in numerical order by address offset.

Register 1: ADC Active Sample Sequencer (ADCACTSS), offset 0x000

This register controls the activation of the Sample Sequencers. Each Sample Sequencer can be enabled/disabled independently.

Offset 0x0	00														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
· ·	1			1 1	i		1		Í		1	i	i		
															RO 0
								0	Ū	0			0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				<u> </u>	resei	rved					·	ASEN3	ASEN2	ASEN1	ASEN0
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
t/Field	N	lame	-	Туре	Rese	et	Descripti	on							
							·								
														ould ne	ver be
3	AS	SEN3		R/W	0		Specifies	wheth	er Sam	ole Seo	quencer	r 3 is en	abled.	lf set, th	ne
							sample s	sequence	ce logic	for Se	quence	r 3 is ac	tive. Ot	herwise	e, the
							Sequence	er is ina	active.						
2	AS	SEN2		R/W	0		Specifies	wheth	er Sam	ole Seo	quencer	r 2 is en	abled.	lf set, th	ne
							sample s	sequence	ce logic	for Se	quence	r 2 is ac	tive. Ot	herwise	e, the
							Sequence	er is ina	active.						
1	AS	SEN1	l	R/W	0		Specifies	s wheth	er Sam	ole Seo	quencer	r 1 is en	abled.	lf set, th	ne
							sample s	sequence	ce logic	for Se	quence	r 1 is ac	tive. Ot	herwise	e, the
							Sequence	er is ina	active.						
0	AS	SEN0		R/W	0		•		•		•				
							•	•	•	for Se	quence	r 0 is ac	tive. Ot	herwise	e, the
							O - - - - - - - - - -								
	31 RO 0 15 t/Field 31:4 3 2	RO RO 0 15 14 RO 0 15 14 RO 0 0 0 t/Field N 31:4 res 3 AS 2 AS 1 AS	31 30 29 RO RO RO 0 0 0 15 14 13 RO RO 0 0 0 0 KO RO 0 15 14 13 RO RO 0 0 0 0 1 ASEN1	31 30 29 28 RO RO RO RO 0 14 13 12 RO RO RO 0 0 0 0 0 15 14 13 12 RO RO 0 0 0 0 0 0 1:4 13 12 Image: Comparison of the second of the seco	31 30 29 28 27 RO RO RO RO RO RO 0 15 14 13 12 11 RO RO RO RO RO RO RO RO RO RO RO RO AND 0 0 0 0 0 t/Field Name Type 31:4 reserved RO 3 ASEN3 R/W 2 ASEN2 R/W 1 ASEN1 R/W	31 30 29 28 27 26 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 15 14 13 12 11 10 reset RO RO RO RO RO 0 0 0 0 0 0 K/Field Name Type Reset 31:4 reserved RO 0 3 ASEN3 R/W 0 2 ASEN2 R/W 0 1 ASEN1 R/W 0	31 30 29 28 27 26 25 RO RO <t< td=""><td>31 30 29 28 27 26 25 24 reset RO RO</td><td>31 30 29 28 27 26 25 24 23 reserved RO <</td><td>31 30 29 28 27 26 25 24 23 22 reserved RO <</td><td>31 30 29 28 27 26 25 24 23 22 21 R0 R1 <t< td=""><td>31 30 29 28 27 26 25 24 23 22 21 20 R0 <t< td=""><td>31 30 29 28 27 26 25 24 23 22 21 20 19 reserved RO <</td><td>31 30 29 28 27 26 25 24 23 22 21 20 19 18 reserved RO <</td><td>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reserved R0 <</td></t<></td></t<></td></t<>	31 30 29 28 27 26 25 24 reset RO RO	31 30 29 28 27 26 25 24 23 reserved RO <	31 30 29 28 27 26 25 24 23 22 reserved RO <	31 30 29 28 27 26 25 24 23 22 21 R0 R1 R1 R1 R1 R1 R1 R1 R1 R1 R1 <t< td=""><td>31 30 29 28 27 26 25 24 23 22 21 20 R0 <t< td=""><td>31 30 29 28 27 26 25 24 23 22 21 20 19 reserved RO <</td><td>31 30 29 28 27 26 25 24 23 22 21 20 19 18 reserved RO <</td><td>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reserved R0 <</td></t<></td></t<>	31 30 29 28 27 26 25 24 23 22 21 20 R0 R0 <t< td=""><td>31 30 29 28 27 26 25 24 23 22 21 20 19 reserved RO <</td><td>31 30 29 28 27 26 25 24 23 22 21 20 19 18 reserved RO <</td><td>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reserved R0 <</td></t<>	31 30 29 28 27 26 25 24 23 22 21 20 19 reserved RO <	31 30 29 28 27 26 25 24 23 22 21 20 19 18 reserved RO <	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reserved R0 <

ADC Active Sample Sequencer (ADCACTSS)

Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004

This register shows the status of the raw interrupt signal of each Sample Sequencer. These bits may be polled by software to look for interrupt conditions without having to generate controller interrupts.

	Offset 0x0	04														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•							rase	rved						1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1 1		1 1	rese	rved		1 1			l	INR3	INR2	INR1	INR0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
100001	0	0	Ū	Ū	Ū	0	<u> </u>	Ū	0	0		0	0	Ū	Ū	0
Bi	t/Field		Name		Туре		Reset	Des	cription							
:	31:4	r	reserved		RO		0		erved b er be ch			determ	inate va	alue, an	ld shoul	d
	3		INR3		RO		0	AD	by hard CSSCTI ired by v	_3 IE b	it has c	complete	ed conv	ersion.		t is
	2		INR2		RO		0	AD	by hard CSSCTI ired by v	_2 IE b	it has c	complete	ed conv	ersion.		t is
	1		INR1		RO		0	AD	by hard CSSCTI ired by v	_1 IE b	it has c	complet	ed conv	ersion.		t is
	0		INR0		RO		0	AD	by hard CSSCTI ired by v	_0 IE b	it has c	complete	ed conv	ersion.		t is

ADC Raw Interrupt Status (ADCRIS)

Register 3: ADC Interrupt Mask (ADCIM), offset 0x008

This register controls whether the Sample Sequencer raw interrupt signals are promoted to controller interrupts. The raw interrupt signal for each Sample Sequencer can be masked independently.

	Offset 0:	x008																
	31	3	0	29	28	27	26	25	24	23	22	21		20	19	18	17	16
		1	1		1	1 1		1	r	eserved	1		1		1	1	1	
Type Reset	RO 0		.O 0	RO 0	RO 0	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0						
Reset	-																	
	15	1	4	13	12	11	10	9	8	7	6	5	-	4	3	2	1	0
							res	served							MASK3	MASK2	MASK1	MASK0
Type	RO 0		.O 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO 0		RO 0	R/W 0	R/W 0	R/W 0	R/W
Reset	0		0	0	0	0	0	0	0	0	0	0		0	0	0	0	0
Bi	it/Field	ł		Name		Туре	I	Reset	De	scription								
	31:4		r	eserve	d	RO		0		served b changed		rn an ii	nde	term	inate val	lue, and	l should	l never
	3		ſ	MASK	3	R/W		0	Secor	ecifies w quencer ntroller ir ontroller	3 (ADC	C RIS re	egis the	ter ɪ raw	NR3 bit) interrup	is prom	oted to	
	2		ſ	MASK2	2	R/W		0	Secor	ecifies w quencer ntroller ir ontroller	2 (ADC nterrupt	C RIS re	egis the	ter ɪ raw	NR2 bit) interrup	is prom	noted to	
	1		ſ	MASK	I	R/W		0	Secor	ecifies w quencer ntroller ir ontroller	1 (ADC nterrupt	C RIS re	egis the	ter ɪ raw	NR1 bit) interrup	is prom	noted to	
	0		ſ	MASK)	R/W		0	Secor	ecifies w quencer ntroller ir ontroller	0 (ADC	C RIS re	egis the	ter ɪ raw	NR0 bit) interrup	is prom	oted to	

ADC Interrupt Mask (ADCIM)

Register 4: ADC Interrupt Status and Clear (ADCISC), offset 0x00C

This register provides the mechanism for clearing interrupt conditions, and shows the status of controller interrupts generated by the Sample Sequencers. When read, each bit field is the logical AND of the respective INR and MASK bits. Interrupts are cleared by writing a 1 to the corresponding bit position. If software is polling the **ADCRIS** instead of generating interrupts, the INR bits are still cleared via the **ADCISC** register, even if the IN bit is not set.

	Offset 0X0	UC																		
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
			1 1		1 1		1	1 1		1 1		1	1		i					
								rese	rved											
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
1			1 1		1 1		1	1		1 1		1								
						rese	erved						IN3	IN2	IN1	IN0				
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
			Nierree		T		Deset		Description											
Bit/Field			Name		Туре		Reset		Description											
04.4			ma a a m ra d		50		0		Dependent hits return on indeterminate value, and should rever											
31:4			reserved		RO		0		Reserved bits return an indeterminate value, and should never											
								be ch	be changed.											
	3		IN3		R/W1C		0	This b	This bit is set by hardware when the MASK3 and INR3 bits are											
								both '	both 1, providing a level-based interrupt to the controller. It is											
								cleare	ed by w	vriting a	1, and	also cle	ears the	INR3 k	oit.					
										Ũ										
	2		IN2		R/W1C		0	This b	oit is se	et by har	dware	when th	ne Masi	2 and	INR2 b	ts are				
									both 1, providing a level based interrupt to the controller. It is											
cleared by writing a 1,																				
								Cicale	Ju by W	muny a	i, anu			TNKZ	JIL.					
1			IN1		R/W1C		0		This bit is set by hardware when the MASK1 and INR1 bits are											
1							0		both 1, providing a level based interrupt to the controller. It is											
										•			•			It is				
								cleare	ed by w	vriting a	1, and	also cle	ears the	INR1	oit.					
	0		IN0		R/W1C		0	This b	oit is se	et by har	dware	when th	Ne Masi	to and	INRO b i	ts are				
							both '	both 1, providing a level based interrupt to the controller. It is												
								cleare	cleared by writing a 1, and also clears the INR0 bit.											
									.,		,									

ADC Interrupt Status and Clear (ADCISC) Offset 0x00C

Register 5: ADC Overflow Status (ADCOSTAT), offset 0x010

This register indicates overflow conditions in the Sample Sequencer FIFOs. Once the overflow condition has been handled by software, the condition can be cleared by writing a 1 to the corresponding bit position.

Offset 0x010																			
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	reserved																		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	· · ·	'	'			res	erved	'				'	OV3	OV2	OV1	OV0			
Type Reset	RO 0	RO 0	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C 0	R/W1C 0	R/W1C	R/W1C			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
Bit/Field		Name			Туре		Reset	Des	Description										
31:4		re	eserved		RO				Reserved bits return an indeterminate value, and should never be changed.										
3 OV		OV3	R/W1C			0	hit a was rece indic	This bit specifies that the FIFO for Sample Sequence hit an overflow condition where the FIFO is full and a was requested. When an overflow is detected, the m recent write is dropped and this bit is set by hardwar indicate the occurrence of dropped data. This bit is c writing a 1.							a write lost e to				
	2	OV2			R/W1C		0	hit a was rece indic	This bit specifies that the FIFO for Sample Sequen hit an overflow condition where the FIFO is full and was requested. When an overflow is detected, the recent write is dropped and this bit is set by hardwa indicate the occurrence of dropped data. This bit is writing a 1.							d a write e most /are to			
	1		OV1		R/W1C C			hit a was rece indic	This bit specifies that the FIFO for Sample Sequencer 1 has hit an overflow condition where the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped and this bit is set by hardware to indicate the occurrence of dropped data. This bit is cleared by writing a 1.										
0			OV0 R/W1C 0				This bit specifies that the FIFO for Sample Sequencer 0 has hit an overflow condition where the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped and this bit is set by hardware to indicate the occurrence of dropped data. This bit is cleared by writing a 1.												

ADC Overflow Status (ADCOSTAT)

ADC Event Multiplexer Select (ADCEMUX)

Register 6: ADC Event Multiplexer Select (ADCEMUX), offset 0x014

The **ADCEMUX** selects the event (trigger) that initiates sampling for each Sample Sequencer. Each Sample Sequencer can be configured with a unique trigger source.

	ADC EV Offset 0x0		tiplexer	Select ((ADCEN	IUX)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	'	'					•	rese	erved	·	•	•	•		'	•		
Type Leset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	EM3			EM2		M2				1 11	1		EN	40	1			
ype eset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
Bit	t/Field		Name		Туре		Reset	De	escriptio	on								
31:16		reserved			RO		0		Reserved bits return an indeterminate value, and should never be changed.									
1	5:12	EM3			R/W		0	Th	This field selects the trigger source for Sample Sequencer 3									
								Th	The valid configurations for this field are:									
									EM Bi	nary Val	ue	Event						
									(0000		Controller (default)						
									(0001		Reserved						
									(0010		Reserved						
									(0011		Reserv	ed					
									0100 0101			External (GPIO PB4) Timer						
									(0110		Reserved						
									(0111 1000		Reserved						
									100	01-1110		Reserv	ed					
										1111		Always	(contin	uously	sample)		
	11:8		EM2		R/W		0					ger sou same as				ncer 2		
	7:4		EM1		R/W		0		This field selects the trigger source for Sample S The encodings are the same as those for EM3.							ncer 1		
	3:0		EM0		R/W		0		This field selects the trigger source for The encodings are the same as thos									

Register 7: ADC Underflow Status (ADCUSTAT), offset 0x018

This register indicates underflow conditions in the Sample Sequencer FIFOs. The corresponding underflow condition can be cleared by writing a 1 to the relevant bit position.

	ADC Ur Offset 0x0		v Status (ADCU	JSTAT)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	l				1 1		1 1	rese	rved			1	1		I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ					re	served					1	UV3	UV2	UV1	UV0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
Bi	t/Field		Name		Туре		Reset	Des	cription							
31:4reservedRO0Reserved bits return and never be changed.3UV3R/W1C0This bit specifies that the													iinate va	alue, an	d shou	ld
3 UV3 R/W1C 0									an unde d was re	rflow co equeste pinters,	onditior d. The	n where proble	or Sam the FII matic re turned.	=O is e ead doe	mpty ar es not n	nd a nove
	2		UV2		R/W1C		0	hit a reac FIF0	an unde d was re	rflow co queste	ndition d. The	where probler	or Samp the FIF natic rea ed. This	O is en ad does	npty and not mo	d a ove the
	1		UV1		R/W1C		0	hit a reac FIF0	an unde d was re	rflow co queste	ndition d. The	where probler	or Samp the FIF natic rea ed. This	O is en ad does	npty and not mo	d a ove the
	0		UV0		R/W1C		0	hit a reac FIF0	an unde d was re	rflow co queste	ndition d. The	where probler	or Samp the FIF natic rea ed. This	O is en ad does	npty and not mo	d a ove the

April 27, 2007

Register 8: ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020

This register sets the priority for each of the Sample Sequencers. Out of reset, Sequencer 0 has the highest priority, and sample sequence 3 has the lowest priority. When reconfiguring sequence priorities, each sequence must have a unique priority or the ADC behavior is inconsistent.

(Offset 0x0	20														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	Ì		1 1	ĺ			i	rese	i rved	1		i i	ĺ		•	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	resei	rved	SS	3	resei	rved	SS	5 2	rese	rved	SS	S1	rese	rved	SS	50
Туре	RO	RO	R/W	R/W	RO	RO	R/W	R/W	RO	RO	R/W	R/W	RO	RO	R/W	R/W
Reset	0	0	1	1	0	0	1	0	0	0	0	1	0	0	0	0
	/ []: - -		N		T		Deset	D -								
BI	/Field		Name		Туре		Reset	De	scriptio	n						
3	1:14	I	reserved	1	RO		0	Re	served	bits retu	urn an i	indeterm	ninate v	value, a	nd shou	uld
								ne	ver be o	changeo	d.					
1	3:12		SS3		R/W		0x3	Th	e ssa f	ield con	tains a	binary-e	encode	d value	that sp	ecifies
	0.12		000				ente					Sample				
												and 3 is				
												ers mus				
								be	navior i	s not co	nsister	nt if two	or more	e fielas	are equ	iai.
1	1:10	I	reserved	ł	RO		0	Re	served	bits retu	urn an i	indeterm	ninate v	value, a	nd shou	uld
								ne	ver be o	changeo	1.					
	9:8		SS2		R/W		0x2	Th	e ss2 f	ield con	tains a	binary-e	encode	d value	that so	ecifies
	0.0		002				0/12					Sample			unat op	comee
	7.0				50		0			L.M 1						
	7:6	I	reserved	1	RO		0			bits reti changed		indeterm	ninate v	aiue, a	na snoi	מונ
								ne		shanget	<i>.</i>					
	5:4		SS1		R/W		0x1					binary-e			that sp	ecifies
	the priority encoding of Sample Seque											Sequer	icer 1.			
	3:2 reserved RO 0 Reserved bits return an indeter											indeterm	ninate v	value, a	nd shou	uld
								ne	ver be o	changeo	d.					
	1:0		SS0		R/W		0x0	Th	e ggn f	ield con	tains a	binary-e	ancode	d value	that en	ecifies
	1.0		000		17.44		0.00					Sample S			that sp	Comes
											5	•				

ADC Sample Sequencer Priority (ADCSSPRI)

Register 9: ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028

This register provides a mechanism for application software to initiate sampling in the Sample Sequencers. Sample sequences can be initiated individually or in any combination. When multiple sequences are triggered simultaneously, the priority encodings in **ADCSSPRI** dictate execution order.

	Offset 0x0	28														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				1			1	rese	rved							
Type Reset	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				•		reser	ved						SS3	SS2	SS1	SS0
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Bit/Field	Name	Туре	Reset	Description
31:4	reserved	WO	-	Only a write by software is valid; a read of the register returns no meaningful data.
3	SS3	WO	-	Only a write by software is valid; a read of the register returns no meaningful data. When set by software, sampling is triggered on Sample Sequencer 3, assuming the Sequencer is enabled in the ADCACTSS register.
2	SS2	WO	-	Only a write by software is valid; a read of the register returns no meaningful data. When set by software, sampling is triggered on Sample Sequencer 2, assuming the Sequencer is enabled in the ADCACTSS register.
1	SS1	WO	-	Only a write by software is valid; a read of the register returns no meaningful data. When set by software, sampling is triggered on Sample Sequencer 1, assuming the Sequencer is enabled in the ADCACTSS register.
0	SS0	WO	-	Only a write by software is valid; a read of the register returns no meaningful data. When set by software, sampling is triggered on Sample Sequencer 0, assuming the Sequencer is enabled in the ADCACTSS register.

ADC Processor Sample Sequence Initiate (ADCPSSI) Offset 0x028

Register 10: ADC Sample Averaging Control (ADCSAC), offset 0x030

This register controls the amount of hardware averaging applied to conversion results. The final conversion result stored in the FIFO is averaged from 2^{AVG} consecutive ADC samples at the specified ADC speed. If AVG is 0, the sample is passed directly through without any averaging. If AVG is 6, 64 consecutive ADC samples are averaged to generate one result in the sequencer FIFO. An AVG = 7 provides unpredictable results.

(Offset 0x0	30														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		1 1	•	I		1 1	rese	rved	l l		1 1		I		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1				I		reserved		1	I					AVG	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
Bit	Bit/Field Name				Туре		Reset	De	scriptio	n						
;	Bit/Field Name 31:3 reserved				RO		0		eserved ver be c			ndetern	ninate v	/alue, a	nd shou	blu
2:0 AVG R/W 0 Specif applie									ecifies t plied to tween 0 sults.	ADC sa	amples.	. The AV	/G field	can be	any va	lue

ADC Sample Averaging Control (ADCSAC)

Register 11: ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 0.

This register is 32-bits wide and contains information for eight possible samples.

ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0) Offset 0x040

	Offset 0x04	ю																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	reserved		MUX7		reserved		MUX6		reserved		MUX5		reserved		MUX4			
Type Reset	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved		MUX3		reserved		MUX2	•	reserved		MUX1		reserved		MUX0			
Type Reset	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0		
В	it/Field		Name	-	Гуре	Res	et	Descrip	otion									
	31	re	eserved		RO	0		Reserv change		eturn a	n indete	erminat	e value,	and sh	nould nev	ver be		
;	30:28		MUX7		R/W	0		execute analog value s	ed with S inputs is	Sample sampl ndicate	e Seque led for thes the c	ncer 0. ne ana orrespo	ghth sam It specif log-to-dig onding p 1.	ies wh gital co	ich of th	e n. The		
	27	re	eserved		RO	0	 Reserved bits return an indeterminate value, and should never be changed. The MUX6 field is used during the seventh sample of a sequence 											
2	26:24		MUX6		R/W	0		execute	ed with S	Sample	Seque	ncer 0	eventh sa and spe llog-to-di	cifies v	vhich of	the		
	23	re	eserved		RO	0		Reserv change		eturn a	n indete	erminat	e value,	and sh	nould ne	ver be		
2	22:20		MUX5		R/W	0		execute	ed with S	Sample	Seque	ncer 0	kth samp and spe llog-to-di	cifies v	vhich of	the		
	19	re	eserved		RO	0		Reserv change		eturn a	n indete	erminat	e value,	and sh	nould nev	ver be		
	18:16		MUX4		R/W	0		execute	ed with S	Sample	Seque	ncer 0	th sample and spe llog-to-di	cifies v	vhich of	the		
	15	re	eserved		RO	0		Reserv change		eturn a	n indete	erminat	e value,	and sh	nould nev	ver be		
	14:12		MUX3		R/W	0		execute	ed with S	Sample	Seque	ncer 0	urth sam and spe llog-to-di	cifies v	vhich of	the		

Bit/Field	Name	Туре	Reset	Description
11	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
10:8	MUX2	R/W	0	The MUX2 field is used during the third sample of a sequence executed with Sample Sequencer 0 and specifies which of the analog inputs is sampled for the analog-to-digital conversion.
7	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
6:4	MUX1	R/W	0	The MUX1 field is used during the second sample of a sequence executed with Sample Sequencer 0 and specifies which of the analog inputs is sampled for the analog-to-digital conversion.
3	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
2:0	MUX0	R/W	0	The MUX0 field is used during the first sample of a sequence executed with Sample Sequencer 0 and specifies which of the analog inputs is sampled for the analog-to-digital conversion.

Register 12: ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044

This register contains the configuration information for each sample for a sequence executed with Sample Sequencer 0. When configuring a sample sequence, the END bit must be set at some point, whether it be after the first sample, last sample, or any sample in between.

This register is 32-bits wide and contains information for eight possible samples.

	Offset 0x0	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TS7	IE7	END7	D7	TS6	IE6	END6	D6	TS5	IE5	END5	D5	TS4	IE4	END4	D4
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	U	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре	R	eset	Desc	ription							
	31		TS7		R/W		0	seque	ence ar emperat	id spec ure ser		input s ead. Ot	ource o	of the sa e, the in	he samı ample. I put pin	
	30		IE7		R/W		0	seque bit) is MASK prom raw in	ence ar asserte o bit in oted to nterrupt	id spec ed at th the AD a contro is asse	ifies wh e end o CIM reg oller-lev	ether th f the sa gister is el inter herwise	ie raw ii imple's set, the rupt. Wi e it is no	nterrupt converse interru hen this ot. It is I	s bit is s egal to	(INR0 the et, the
	29		END7		R/W		0	seque positi END may some which to ha	ence. It on. Sar are not be non- where n only h ve the 1	is poss nples o reques zero. It within t as a sin	sible to defined sted for is requine he sequingle san it set.)	end the after th conver ired tha uence. mple in	e seque e samp rsion ev at softw (Sampl the sec	nce on le cont en thou are wri e Sequ quence	le of the any sa aining a ugh the te the E encer 3 , is harc	mple a set fields ND bit a, dwired
									-	oit indic	ates the	at this s	sample	is the l	ast in th	ie
	28		D7		R/W		0	sequence. The D7 bit indicates that the analog input is to sampled. The corresponding ADCSSMUXx ni to the pair number "i", where the paired inputs a The temperature sensor does not have a diffe When set, the analog inputs are differentially s								be set 2i+1".
	27		TS6		R/W		0	Same	e definit	ion as :	rs7 but	used d	uring th	e seve	nth sam	nple.
	26		IE6		R/W		0	Same	e definit	ion as :	IE7 but	used d	uring th	ie seve	nth sam	nple.
	25		END6		R/W		0	Same	e definit	ion as I	END7 bı	ut used	during	the sev	enth sa	mple.

ADC Sample Sequence Control 0 (ADCSSCTL0) Offset 0x044

Bit/Field	Name	Туре	Reset	Description
24	D6	R/W	0	Same definition as D7 but used during the seventh sample.
23	TS5	R/W	0	Same definition as ${\tt TS7}$ but used during the sixth sample.
22	IE5	R/W	0	Same definition as IE7 but used during the sixth sample.
21	END5	R/W	0	Same definition as END7 but used during the sixth sample.
20	D5	R/W	0	Same definition as D7 but used during the sixth sample.
19	TS4	R/W	0	Same definition as ${\tt TS7}$ but used during the fifth sample.
18	IE4	R/W	0	Same definition as IE7 but used during the fifth sample.
17	END4	R/W	0	Same definition as END7 but used during the fifth sample.
16	D4	R/W	0	Same definition as D7 but used during the fifth sample.
15	TS3	R/W	0	Same definition as ${\tt TS7}$ but used during the fourth sample.
14	IE3	R/W	0	Same definition as $IE7$ but used during the fourth sample.
13	END3	R/W	0	Same definition as END7 but used during the fourth sample.
12	D3	R/W	0	Same definition as $D7$ but used during the fourth sample.
11	TS2	R/W	0	Same definition as ${\tt TS7}$ but used during the third sample.
10	IE2	R/W	0	Same definition as IE7 but used during the third sample.
9	END2	R/W	0	Same definition as END7 but used during the third sample.
8	D2	R/W	0	Same definition as $D7$ but used during the third sample.
7	TS1	R/W	0	Same definition as ${\tt TS7}$ but used during the second sample.
6	IE1	R/W	0	Same definition as IE7 but used during the second sample.
5	END1	R/W	0	Same definition as END7 but used during the second sample.
4	D1	R/W	0	Same definition as $D7$ but used during the second sample.
3	TS0	R/W	0	Same definition as ${\tt TS7}$ but used during the first sample.
2	IE0	R/W	0	Same definition as IE7 but used during the first sample.
1	END0	R/W	0	Same definition as END7 but used during the first sample. Since this sequencer has only one entry, this bit must be set.
0	D0	R/W	0	Same definition as D7 but used during the first sample.

Register 13: ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048

This register contains the conversion results for samples collected with Sample Sequencer 0. Reads of this register return conversion result data in the order sample 0, sample 1, and so on, until the FIFO is empty. If the FIFO is not properly handled by software, overflow and underflow conditions are registered in the **ADCOSTAT** and **ADCUSTAT** registers.

	Oliset OA	010														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		1 1		1	1	1			1	1	i	i	
								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1		1	1		1 1			1	1				1			
			rese	rved							DA	TA				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре	F	Reset	Desc	ription							
						-										
	1.10			1			0	Deee	much hit	o roturo	on ind	otormir	anto vol	ue end	abould	novor
3	31:10	I	reserved	1	RO		0		nanged.	sreturn	an ino	etermi	nate val	ue, anu	Should	never
	~ ~				50		•	0								
	9:0		DATA		RO		0	Conv	ersion r	esult da	ata.					

ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0) Offset 0x048

Register 14: ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C

This register provides a window into the Sample Sequencer FIFO 0, providing full/empty status information as well as the positions of the head and tail pointers. The reset value of 0x100 indicates an empty FIFO.

ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0) Offset 0x04C

Oliset OA	J4C														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	i	1	i	I I		i	1 1		l I		1	i	1	Ì	1
							resei	rved							
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	racorriad	1	FILL		racorriad	1	EMDTY			тр	1		T	Т ртр	
															RO 0
0	0	0	Ū	0	0	0	1	Ū	Ū	0	0	0	0	0	0
t/Field		Name		Туре	R	leset	Descr	ription							
31:13	ı	reserve	d	RO		0	Rese	rved bit	ts returr	n an in	determir	nate va	lue, and	d should	d never
								0							
12		FULL		RO		0	When	set in	dicates	that th	ne FIFO	is curre	ently ful	I.	
						•							5110.j 10.		
11.0		reserve	h	RO		0	Rese	rved hit	ts return	n an in	determir	nate val	lue and	1 should	1 never
11.5		030170	u	i i i i i i i i i i i i i i i i i i i		0					uciciti		iuc, and	a Should	
							be ch	angeu.							
0			,			4			diantan	46 - 4 44			م م الد م	a sa ta c	
8		EMPIY		RO		1	vvner	i set, in	laicates	that tr	IE FIFO	is curre	entiy en	npty.	
												<i>.</i>			
7:4		HPTR		RO		0						•		ex for th	ne
FIFO, that is, the next ent												written.			
3:0		TPTR		RO		0	This f	ield co	ntains th	ne curi	ent "tail	" pointe	er index	for the	FIFO,
							that is	s, the n	ext entr	y to be	e read.				
	31 RO 0 15 t/Field 31:13 12 11:9 8 7:4	RO RO 0 14 15 14 reserved RO 0 0 0 t/Field 31:13 1 12 11:9 1 8 7:4 1	31 30 29 RO RO 0 15 14 13 reserved RO RO RO 0 0 0 t/Field Name 31:13 reserved 12 FULL 11:9 reserved 8 EMPTY 7:4 HPTR	31 30 29 28 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 15 14 13 12 FULL RO 0 RO 0 RO 0 RO 0 12 RO 0 RO 0 RO 0 I12 RO 0 RO 0 RO 0 12 FULL 13 reserved 14 I1:9 reserved 8 EMPTY 7:4 HPTR	31 30 29 28 27 RO RO RO RO 0 0 15 14 13 12 11 reserved FULL RO RO RO RO 0 0 RO RO RO 0 0 15 14 13 12 11 reserved FULL RO 0 0 0 0 0 0 12 FULL RO RO 11:9 reserved RO 11:9 reserved RO RO RO RO 8 EMPTY RO RO RO RO 7:4 HPTR RO RO RO RO RO	313029282726RO 0RO 0RO 0RO 0RO 0RO 0RO 0RO 0151413121110reservedFULL FULLreservedRO 0RO 0RO 0RO 0RO 0RO 0RO 0t/FieldNameTypeRO 0RO 0RO 0RO 012FULL FULLRORO 11:9RO reservedRO8EMPTY FURRO RORO RORO RO7:4HPTRRO	31 30 29 28 27 26 25 RO <	31 30 29 28 27 26 25 24 reserved reserved RO <	31 30 29 28 27 26 25 24 23 reserved RO <	31 30 29 28 27 26 25 24 23 22 reserved RO <	31 30 29 28 27 26 25 24 23 22 21 R0 R0 <t< td=""><td>31 30 29 28 27 26 25 24 23 22 21 20 RO <t< td=""><td>31 30 29 28 27 26 25 24 23 22 21 20 19 reserved RO <</td><td>31 30 29 28 27 26 25 24 23 22 21 20 19 18 reserved R0 <</td><td>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reserved R0 R0</td></t<></td></t<>	31 30 29 28 27 26 25 24 23 22 21 20 RO RO <t< td=""><td>31 30 29 28 27 26 25 24 23 22 21 20 19 reserved RO <</td><td>31 30 29 28 27 26 25 24 23 22 21 20 19 18 reserved R0 <</td><td>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reserved R0 R0</td></t<>	31 30 29 28 27 26 25 24 23 22 21 20 19 reserved RO <	31 30 29 28 27 26 25 24 23 22 21 20 19 18 reserved R0 <	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reserved R0 R0

Register 15: ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 1.

This register is 16-bits wide and contains information for four possible samples. This register's bit fields are as shown in the diagram below. Bit field definitions are the same as those in the **ADCSSMUX0** register (see page 221) but are for Sample Sequencer 1.

ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1) Offset 0x060

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1			rese	rved		1		1 1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved		MUX3		reserved		MUX2		reserved		MUX1		reserved		MUX0	
Type Reset	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0

Register 16: ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064

This register contains the configuration information for each sample for a sequence executed with Sample Sequencer 1. When configuring a sample sequence, the END bit must be set at some point, whether it be after the first sample, last sample, or any sample in between.

This register is 16-bits wide and contains information for four possible samples. This register's bit fields are as shown in the diagram below. Bit field definitions are the same as those in the **ADCSSCTL0** register (see page 223) but are for Sample Sequencer 1.

	Offset 0x0	064														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I		1			rese	rved		1			I		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0

ADC Sample Sequence Control 1 (ADCSSCTL1)

Register 17: ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068

This register contains the conversion results for samples collected with Sample Sequencer 1. Reads of this register return conversion result data in the order sample 0, sample 1, and so on, until the FIFO is empty. If the FIFO is not properly handled by software, overflow and underflow conditions are registered in the **ADCOSTAT** and **ADCUSTAT** registers.

Bit fields and definitions are the same as ADCSSFIFO0 (see page 225) but are for FIFO 1.

Register 18: ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C

This register provides a window into the Sample Sequencer FIFO 1, providing full/empty status information as well as the positions of the head and tail pointers. The reset value of 0x100 indicates an empty FIFO.

This register has the same bit fields and definitions as **ADCSSFSTAT0** (see page 226) but is for FIFO 1.

Register 19: ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 2.

This register is 16-bits wide and contains information for four possible samples. This register's bit fields are as shown in the diagram below. Bit field definitions are the same as those in the **ADCSSMUX0** register (see page 221) but are for Sample Sequencer 2.

31 25 29 28 27 26 24 23 22 21 16 30 20 19 18 17 reserved RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Type RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 6 4 3 2 8 7 5 1 0 MUX3 MUX2 MUX1 eserved MUX0 served eserved eserved Туре RO R/W R/W R/W RO R/W R/W R/W RO R/W R/W R/W RO R/W R/W R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2) Offset 0x080

Register 20: ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084

This register contains the configuration information for each sample for a sequence executed with Sample Sequencer 2. When configuring a sample sequence, the END bit must be set at some point, whether it be after the first sample, last sample, or any sample in between.

This register is 16-bits wide and contains information for four possible samples. This register's bit fields are as shown in the diagram below. Bit field definitions are the same as those in the **ADCSSCTL0** register (see page 223) but are for Sample Sequencer 2.

,	Oliset 0xt	04														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1		1	rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0

ADC Sample Sequence Control 2 (ADCSSCTL2) Offset 0x084

Register 21: ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088

This register contains the conversion results for samples collected with Sample Sequencer 2. Reads of this register return conversion result data in the order sample 0, sample 1, and so on, until the FIFO is empty. If the FIFO is not properly handled by software, overflow and underflow conditions are registered in the **ADCOSTAT** and **ADCUSTAT** registers.

Bit fields and definitions are the same as ADCSSFIFO0 (see page 225) but are for FIFO 2.

Register 22: ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C

This register provides a window into the Sample Sequencer FIFO 2, providing full/empty status information as well as the positions of the head and tail pointers. The reset value of 0x100 indicates an empty FIFO.

This register has the same bit fields and definitions as **ADCSSFSTAT0** (see page 226) but is for FIFO 2.

Register 23: ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 3.

This register is 4-bits wide and contains information for one possible sample. This register's bit fields are as shown in the diagram below. Bit field definitions are the same as those in the **ADCSSMUX0** register (see page 221) but are for Sample Sequencer 3.

ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3) Offset 0x0A0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1														
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	•	res	erved	•							MUX0	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Register 24: ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4

This register contains the configuration information for each sample for a sequence executed with Sample Sequencer 3. The END bit is always set since there is only one sample in this sequencer.

This register is 4-bits wide and contains information for one possible sample. This register's bit fields are as shown in the diagram below. Bit field definitions are the same as those in the **ADCSSCTL0** register (see page 223) but are for Sample Sequencer 3.

ADC Sample Sequence Control 3 (ADCSSCTL3) Offset 0x0A4

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1				rese	rved						TS0	IE0	END0	D0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Register 25: ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8

This register contains the conversion results for samples collected with Sample Sequencer 3. Reads of this register return the conversion result data. If the FIFO is not properly handled by software, overflow and underflow conditions are registered in the **ADCOSTAT** and **ADCUSTAT** registers.

Bit fields and definitions are the same as ADCSSFIFO0 (see page 225) but are for FIFO 3.

Register 26: ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC

This register provides a window into the Sample Sequencer FIFO 3, providing full/empty status information as well as the positions of the head and tail pointers. The reset value of 0x100 indicates an empty FIFO.

This register has the same bit fields and definitions as **ADCSSFSTAT0** (see page 226) but is for FIFO 3.

Register 27: ADC Test Mode Loopback (ADCTMLB), offset 0x100

This register provides loopback operation within the digital logic of the ADC, which can be useful in debugging software without having to provide actual analog stimulus. This test mode is entered by writing a value of 0x00000001 to this register. When data is read from the FIFO in loopback mode, the read-only portion of this register is returned.

	Onset on	100														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1 1		I	1			rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
,	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved							CN	ЛТ		CONT	DIFF	TS		MUX	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0

ADC Test Mode Loopback (ADCTMLB): Read Offset 0x100

ADC Test Mode Loopback (ADCTMLB):Write

	Offset 0x1		e Loopba	ICK (AI	JUIMLD). w 110	e									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							<u>'</u>	reser	rved			•				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'						'	reserved				•				LB
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	WO 0
Bi	t/Field		Name		Туре	F	Reset	Descr	iption							
Rea	d-Only	Regist	ter													
3	81:10	r	eserved		RO		0		ved bit anged.	s return	an inc	letermin	ate valı	ue, and	should	never
	9:6		CNT		RO		0	each	sample		ocesse	r that is d. This l				
	5		CONT		RO		0	exam	ple if tw	o sequ	encers	is is a co were to kept co	run ba	ck-to-ba	ack, this	S
	4		DIFF		RO		0	When	set, in	dicates	that th	is was to	o be a c	lifferent	ial sam	ple.
	3		TS		RO		0	When set, indicates that this was to be a temperature sensor sample.								
	2:0		MUX		RO		0	Indica	ite whic	h analc	og inpu	t was to	be san	npled.		

Bit/Field	Name	Туре	Reset	Description
Write-Only R	Register			
31:1	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
0	LB	WO	0	When set, forces a loopback within the digital block to provide information on input and unique numbering.
				The 10-bit loopback data is defined as shown in the read for bits 9:0 below.

12 Universal Asynchronous Receivers/Transmitters (UARTs)


The Universal Asynchronous Receivers/Transmitters (UARTs) provide fully programmable, 16C550-type serial interface characteristics. The LM3S328 controller is equipped with two UART modules.

Each UART has the following features:

- Separate transmit and receive FIFOs
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Programmable baud-rate generator allowing rates up to 460.8 Kbps
- Standard asynchronous communication bits for start, stop and parity
- False start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics:
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation

12.1 Block Diagram

Figure 12-1. UART Module Block Diagram



12.2 Functional Description

The Stellaris UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.

The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 252). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.


12.2.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data

bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 12-2 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

Figure 12-2. UART Character Frame



12.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 248) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 249). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the BRD and *BRDF* is the fractional part, separated by a decimal place.):

BRD = BRDI + BRDF = SysClk / (16 * Baud Rate)

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

```
UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)
```

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control, High Byte (UARTLCRH)** register (see page 250), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- UARTIBRD write, UARTFBRD write, and UARTLCRH write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- **UARTIBRD** write and **UARTLCRH** write
- UARTFBRD write and UARTLCRH write

12.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 246) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (U0Rx or U1Rx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 236).

The start bit is valid if U0Rx or U1Rx is still low on the eighth cycle of Baud16, otherwise a false start bit is detected and it is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 244). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if U0Rx or U1Rx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

12.2.4 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 242). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 250).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 246) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 253). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8, 1/4, 1/2, 3/4 and 7/8. For example, if the 1/4 option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the 1/2 mark.

12.2.5 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error
- Parity Error
- Framing Error

- Receive Timeout
- **Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)**
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 257).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM)** register (see page 254) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 256).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 258).

12.2.6 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 252). In loopback mode, data transmitted on the U0Tx output is received on the U0Rx input, and data transmitted on U1Tx is received on U1Rx.

12.3 Initialization and Configuration

To use the UARTs, the peripheral clock must be enabled by setting the UART0 or UART1 bits in the **RCGC1** register.

This section discusses the steps that are required for using a UART module. For this example, the system clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit
- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 237, the BRD can be calculated:

BRD = 20,000,000 / (16 * 115,200) = 10.8507

which means that the DIVINT field of the **UARTIBRD** register (see page 248) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 249) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the UARTCTL register.
- 2. Write the integer portion of the BRD to the **UARTIBRD** register.

- 3. Write the fractional portion of the BRD to the **UARTFBRD** register.
- 4. Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000060).
- 5. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

12.4 Register Map

Table 12-1 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

- UART0: 0x4000C000
- UART1: 0x4000D000
- **Note:** The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 252) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Table 12-1. UART Register Map

Offset	Name	Reset	Туре	Description	See page
0x000	UARTDR	0x00000000	R/W	Data	242
0x004	UARTRSR	0x00000000	R/W	Receive Status (read)	244
	UARTECR			Error Clear (write)	
0x018	UARTFR	0x0000090	RO	Flag Register (read only)	246
0x024	UARTIBRD	0x00000000	R/W	Integer Baud-Rate Divisor	248
0x028	UARTFBRD	0x00000000	R/W	Fractional Baud-Rate Divisor	249
0x02C	UARTLCRH	0x00000000	R/W	Line Control Register, High byte	250
0x030	UARTCTL	0x00000300	R/W	Control Register	252
0x034	UARTIFLS	0x00000012	R/W	Interrupt FIFO Level Select	253
0x038	UARTIM	0x00000000	R/W	Interrupt Mask	254
0x03C	UARTRIS	0x0000000F	RO	Raw Interrupt Status	256
0x040	UARTMIS	0x00000000	RO	Masked Interrupt Status	257
0x044	UARTICR	0x00000000	W1C	Interrupt Clear	258
0xFD0	UARTPeriphID4	0x00000000	RO	Peripheral identification 4	259
0xFD4	UARTPeriphID5	0x00000000	RO	Peripheral identification 5	260
0xFD8	UARTPeriphID6	0x00000000	RO	Peripheral identification 6	261
0xFDC	UARTPeriphID7	0x00000000	RO	Peripheral identification 7	262
0xFE0	UARTPeriphID0	0x00000011	RO	Peripheral identification 0	263
0xFE4	UARTPeriphID1	0x00000000	RO	Peripheral identification 1	264
0xFE8	UARTPeriphID2	0x00000018	RO	Peripheral identification 2	265

Table 12-1. UART Register Map (Continued)

Offset	Name	Reset	Туре	Description	See page
0xFEC	UARTPeriphID3	0x00000001	RO	Peripheral identification 3	266
0xFF0	UARTPCellID0	0x000000D	RO	PrimeCell identification 0	267
0xFF4	UARTPCellID1	0x000000F0	RO	PrimeCell identification 1	268
0xFF8	UARTPCellID2	0x00000005	RO	PrimeCell identification 2	269
0xFFC	UARTPCellID3	0x00000B1	RO	PrimeCell identification 3	270

12.5 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

UART Data (UARTDR)

Register 1: UART Data (UARTDR), offset 0x000

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

	Offset 0x		AKID	()												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[51	1	1	1	1		1	rese		1		1	1		I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		res	served	•	OE	BE	PE	FE		1		DA	TA	1	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bi	t/Field		Name		Туре	Re	eset	Descri	ption							
З	31:12		reserve	d	RO		0	Reserver be cha		s return :	an inde	etermina	ate valu	e, and	should	never
	11		OE		RO		0	UART	Overru	in Error						
								1=Nev data lo		was rece	eived w	hen the	e FIFO v	was full	, resulti	ng in
								0=The	re has	been no	o data l	oss due	to a Fl	FO ove	errun.	
	10		BE		RO		0	UART	Break	Error						
								that th	e recei	to 1 wh ve data ssion tin	input w	as held	Low fo	r longe	r than a	a full-
								top of loadec the rec	the FIF I into th ceived o	e, this er O. Whe le FIFO. data inp is receiv	n a bre The n ut goes	ak occu ext chai	urs, only racter is	/ one 0 s only e	charac nabled	ter is after
	9		PE		RO		0	UART	Parity	Error						
								does r	ot mat	to 1 wh ch the p register.	arity de					aracter
									D mode the FIF	e, this er O.	ror is a	issociat	ed with	the ch	aracter	at the

Bit/Field	Name	Туре	Reset	Description
8	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
7:0	DATA	R/W	0	When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.

Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The UARTRSR/UARTECR register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

UART Receive Status (UARTRSR): Read Offset 0x004

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I		I				rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
,	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				•		rese	rved						OE	BE	PE	FE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0

UART Error Clear (UARTECR): Write

Offset 0x004

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						1		rese	rved							
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
10000	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[rese	rved	1						DA	TA	I		·
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0

Bit/Field Name Type Reset Description

Read-Only Receive Status (UARTRSR) Register

31:4	reserved	RO	0
3	OE	RO	0

UART Overrun Error

When this bit is set to 1, data is received and the FIFO is already full. This bit is cleared to 0 by a write to **UARTECR**.

Reserved bits return an indeterminate value, and should never be changed. The **UARTRSR** register cannot be written.

The FIFO contents remain valid since no further data is written when the FIFO is full, only the contents of the shift register are overwritten. The CPU must now read the data in order to empty the FIFO.

Bit/Field	Name	Туре	Reset	Description
2	BE	RO	0	UART Break Error
				This bit is set to 1 when a break condition is detected, indicating that the received data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits).
				This bit is cleared to 0 by a write to UARTECR .
				In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state) and the next valid start bit is received.
1	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				This bit is cleared to 0 by a write to UARTECR .
0	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
				This bit is cleared to 0 by a write to UARTECR .
				In FIFO mode, this error is associated with the character at the top of the FIFO.
Write-Only E	rror Clear (UAF	RTECR) Reg	gister	
31:8	reserved	WO	0	Reserved bits return an indeterminate value, and should never be changed.
7:0	DATA	WO	0	A write to this register of any data clears the framing, parity,

break and overrun flags.

Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

	UART F Offset 0x0		RTFR)																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
							'	rese	rved		'	•	'	'	• •				
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	'			reserved			•	1	TXFE	RXFF	TXFF	RXFE	BUSY		reserved				
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0			
Bit	/Field		Name		Туре	Re	eset	Descri	ption										
3	31:8 reserved RO 0								ved bits anged.	return	an inde	etermina	ate valu	e, and	should n	lever			
7 TXFE RO 1								UART Transmit FIFO Empty											
								The meaning of this bit depends on the state of th UARTLCRH register.							e FEN bit	in th			
								FIFO is o g registe			is 0), thi	is bit is :	set wh	en the tra	ansm				
								If the FIFO is enabled (FEN is 1), this bit is set when the transmit FIFO is empty.											
	6		RXFF		RO		0	UART	Receiv	e FIFO	Full								
								The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.											
									FIFO is er is full.		d, this t	oit is se	t when	the rec	eive holo	ding			
								If the F full.	FIFO is	enable	d, this b	oit is set	t when t	he rec	eive FIF) is			
	5		TXFF		RO		0	UART	Transm	nit FIFC	Full								
									eaning LCRH r			nds on	the stat	e of th	e FEN bit	in th			
									FIFO is er is full.		d, this t	oit is se	t when	the tra	nsmit hol	ding			
								If the F full.	FIFO is	enable	d, this b	oit is set	t when t	he trai	nsmit FIF	O is			

Bit/Field	Name	Туре	Reset	Description
4	RXFE	RO	1	UART Receive FIFO Empty
				The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.
				If the FIFO is disabled, this bit is set when the receive holding register is empty.
				If the FIFO is enabled, this bit is set when the receive FIFO is empty.
3	BUSY	RO	0	UART Busy
				When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2:0	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.

Register 4: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD=**0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 237 for configuration details.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	•	1	1	1	rese	erved	1	•	•	1	•	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	I	1	I	1	DIV	I VINT	1	1	1	1	I	1	'
Type Reset	R/W 0	R/W 0	R/W 0	R/W	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Nam	e	Туре	R	eset	Descr	iption							
3	81:16		reserv	ved	RO		0		ved bit anged.	s returr	n an ind	etermir	nate val	ue, and	l should	never
	15:0		DIVIN	ΝT	R/W	0x	0000	Intege	er Bauc	I-Rate [Divisor					

UART Integer Baud-Rate Divisor Offset 0x024

Register 5: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 237 for configuration details.

	Offset 0x0	028														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
- 1			1 1		1 1		1	1	1			1	1	1	1	1
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reser	rved	'	1	•			1	DIVE	FRAC	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре	R	eset	Descri	ption							
;	31:6	reserved			RO	0		Reserv be cha		return	an inde	etermina	ate valu	e, and	should	never
	5:0	D	IVFRAC	;	R/W	0	x00	Fractic	onal Ba	ud-Rate	Diviso	r				

UART Fractional Baud-Rate Divisor (UARTFBRD) Offset 0x028

Register 6: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

UART Line Control (UARTLCRH)

Offset 0x02C

(Offset 0x02	C																		
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
					'		•	rese	rved				'	•	'					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ſ	13	14	- I3	12	• • • •	10		1		1		[]								
Tumo	RO	RO	RO	rese	RO	RO	RO	RO	SPS R/W	WL R/W	EN R/W	FEN R/W	STP2 R/W	EPS R/W	PEN R/W	BRK R/W				
Type Reset	0	0	0	0	0	0	0	0	R/W 0	R/W 0	0 K/W	R/W 0	R/W 0	R/W 0	R/W 0	K/W 0				
Bit	/Field		Name		Туре	Re	eset	Descri	ption											
2	31:8	re	eserved		RO		0	Reser	ved hits	return	an inde	termina	ate valu	e and	should i	never				
,	51.0				no		0	be cha		locarri				o, ana v	onoula					
	_						_		-											
	7		SPS		R/W		0	UART	Stick P	arity Se	lect									
								When bits 1, 2 and 7 of UARTLCRH are set, the parity b												
								transmitted and checked as a 0. When bits 1 and 7 are set is cleared, the parity bit is transmitted and checked as a 1.												
															uasai					
								When	this bit	is cleare	ed, stic	k parity	is disal	oled.						
	6:5	,	WLEN		R/W		0	UART	Word L	ength										
								The bi	ts indica	ate the r	numbei	r of data	a bits tra	ansmitte	ed or re	ceived				
								in a fra	ame as	follows:										
								0x3: 8	bits											
								0x2: 7	bits											
								0x1:6	bits											
								0x0: 5	bits (de	fault)										
					-		-			-										
	4		FEN		R/W		0	UART	Enable	FIFOs										
									bit is se d (FIFC			and re	ceive F	IFO buf	fers are	;				
								When	cleared	to 0, F	IFOs a	re disat	oled (Ch	naracter	r mode)	. The				
							FIFOs become 1-byte-deep holding registers.													
	3		STP2		R/W		0	UART	Two St	op Bits	Select									
															t the er					
										ceive lo	gic doe	es not c	heck fo	r two st	op bits	being				
								receiv	ed.											

Bit/Field	Name	Туре	Reset	Description
2	EPS	R/W	0	UART Even Parity Select
				If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.
				When cleared to 0, then odd parity is performed, which checks for an odd number of 1s.
				This bit has no effect when parity is disabled by the ${\tt PEN}$ bit.
1	PEN	R/W	0	UART Parity Enable
				If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break
				If this bit is set to 1, a Low level is continually output on the UNTX output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For normal use, this bit must be cleared to 0.

Register 7: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

	UART C Offset 0x03		(UARTC	CR)																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
	· ·		•	l	1	l	1	rese	rved		l	•	1	•	•	' I				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
			rese				RXE	TXE	LBE				served			UARTEN				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0				
Bi	t/Field		Name		Туре	Re	eset	Descri	ption											
3	31:10	r	eserved	l	RO		0	Reserved bits return an indeterminate value, and should never be changed.												
	9 RXE				R/W		1	UART	Receiv	e Enabl	е									
lf t Wi							When	bit is se the UAI etes the	RT is di	sabled	in the n	niddle c	of a rece		nabled.					
	8		TXE		R/W		1	UART	UART Transmit Enable											
								If this bit is set to 1, the transmit section of the UART is enabled. When the UART is disabled in the middle of a transmission, it completes the current character before stopping.												
	7		LBE		R/W		0	UART	Loop B	ack En	able									
								If this I	bit is se	t to 1, tl	ne UNT	x path i	s fed th	rough t	he UNF	ex path.				
	6:1 reserved RO 0							Reser be cha	ved bits anged.	return	an inde	termina	ate valu	e, and s	should	never				
	0	ι	JARTEN	I	R/W		0	UART Enable												
								If this bit is set to 1, the UART is enabled. When the UART is disabled in the middle of transmission or reception, it completes the current character before stopping.												

April 27, 2007

Register 8: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	· · · ·						'	rese	rved		•			'		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'				rese	rved		1				RXIFLSI	I EL		TXIFLSI	EL
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 1	R/W 0
Bit	/Field		Name		Туре	Re	eset	Descri	ption							
:	31:6	re	eserved		RO		0	Reserv be cha		return	an inde	etermina	ate valu	e, and	should	never
	5:3	R)	KIFLSE	L	R/W	0	X2	UART	Receiv	e Interr	upt FIF	O Leve	l Select			
								The tri	gger po	ints for	the rec	eive in	terrupt a	are as f	ollows:	
								000: R	X FIFO	≥ 1/8 f	ull					
								001: R	X FIFO	≥ 1/4 f	ull					
								010: R	X FIFO	≥ 1/2 f	ull (defa	ault)				
								011: R	X FIFO	≥ 3/4 f	ull					
								100: R	X FIFO	≥ 7/8 f	ull					
								101-11	1: Rese	erved						
	2:0	ТУ	KIFLSE	L	R/W	0	X2	UART	Transm	nit Interi	rupt FIF	O Leve	el Selec	t		
								The tri	gger po	ints for	the tra	nsmit ir	nterrupt	are as	follows	:
								000: T	X FIFO	≤ 1/8 f	ull					
								001: T	X FIFO	≤ 1/4 f	ull					
								010: T	X FIFO	≤ 1/2 f	ull (defa	ault)				
								011: T	X FIFO	≤ 3/4 fι	ull					
								100: T	X FIFO	≤ 7/8 f	ull					
								101-11	1: Rese	erved						

UART Interrupt FIFO Level Select (UARTIFLS) Offset 0x034

Register 9: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

(Offset 0x0	38														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	i		reserved		I	OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM	l	reserv	ved	
Туре	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	/Field		Name		Туре	Re	eset	Descri	ption							
3	1:11	r	eserved		RO		0	Reserv be cha		return	an inde	etermina	te valu	e, and s	should r	never
	10		OEIM		R/W		0	UART	Overru	n Error	Interru	pt Mask				
								On a r	ead, the	e currer	nt mask	for the	OEIM İI	nterrupt	is retu	med.
								Setting contro	-	t to 1 pr	romotes	s the OE	IM inte	rrupt to	the inte	errupt
	9		BEIM		R/W		0	UART	Break I	Error In	terrupt	Mask				
								On a r	ead, the	e currer	nt mask	for the	BEIM İI	nterrupt	is retu	med.
								Setting contro	-	t to 1 pr	romotes	s the BE	IM inte	rrupt to	the inte	errupt
	8		PEIM		R/W		0	UART	Parity E	Error Int	terrupt	Mask				
								On a r	ead, the	e currer	nt mask	for the	PEIM İ	nterrupt	is retu	med.
								Setting contro	-	t to 1 pr	romotes	s the PE	IM inte	rrupt to	the inte	errupt
	7		FEIM		R/W		0	UART	Framin	g Error	Interru	pt Mask				
								On a r	ead, the	e currer	nt mask	for the	FEIM İI	nterrupt	is retu	med.
								Setting contro	-	t to 1 pr	romotes	s the FE	IM inte	rrupt to	the inte	errupt
	6		RTIM		R/W		0	UART	Receiv	e Time-	Out Int	errupt N	lask			
								On a r	ead, the	e currer	nt mask	for the	RTIM İI	nterrupt	is retu	med.
								Setting contro	-	t to 1 pr	romotes	s the RT	IM inte	rrupt to	the inte	errupt

UART Interrupt Mask (UARTIM)

Bit/Field	Name	Туре	Reset	Description
5	TXIM	R/W	0	UART Transmit Interrupt Mask
				On a read, the current mask for the \mathtt{TXIM} interrupt is returned.
				Setting this bit to 1 promotes the $\ensuremath{\mathtt{TXIM}}$ interrupt to the interrupt controller.
4	RXIM	R/W	0	UART Receive Interrupt Mask
				On a read, the current mask for the RXIM interrupt is returned.
				Setting this bit to 1 promotes the RXIM interrupt to the interrupt controller.
3:0	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.

Register 10: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

	Offset 0x0		nerrupt Su	itus (U	AKIKIS)										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		i	, ,		1 1			rese	rved	1			'		1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS		rese	erved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1
Bi	t/Field		Name		Туре	Re	eset	Descri	ption							
3	81:11		reserved		RO		0	Reserved be characteristic character		return	an inde	terminat	te value	e, and s	should	never
	10		OERIS		RO		0	UART	Overru	n Error	Raw In	terrupt S	Status			
								Gives	the raw	interru	pt state	(prior to	o maski	ng) of	this inte	errupt.
	9		BERIS		RO		0					rrupt Sta				
											-	(prior to		ng) of	this inte	errupt.
	8		PERIS		RO		0		-			rupt Sta (prior to		na) of	thic int	orrupt
	7		FERIS		RO		0				-	terrupt S		ng) oi	115 110	enupt.
	I		FERIS		ĸo		0			-		(prior to		ng) of	this int	errupt.
	6		RTRIS		RO		0	UART	Receiv	e Time-	Out Ra	w Interr	upt Stat	tus		
								Gives	the raw	interru	pt state	(prior to	o maski	ng) of	this inte	errupt.
	5		TXRIS		RO		0	UART	Transm	nit Raw	Interru	ot Status	5			
								Gives	the raw	interru	pt state	(prior to	o maski	ng) of	this int	errupt.
	4		RXRIS		RO		0				•	t Status				
											-	(prior to		•		-
	3:0		reserved		RO	0	xF	This re	eserved	bit is re	ad-only	y and ha	is a res	et valu	ie of 0x	۲.

UART Raw Interrupt Status (UARTRIS)

Register 11: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

(Offset 0x04	10	r		(
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	· · · ·							rese	rved				· · · ·		'	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved		1	OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS		re	served	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit	/Field		Name		Туре	Re	set	Descri	ption							
3	51:11	r	reserved		RO	(D	Reserv be cha		return	an inde	terminat	e value	e, and	should ı	never
	10		OEMIS		RO	(D	UART	Overru	n Error	Maske	d Interru	pt Statu	JS		
								Gives	the ma	sked int	errupt s	state of t	his inte	rrupt.		
	9		BEMIS		RO	(0	UART	Break I	Error Ma	asked I	nterrupt	Status			
								Gives	the ma	sked int	errupts	state of t	his inte	rrupt.		
	8		PEMIS		RO		0	UART	Parity I	Error Ma	asked l	nterrupt	Status			
								Gives	the ma	sked int	errupts	state of t	his inte	rrupt.		
	7		FEMIS		RO	(D	UART	Framin	g Error	Maske	d Interru	pt Statu	JS		
								Gives	the ma	sked int	errupts	state of t	his inte	rrupt.		
	6		RTMIS		RO	(0	UART	Receiv	e Time-	Out Ma	isked Inf	errupt	Status		
								Gives	the mas	sked int	errupt s	state of t	his inte	rrupt.		
	5		TXMIS		RO	(0	UART	Transm	nit Mask	ked Inte	errupt Sta	atus			
								Gives	the ma	sked int	errupt s	state of t	his inte	rrupt.		
	4		RXMIS		RO		0	UART	Receiv	e Mask	ed Inter	rrupt Sta	tus			
								Gives	the ma	sked int	errupts	state of t	his inte	rrupt.		
	3:0	r	reserved		RO	l	D	Reserver be cha		return	an inde	terminat	e value	e, and	should ı	never

UART Masked Interrupt Status (UARTMIS)

Register 12: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

	UART In Offset 0x0	-	t Clear (U	ARTI	ICR)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'				•			rese	rved	•	•	•	'	'	'	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved		•	OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC		rese	erved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0
Bit	/Field		Name		Туре	Re	eset	Descri	ption							
3	31:11		reserved		RO		0	Poson	und hite	roturn	an inda	tormine	ato volu	o and	should	novor
J	, , , , , , , , , , , , , , , , , , , ,	I	eserveu		κυ		U	be cha		Teluin			ate valu	e, anu	Should	level
	10		OEIC		W1C		0	Overru	ın Error	Interru	pt Clea	r				
	9 BEIC W1C								effect or ars inter		terrupt.					
	9		BEIC		W1C		0	Break	Error In	nterrupt	Clear					
									effect or ars inter		terrupt.					
	8		PEIC		W1C		0	Parity	Error In	iterrupt	Clear					
									effect or ars inter		terrupt.					
	7		FEIC		W1C		0	Framir	ng Error	Interru	ipt Clea	ır				
									effect or ars inter		terrupt.					
	6		RTIC		W1C		0	Receiv	/e Time	-Out Int	terrupt	Clear				
									effect or ars inter		terrupt.					
	5		TXIC		W1C		0	Transr	nit Inter	rupt Cle	ear					
									effect or ars inter		terrupt.					
	4		RXIC		W1C		0	Receiv	/e Interi	rupt Cle	ear					
									effect or ars inter		terrupt.					
	3:0	r	reserved		RO		0	Reser be cha		return	an inde	etermina	ate valu	e, and	should	never

Register 13: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0


The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

	UARTI	i empliera	ai iucin	incatio	14 (UA	KIICII	/IIID4)									
(Offset 0xF	FD0														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[I I		1	1	1	1 1		1	1	1	1		1	1	
l								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ		I I		1	1	1	1 1			1	1	1		1	1	
			rese	erved								PI	D4			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/	Field	N	lame		Туре		Reset		Descri	ption						
3	1:8	res	served		RO		0			ved bits be chan		an indet	ermina	ate value	e, and s	should
7	' :0	F	PID4		RO		0x00		UART	Periphe	eral ID F	Register	[7:0]			

UART Peripheral Identification 4 (UARTPeriphID4)

Register 14: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.



Register 15: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8


The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

		i enpiien	ai iaciiti	incurio	10(0111	ci i enp	mD0)									
(Offset 0x	FD8														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1 1					1 1		1		1					
								res	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ		1 1			1		1 1				1			1		
			rese	rved								PI	D6			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Dit/	Field	N	lame		Tuno		Reset		Descrip	otion						
DIV	Field	N	ame		Туре		Resei		Descrip	JUON						
2	1.0		a a m i a al				0		Decer		noture of	المعامدة	-			اما ب م
3	1:8	res	served		RO		0		Reserv			an indet	ermina	te value	e, and s	nould
									never b	be chan	ged.					
		_														
7	':0	F	PID6		RO		0x00		UART I	Periphe	eral ID F	Register	[23:16]			

UART Peripheral Identification 6 (UARTPeriphID6)

Register 16: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.



Register 17: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0


The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

	Offset 0xFE	20														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	i i	i	i i		i -	1		1	i	1	1	1	1	I	1	1
I								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1		1	1		1		1	1	1	1	1	1	
I			reser	ved								PI	D0			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1
Bit	t/Field		Name		Туре	Re	eset	Descri	ntion							
DI			itanio		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			Beeen	ption							
	31:8	re	eserved		RO		0	Reserv	ved hite	s return	an inde	etermina	ate valu	e and	should	never
	51.0				110		0	be cha		5 rotaini				e, ana	onoulu	
									ingcu.							
	7:0		PID0		RO	0	(11	IIADT	Dorinh		Dogisto	or[7·0]				
	1.0		FIDU		ĸυ	0)		UARI	гепрп	eral ID	Registe					
										by soft	ware to	identify	the pre	esence	of this	
								periph	eral.							

UART Peripheral Identification 0 (UARTPeriphID0) Offset 0xFE0

Register 18: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.



Register 19: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

	Offset 0xF	E8			Ì											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1				•	l		rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		rese	rved	1			1				PII	02			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0
Bit	/Field		Name		Туре	Re	set	Descri	ption							
:	31:8	re	eserved	I	RO	()	Reserv be cha	ved bits inged.	return	an inde	termina	ite valu	e, and s	should r	never
	7:0		PID2		RO	0x	18	UART	Periphe	eral ID I	Registe	r[23:16]				
								Can be periph	e used l eral.	oy softv	vare to	identify	the pre	esence	of this	

UART Peripheral Identification 2 (UARTPeriphID2) Offset 0xFE8

Register 20: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC


The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

	UART F Offset 0xF	1	al Identi	fication	n 3 (UA	RTPeriph	ID3)									
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		•	1		rese	rved	•	1	1 1			1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reser	ved	1			1		1	I	PII	03		I	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1
Bit	/Field		Name		Туре	Re	eset	Descri	ption							
:	31:8	r	eserved		RO		0	Reserv be cha		s return	an inde	etermina	te valu	e, and	should	never
	7:0		PID3		RO	0>	:01	UART	Periph	eral ID	Registe	er[31:24]				
	31:8 7:0							Can be periph		by softw	ware to	identify	the pre	sence	of this	

April 27, 2007

Register 21: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0


The **UARTPCeIIIDn** registers are hard-coded and the fields within the registers determine the reset values.



UART Primecell Identification 0 (UARTPCellID0)


Register 22: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The **UARTPCeIIIDn** registers are hard-coded and the fields within the registers determine the reset values.



Register 23: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8


The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.



UART Primecell Identification 2 (UARTPCellID2)

Register 24: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.



April 27, 2007

13 Synchronous Serial Interface (SSI)


The Stellaris Synchronous Serial Interface (SSI) is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris SSI has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

13.1 Block Diagram

Figure 13-1. SSI Module Block Diagram



13.2 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

13.2.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 2 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the 25-MHz input clock. The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale (SSICPSR)** register (see page 289). The clock is further divided by a value from 1 to 256, which is 1 + *SCR*, where *SCR* is the value programmed in the **SSI Control0 (SSICR0)** register (see page 283).

The frequency of the output clock SSICLK is defined by:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
```

Note that although the SSICLK transmit clock can theoretically be 12.5 MHz, the module may not be able to operate at that speed. For master mode, the system clock must be at least two times faster than the SSICLK. For slave mode, the system clock must be at least 12 times faster than the SSICLK.

See "Electrical Characteristics" on page 351 to view SSI timing parameters.

13.2.2 FIFO Operation

13.2.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 287), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITX pin.

13.2.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRX pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

13.2.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask (SSIIM)** register (see page 290). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the SSI Raw Interrupt Status (SSIRIS) and SSI Masked Interrupt Status (SSIMIS) registers (see page 291 and page 292, respectively).

13.2.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSICLK) is held inactive while the SSI is idle, and SSICLK transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSICLK is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.


For Texas Instruments synchronous serial frame format, the SSIFSS pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSICLK, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

13.2.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 13-2 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.

Figure 13-2. TI Synchronous Serial Frame Format (Single Transfer)




In this mode, SSICLK and SSIFSS are forced Low, and the transmit data line SSITX is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSICLK period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSICLK, the MSB of the 4 to 16-bit data frame is shifted out on the SSITX pin. Likewise, the MSB of the received data is shifted onto the SSIRX pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSICLK. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSICLK after the LSB has been latched.

Figure 13-3 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.





13.2.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFSS signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSICLK signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSICLK pin. If the SPO bit is High, a steady state High value is placed on the SSICLK pin when data is not being transferred.

SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

13.2.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 13-4 and Figure 13-5.






Figure 13-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0





In this configuration, during idle periods:

- SSICLK is forced Low
- SSIFSS is forced High
- The transmit data line SSITX is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSICLK pad
- When the SSI is configured as a slave, it disables the SSICLK pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFSS master signal being driven Low. This causes slave data to be enabled onto the SSIRX input line of the master. The master SSITX output pad is enabled.

One half SSICLK period later, valid master data is transferred to the SSITX pin. Now that both the master and slave data have been set, the SSICLK master clock pin goes High after one further half SSICLK period.

The data is now captured on the rising and propagated on the falling edges of the SSICLK signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFSS line is returned to its idle High state one SSICLK period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFSS signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFSS pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFSS pin is returned to its idle state one SSICLK period after the last bit has been captured.

13.2.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 13-6, which covers both single and continuous transfers.




Figure 13-6. Freescale SPI Frame Format with SPO=0 and SPH=1

In this configuration, during idle periods:

- SSICLK is forced Low
- SSIFSS is forced High
- The transmit data line SSITX is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSICLK pad
- When the SSI is configured as a slave, it disables the SSICLK pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFSS master signal being driven Low. The master SSITX output is enabled. After a further one half SSICLK period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSICLK is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSICLK signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFSS line is returned to its idle High state one SSICLK period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

13.2.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 13-7 and Figure 13-8.







Figure 13-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSICLK is forced High
- SSIFSS is forced High
- The transmit data line SSITX is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSICLK pad
- When the SSI is configured as a slave, it disables the SSICLK pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFSS master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRX line of the master. The master SSITX output pad is enabled.


One half period later, valid master data is transferred to the SSITX line. Now that both the master and slave data have been set, the SSICLK master clock pin becomes Low after one further half SSICLK period. This means that data is captured on the falling edges and propagated on the rising edges of the SSICLK signal.


In the case of a single word transmission, after all bits of the data word are transferred, the SSIFSS line is returned to its idle High state one SSICLK period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFSS signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFSS pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFSS pin is returned to its idle state one SSICLK period after the last bit has been captured.

13.2.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 13-9, which covers both single and continuous transfers.





Note: Q is undefined in Figure 13-9.

In this configuration, during idle periods:

- SSICLK is forced High
- SSIFSS is forced High
- The transmit data line SSITX is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSICLK pad
- When the SSI is configured as a slave, it disables the SSICLK pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFSS master signal being driven Low. The master SSITX output pad is enabled. After a further one-half SSICLK period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSICLK is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSICLK signal.


After all bits have been transferred, in the case of a single word transmission, the SSIFSS line is returned to its idle high state one SSICLK period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFSS pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

13.2.4.7 MICROWIRE Frame Format

Figure 13-10 shows the MICROWIRE frame format, again for a single frame. Figure 13-11 shows the same format when back-to-back frames are transmitted.





MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:


- SSICLK is forced Low
- SSIFSS is forced High
- The transmit data line SSITX is arbitrarily forced Low


A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFSS causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITX pin. SSIFSS remains Low for the duration of the frame transmission. The SSIRX pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSICLK. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRX line on the falling edge of SSICLK. The SSI in turn latches each bit on the rising edge of SSICLK. At the end of the frame, for single transfers, the SSIFSS signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSICLK after the LSB has been latched by the receive shifter, or when the SSIFSS pin goes High.


For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFSS line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSICLK, after the LSB of the frame has been latched into the SSI.






In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSICLK after SSIFSS has gone Low. Masters that drive a free-running SSICLK must ensure that the SSIFSS signal has sufficient setup and hold margins with respect to the rising edge of SSICLK.

Figure 13-12 illustrates these setup and hold time requirements. With respect to the SSICLK rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFSS must have a setup of at least two times the period of SSICLK on which the SSI operates. With respect to the SSICLK rising edge previous to this edge, SSIFSS must have a hold of at least one SSICLK period.





13.3 Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the RCGC1 register.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
 - a. For master operations, set the **SSICR1** register to 0x00000000.
 - b. For slave mode (output enabled), set the **SSICR1** register to 0x00000004.
 - c. For slave mode (output disabled), set the **SSICR1** register to 0x0000000C.
- 3. Configure the clock prescale divisor by writing the **SSICPSR** register.
- 4. Write the **SSICR0** register with the following configuration:
 - Serial clock rate (SCR)
 - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
 - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
 - The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR)) ' 1x106 = 20x106 / (CPSDVSR * (1 +
SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled.
- 2. Write the SSICR1 register with a value of 0x00000000.

- 3. Write the **SSICPSR** register with a value of 0x00000002.
- 4. Write the **SSICR0** register with a value of 0x000009C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

13.4 Register Map

Table 13-1 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to the SSI base address of 0x40008000.

Note: The SSI must be disabled (see the SSE bit in the **SSICR1** register) before any of the control registers are reprogrammed.

 Table 13-1.
 SSI Register Map

Offset	Name	Reset	Туре	Description	See page
0x000	SSICR0	0x00000000	R/W	Control 0	283
0x004	SSICR1	0x00000000	R/W	Control 1	285
0x008	SSIDR	0x00000000	R/W	Data	287
0x00C	SSISR	0x0000003	RO	Status	288
0x010	SSICPSR	0x00000000	R/W	Clock prescale	289
0x014	SSIIM	0x00000000	R/W	Interrupt mask	290
0x018	SSIRIS	0x0000008	RO	Raw interrupt status	291
0x01C	SSIMIS	0x00000000	RO	Masked interrupt status	292
0x020	SSIICR	0x00000000	W1C	Interrupt clear	293
0xFD0	SSIPeriphID4	0x00000000	RO	Peripheral identification 4	294
0xFD4	SSIPeriphID5	0x00000000	RO	Peripheral identification 5	295
0xFD8	SSIPeriphID6	0x00000000	RO	Peripheral identification 6	296
0xFDC	SSIPeriphID7	0x00000000	RO	Peripheral identification 7	297
0xFE0	SSIPeriphID0	0x00000022	RO	Peripheral identification 0	298
0xFE4	SSIPeriphID1	0x00000000	RO	Peripheral identification 1	299
0xFE8	SSIPeriphID2	0x00000018	RO	Peripheral identification 2	300
0xFEC	SSIPeriphID3	0x00000001	RO	Peripheral identification 3	301
0xFF0	SSIPCellID0	0x000000D	RO	PrimeCell identification 0	302
0xFF4	SSIPCellID1	0x00000F0	RO	PrimeCell identification 1	303
0xFF8	SSIPCellID2	0x00000005	RO	PrimeCell identification 2	304
0xFFC	SSIPCellID3	0x00000B1	RO	PrimeCell identification 3	305

13.5 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

Register 1: SSI Control 0 (SSICR0), offset 0x000

SSICR0 is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate and data size are configured in this register.

	SSI Cor Offset 0x0		SSICR0)																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
								rese	erved		•								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
				S	CR		1	1	SPH	SPO	F	RF		DS	SS	•			
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0			
Bit	/Field		Name		Type Reset				Description										
31:16			reserved		RO		0	Reserved bits return an indeterminate value, and should never be changed.											
	15:8		SCR		R/W		0	SSI Se	SSI Serial Clock Rate										
									alue sci the SS		-		the tran	smit an	id recei	ve bit			
								BR= F	SSICLK	(CPSD)	VSR * (1 + SC	R))						
								where CPSDVSR is an even value from 2-254 programmed in the SSICPSR register, and SCR is a value from 0-255.											
	7		SPH		R/W		0	SSI Serial Clock Phase											
								This bit is only applicable to the Freescale SPI Fe							ormat.				
								The SPH control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge.											
								When the SPH bit is 0, data is captured on the first clock edge transition. If SPH is 1, data is captured on the second clock edge transition.											
	6		SPO		R/W		0	SSI Se	erial Clo	ock Pola	arity								
							This b	it is only	/ applic	able to	the Fre	escale	SPI Foi	rmat.					
								the ss	the SPO ICLK P SSICL	in. If se	po is 1,	a stead	ly state	High va	alue is p				

Bit/Field	Name	Туре	Reset	Description						
5:4	5:4 FRF R/W 0		0	SSI Frame Forr	nat Select.					
				The FRF values are defined as follows:						
				FRF Value	Frame Format					
				00	Freescale SPI Frame Format					
				01	Texas Instruments Synchronous Serial Frame Format					
				10	MICROWIRE Frame Format					
				11	Reserved					
3:0	DSS	R/W	0	SSI Data Size S	Select					
				The DSS values	s are defined as follows:					
				DSS Value	Data Size					
				0000-0010	Reserved					
				0011	4-bit data					
				0100	5-bit data					
				0101	6-bit data					
				0110	7-bit data					
				0111	8-bit data					
				1000	9-bit data					
				1001	10-bit data					
				1010	11-bit data					
				1011	12-bit data					
				1100	13-bit data					
				1101	14-bit data					
				1110	15-bit data					
				1111	16-bit data					

Register 2: SSI Control 1 (SSICR1), offset 0x004

SSICR1 is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

	SSI Con	`	SSCR1)															
	Offset 0x0	04 30	20	20	27	26	25	24	22	22	21	20	10	10	17	16		
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
									rved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	1		1			res	erved					I	SOD	MS	SSE	LBM		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Field Name Type Reset Description										ı								
31:4 reserved					RO		0		Reserved bits return an indeterminate value, and should never be changed.									
3 SOD R/W 0						0	SS	I Slave	Mode C	Dutput I	Disable							
								mu bro ens line cou bit	Itiple-sla adcast suring the . In suc	ave sys a mess nat only ch syste ed toge configu	tems, i age to one sla ms, the ther. To	n the Sla t is pose all slave ave driv e TXD li o operat that the	sible for es in the es data nes fror re in suc	the SS syster onto th m multi ch a sys	I maste n while le seria ple slav stem, th	l output res ne SOD		
								0: 8	SSI can	drive S	SITX C	output ir	n Slave	Output	mode.			
								1: 8	SSI mus	st not di	ive the	SSITX	output	in Slav	e mode	·-		
	2 MS R/W				0	SS	SSI Master/Slave Select											
												r Slave d (sse=		nd can	be moo	dified		
								0: [Device of	configui	ed as a	a maste	r.					
								1:[Device of	configui	ed as a	a slave.						

Bit/Field	Name	Туре	Reset	Description
1	SSE	R/W	0	SSI Synchronous Serial Port Enable
				Setting this bit enables SSI operation.
				0: SSI operation disabled.
				1: SSI operation enabled.
				Note: This bit must be set to 0 before any control registers are reprogrammed.
0	LBM	R/W	0	SSI Loopback Mode
				Setting this bit enables Loopback Test mode.
				0: Normal serial port operation enabled.
				 Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

Register 3: SSI Data (SSIDR), offset 0x008

SSIDR is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITX pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

	Offset 0x0	08														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1 1		1 1	rese	rved			•		I		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		1 1		1 1	DA	TA			I	I	I		
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/Field Name Type Reset						De	Description									
31:16 reserved				RO	0		Reserved bits return an indeterminate value, and should never be changed.									
	15:0		DATA		R/W		0 SS		SI Receive/Transmit Data							
								A read operation reads the receive FIFO. A write operation writes the transmit FIFO.								

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

SSI Data (SSIDR)

Register 4: SSI Status (SSISR), offset 0x00C

SSISR is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

	SSI Statu Offset 0x00		SR)																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
								rese	reserved										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	· ·		1 1		ſ	reserved	т т					BSY	RFF	RNE	TNF	TFE			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1			
iteset	Ū	0	Ū.	Ū	Ū	0	Ū.	0	0	0	0	0	0	Ū	1	1			
Bit/Field Name Type							Reset	Des	Description										
	31:5	I	reserved	b	RO		0		Reserved bits return an indeterminate value, and should never be changed.										
4 BSY					RO		0	SS	SSI Busy Bit										
							0: 5	0: SSI is idle.											
		1: SSI is current transmit FIFO is											nd/or re	ceiving	a frame	e, or the			
	3		RFF		RO		0	SS	SSI Receive FIFO Full										
								0: F	0: Receive FIFO is not full.										
								1: F	Receive	FIFO is full.									
	2		RNE		RO		0	66	Pocoi		Not E	mntv							
	2				NO		0		SSI Receive FIFO Not Empty										
									0: Receive FIFO is empty. 1: Receive FIFO is not empty.										
	1		TNF		RO		1		SSI Transmit FIFO Not Full										
									0: Transmit FIFO is full.										
								1: 1	ransmi	t FIFO i	is not fi	JII.							
	0		TFE		R0		1	SS	Transr	nit FIFC) Empt	у							
								ר :0	ransmi	t FIFO i	is not e	mpty.							
								1: 1	ransmi	t FIFO i	is empt	y.							

Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

SSICPSR is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

	Offset 0x0	10														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1 1	rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	i		1	reser	ved		1 1			I		CPSD	VSR	I	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Name		Туре		Reset	De	scriptior	ı						
	31:8		reserve	d	RO		0		served l /er be c			ndeterm	iinate v	alue, a	nd shou	blı
	7:0	C	PSDVS	R	R/W		0	SS	I Clock	Prescal	e Divis	or				
									the freq			en num СLК. The				

SSI Clock Prescale (SSICPSR) Offset 0x010

Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

	Offset 0x0	14		,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	· · ·			'				rese	rved	•	•	•			•	' I
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						res	erved	•		•	•		TXIM	RXIM	RTIM	RORIM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Name		Туре		Reset	De	scriptio	n						
	31:4		reservec	1	RO		0		served /er be c			ndetern	ninate v	alue, ai	nd shou	uld
	3		TXIM		R/W		0	SS	I Transı	mit FIF() Interr	upt Ma	sk			
	-						-					•	ition inte	arrunt is	mask	he
														-		
								1:) nan-n	ill or les	s cona	ition inte	errupt is	s not m	askeu.
	2		RXIM		R/W		0	SS	I Receiv	ve FIFC) Interru	ipt Mas	k			
								0: F	RX FIFO) half-fu	ull or mo	ore con	dition in	iterrupt	is mas	ked.
														-		nasked.
								1.1	VVI II V					nonupi	15 110(1	naonea.
	1		RTIM		R/W		0	SS	I Receiv	ve Time	-Out In	terrupt	Mask			
								0: I	RX FIF	D time-o	out inter	rrupt is	masked	l.		
								1: F	RX FIFO	D time-o	out inter	rupt is	not mas	sked.		
	0		RORIM		R/W		0	SS	I Recei	ve Ovei	run Inte	errupt N	/lask			
								0: F	RX FIFO	D overru	un inter	rupt is i	masked			
												-	not mas			

SSI Interrupt Mask (SSIIM)

Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

	SSI Raw Offset 0x0		rupt Sta	itus	(SSI	RIS)												
	31	30	29		28		27	26	25	24	23	22	21	20	19	18	17	16
ſ	1		1	1						res	l erved		1	1	1	I	1	1
Type Reset	RO 0	RO 0	RO 0		RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13		12		11	10	9	8	7	6	5	4	3	2	1	0
	'			1		1	'	res	served		1	l	•		TXRIS	RXRIS	RTRIS	RORRIS
Type Reset	RO 0	RO 0	RO 0		RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0
Bi	it/Field		Nam	ne			Туре		Reset	De	escription	۱						
	31:4		reserv	ved			RO		0		eserved ver be c			ndeter	minate v	alue, a	nd shoi	uld
	3		TXR	IS			RO		1						pt Status) is half f		ss, whe	en set.
	2		RXR	IS			RO		0						ot Status is half fu		ore, wh	en set.
	1		RTR	IS			RO		0						errupt St out has o		d, wher	n set.
	0		ROR	RIS			RO		0						rupt Sta has ove		, when	set.

Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The **SSIMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

	SSI Masl	ked Int	errupt Sta	atus (SS	SIMIS)											
	Offset 0x01	С														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			i i		i i		1 1	*000	i erved	1	1	1	1	I	I	i I
I																
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			т т				<u>т т</u>		1	1	1	1		_		
						res	erved						TXMIS	RXMIS	RTMIS	RORMIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
В	it/Field		Name		Туре		Reset	De	scriptio	n						
	31:4		reserved	I	RO		0		served ver be c			indeter	minate v	alue, ar	nd shou	blu
	3		TXMIS		RO		0						errupt Sta			
								Ind	licates t	that the	transr) is half f	ull or le	ss, whe	en set.
	2		RXMIS		RO		0	SS	l Recei	ve FIFC) Masł	ked Inte	rrupt Sta	itus		
	_						-						•		ana uda	
								Ind	licates t	nat the	receiv	e FIFO	is half fu	in or mo	bre, wh	en set.
	1		RTMIS		RO		0	SS	l Recei	ve Time	e-Out I	Masked	Interrup	t Status	;	
													out has d			t
								inu	icales l	inai line	receiv	e une-		JUCUITE	u, when	1 301.
	0		RORMIS	6	RO		0	SS	l Recei	ve Ove	rrun M	asked I	nterrupt	Status		
													has ove		whon	sot
								inu	icales l	inat tile	ICCEIV	EFIFU	1105 016	noweu	, wiieli	301.

SSI Masked Interrupt Status (SSIMIS)

Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

	SSI Inter Offset 0x02	-	lear (SSI	ICR)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[I		1 1		1 1		1 1	rese	erved		1	1		I	1	l
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[ľ		1 1		1 1		reser	ved	1					I	RTIC	RORIC
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	W1C 0	W1C 0
												nd shoi	hld			
	0		RORIC		W1C		0	0: 1: SS 0:	No effec Clears in BI Receiv No effec Clears in	et on int Interrupt ve Over et on int	errupt. t. rrun Inte errupt.	·				

Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0


The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

	Offset 0xl	ipneral ic	Jentifica	(11011 4 (SSIPeri	pmD4)										
·	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		i i	Î			i	1 1	*200	erved	i	1	1	I	1	I	1
Turna	RO	RO	PO	RO	RO	RO	P.O.			P.O.	RO	RO	PO	PO	PO	P.O.
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		і I				1	1 1			1	1	1	I	1	1	
I				rese	rved							PI	D4			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/	Field	Ν	lame		Туре		Reset		Descrip	ntion						
Die	i lola		lanno		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		10000		Dooon	50011						
3	1:8	roc	served		RO		0		Decon	od hite	roturn	an indet	ormina	to value	ande	bould
5	1.0	103			NO		0					annuci	CIIIIII		, and 3	noulu
									never b		yeu.					
_	7.0	-			D O		000						01			
	7:0	F	PID4		RO		0x00		551 Pe	ripnera	пр ке	gister[7:	0]			

SSI Peripheral Identification 4 (SSIPeriphID4)

Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4


The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.



SSI Peripheral Identification 5 (SSIPeriphID5)

Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.



Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

		pheral i	uentinca		Sonen	ipin D /)										
(Offset 0xF	DC														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	l l		1	1		1	1 1		1	1	1	1		1	1	1
								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1						1	1 1	-		1	· ·	1		1	1	
				resei	rved							PI	D7			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/	Field	N	lame		Туре		Reset		Descri	ption						
3	1:8	res	served		RO		0			ved bits be chan		an indet	ermina	ate value	e, and s	should
7	7 :0	F	PID7		RO		0x00		SSI Pe	eriphera	I ID Re	gister[3	1:24]			

SSI Peripheral Identification 7 (SSIPeriphID7)

Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

	SSI Perip Offset 0xFF		Identificat	tion 0 (S	SIPerip	hID0)										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		•		1 1	rese	rved		1			1	•	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	reserv	red		1 1				I	PII	D0	I	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1	RO 0
В	it/Field		Name		Туре		Reset	Des	scriptior	ı						
	31:8		reserved		RO		0		served l ver be c			indeterm	ninate v	value, a	and sho	uld
	7:0		PID0		RO		0x22	SS	l Periph	eral ID	Regist	ter[7:0]				
									n be use ipheral.		software	e to iden	tify the	preser	nce of t	his

April 27, 2007

Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

	SSI Perij Offset 0xFl		Identifica	tion I (SSIPerip	hIDI)										
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		ı ı				1	rese	rved		1	1		1	I	J
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Г	1.5	14	1	12		10	1	0	,	0	-	, ,	5	-		
				rese	rved							PII	D1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
					-		D	D.								
В	it/Field		Name		Туре		Reset	Des	scriptior	ר						
	31:8		reserved	1	RO		0		served l ver be c			ndeterm	inate v	alue, a	nd shou	ıld
	7:0		PID1		RO		0x00	SS	l Periph	eral ID	Regist	er [15:8]	l			
									n be us ipheral.		oftware	to iden	tify the	presen	ice of th	is

SSI Peripheral Identification 1 (SSIPeriphID1)

Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

	SSI Perip Offset 0xFF		Identificat	tion 2 (S	SSIPerip	hID2)										
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1	ľ	ľ		1 1	rese	rved		I	I	1	I	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•			reserv	ved .					•	•	PI	D2	•	•	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bi	t/Field		Name		Туре		Reset	De	scriptio	ſ						
	31:8		reserved		RO		0		served ver be c			ndetern	ninate v	alue, a	nd shou	ld
	7:0		PID2		RO		0x18	SS	l Periph	eral ID	Regist	er [23:1	6]			
									n be us ipheral.	-	oftware	to iden	tify the	presen	ce of th	is

Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

(Offset 0xF	EC		,	1											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1	rese	rved		1 1				1	PII	D3	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1
В	it/Field		Name		Туре		Reset	De	scriptior	ı						
	31:8		reserve	d	RO		0		served l ver be c			ndeterm	inate v	alue, ar	nd shou	ıld
	7:0 PID3 RO 0x0								l Periph	eral ID	Registe	er [31:24	4]			
									n be use ipheral.	ed by s	oftware	to iden	tify the	presen	ce of th	is

SSI Peripheral Identification 3 (SSIPeriphID3)

Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0


The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.

	SSI Prim Offset 0xFl		Identificat	ion 0 (S	SIPCell	ID0)										
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				1 1	rese	rved	1	1	1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	I		1 1	reserv	ved		1 1			I	I	CI	D0	I	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 1
	t/Field		Name		Туре		Reset		scriptio							
:	31:8		reserved		RO		0			bits ret changed	urn an i d.	ndetern	ninate v	alue, a	nd shou	ld
	7:0		CID0		RO		0x0D	SS	I Prime	Cell ID	Registe	er [7:0]				
									ovides s stem.	oftware	e a stan	dard cr	oss-per	ipheral	identifio	cation

April 27, 2007

Register 19: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4

The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.



Register 20: SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8

The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.

	SI Prim		Identificat	ion 2 (S	SSIPCell	ID2)										
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				1 1	rese	rved	1	1	1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								CID2							
Туре	RO	RO	RO	RO	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO
	Bit/Field		Name		Туре		° Reset		Description						1	
31:8			reserved		RO		0		Reserved bits return an indeterminate value, and never be changed.					nd shou	ıld	
	7:0		CID2		RO		0x05	SS	l Prime	Cell ID	Registe	er [23:10	6]			
									ovides s stem.	software	e a stan	dard cro	oss-per	ipheral	identific	ation

April 27, 2007

Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.

,	5511111	liccen 1	ucintinea			105)										
(Offset 0xF	FC														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			1 1				1	1	1	1 1			1	1		
l								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	1		1 1	1			1	1		1 1			1	1	1	
l				resei	rved							CI	D3			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
в	it/Field		Name		Туре		Reset	De	scriptio	n						
			Hume		Type		110001	00	oonpuo							
	31:8		reserved	4	RO		0	Po	bowood	bits retu	ırn an İı	ndatarn	ninato v	د میاد	and shou	ıld
	51.0				NO.		0					lucioni		aiuc, a		JIG
								nev		changed	-					
	7.0				D O		0	~~~			D = =: = + =	- 104.0	41			
	7:0		CID3		RO		0xB1	55	I Prime	Cell ID I	Registe	er [31:24	4]			
								Pro	vides s	software	a stan	dard cro	oss-per	ipheral	identifi	cation
									stem.				000 p.0.			
								Sys	icini.							

SSI Primecell Identification 3 (SSIPCellID3)

14 Inter-Integrated Circuit (I²C) Interface

The Inter-Integrated Circuit (I²C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDL and a serial clock line SCL).

The I²C bus interfaces to external I²C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I²C bus may also be used for system testing and diagnostic purposes in product development and manufacture.


The Stellaris I^2C module provides the ability to communicate to other IC devices over an I^2C bus. The I^2C bus supports devices that can both transmit and receive (write and read) data.


Devices on the I^2C bus can be designated as either a master or a slave. The I^2C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. The four I^2C modes are: Master Transmit, Master Receive, Slave Transmit, and Slave Receive.

The Stellaris I²C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I^2C master and slave can generate interrupts. The I^2C master generates interrupts when a transmit or receive operation completes (or aborts due to an error). The I^2C slave generates interrupts when data has been sent or requested by a master.

14.1 Block Diagram






14.2 Functional Description

The I^2C module is comprised of both a master and slave function. The master and slave functions are implemented as separate peripherals. The I^2C module must be connected to bi-directional Open-Drain pads. A typical I^2C bus configuration is shown in Figure 14-2.

See "I2C Timing" on page 357 for I^2C timing diagrams.

Figure 14-2. I²C Bus Configuration



14.2.1 I²C Bus Functional Overview

The I²C bus uses only two signals: SDA and SCL, named I2CSDA and I2CSCL on Stellaris microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line.


14.2.1.1 Data Transfers

Both the SDA and SCL lines are bi-directional, connected to the positive supply via pull-up resistors. The bus is idle or free, when both lines are High. The output devices (pad drivers) must have an open-drain configuration. Data on the I²C bus can be transferred at rates up to 100 Kbps in Standard mode and up to 400 Kbps in Fast mode.

14.2.1.2 Data Validity

The data on the SDA line must be stable during the High period of the clock. The data line can only change when the clock SCL is in its Low state (see Figure 14-3).


Figure 14-3. Data Validity During Bit Transfer on the I²C Bus



14.2.1.3 START and STOP Conditions

The protocol of the I²C bus defines two states: START and STOP. A High-to-Low transition on the SDA line while the SCL is High is a START condition. A Low-to-High transition on the SDA line while SCL is High is defined as a STOP condition. The bus is considered busy after a START condition. The bus is considered free after a STOP condition. See Figure 14-4.

Figure 14-4. START and STOP Conditions



14.2.1.4 Byte Format

Every byte put out on the SDA line must be 8-bits long. The number of bytes per transfer is unrestricted. Each byte has to be followed by an Acknowledge bit. Data is transferred with the MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

14.2.1.5 Acknowledge

Data transfer with an acknowledge is obligatory. The acknowledge-related clock pulse is generated by the master. The transmitter releases the SDA line during the acknowledge clock pulse.

The receiver must pull down SDA during the acknowledge clock pulse such that it remains stable (Low) during the High period of the acknowledge clock pulse.

When a slave receiver does not acknowledge the slave address, the data line must be left in a High state by the slave. The master can then generate a STOP condition to abort the current transfer.

If the master receiver is involved in the transfer, it must signal the end of data to the slave-transmitter by not generating an acknowledge on the last byte that was clocked out of the slave. The slave-transmitter must release the SDA line to allow the master to generate the STOP or a repeated START condition.

14.2.1.6 Arbitration


A master may start a transfer only if the bus is idle. Two or more masters may generate a START condition within minimum hold time of the START condition. Arbitration takes place on the SDA line, while SCL is in the High state, in such a manner that the master transmitting a High level (while another master is transmitting a Low level) will switch off its data output stage.

Arbitration can be over several bits. Its first stage is a comparison of address bits. If both masters are trying to address the same device, arbitration continues with comparison of data bits.

14.2.1.7 Data Format with 7-Bit Address


Data transfers follow the format shown in Figure 14-5. After the START condition, a slave address is sent. This address is 7-bits long followed by an eighth bit, which is a data direction bit (R/s bit in the **I2CMSA** register). A zero indicates a transmission (Send); a one indicates a request for data (Receive). A data transfer is always terminated by a STOP condition generated by the master. However, a master can still communicate on the bus by generating a repeated START condition and addressing another slave without first generating a STOP condition. Various combinations of receive/send formats are then possible within such a transfer.

Figure 14-5. Complete Data Transfer with a 7-Bit Address



The first seven bits of the first byte make up the slave address (see Figure 14-6). The eighth bit determines the direction of the message. A zero in the R/S position of the first byte means that the master will write (send) information to a selected slave. A one in this position means that the master will receive information from the slave.

Figure 14-6. R/S Bit in First Byte



14.2.1.8 I²C Master Command Sequences

Figure 14-7 through Figure 14-12 present the command sequences available for the I²C master.

Figure 14-7. Master Single SEND






Figure 14-8. Master Single RECEIVE










Figure 14-10. Master Burst RECEIVE (receiving m bytes)

Figure 14-11. Master Burst RECEIVE after Burst SEND






Figure 14-12. Master Burst SEND after Burst RECEIVE



14.2.1.9 I²C Slave Command Sequences

Figure 14-13 presents the command sequence available for the I^2C slave.

Figure 14-13. Slave Command Sequence



14.2.2 Available Speed Modes

The SCL clock rate is determined by the parameters: CLK_PRD, TIMER_PRD, SCL_LP, and SCL_HP.

where:

 $\mathtt{CLK_PRD}$ is the system clock period

 SCL_LP is the Low phase of the SCL clock (fixed at 6)

SCL_HP is the High phase of the SCL clock (fixed at 4)

TIMER_PRD is the programmed value in the **I2C Master Timer Period (I2CMTPR)** register (see page 326).

The SCL clock period is calculated as follows:

SCL_PERIOD = 2*(1 + TIMER_PRD)*(SCL_LP + SCL_HP)*CLK_PRD

For example:

CLK_PRD = 50 ns TIMER_PRD = 2 SCL_LP=6 SCL_HP=4

yields a SCL frequency of:

1/T = 333 Khz

Table 14-1 gives examples of Timer period, system clock, and speed mode (Standard or Fast).

 Table 14-1.
 Examples of I²C Master Timer Period versus Speed Mode

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode
4 Mhz	0x01	100 Kbps	-	-
6 Mhz	0x02	100 Kbps	-	-
12.5 Mhz	0x06	89 Kbps	0x01	312 Kbps
16.7 Mhz	0x08	93 Kbps	0x02	278 Kbps
20 Mhz	0x09	100 Kbps	0x02	333 Kbps
25 Mhz	0x0C	96.2 Kbps	0x03	312 Kbps

14.3 Initialization and Configuration

The following example shows how to configure the I^2C module to send a single byte as a master. This assumes the system clock is 20 MHz.

- 1. Enable the I²C clock by writing a value of 0x00001000 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register. Also, be sure to enable the same pins for Open Drain operation.
- 3. Initialize the I²C Master by writing the I2CMCR register with a value of 0x00000020.
- 4. Set the desired SCL clock speed of 100 Kbps by writing the I2CMTPR register with the correct value. The value written to the I2CMTPR register represents the number of system clock periods in one SCL clock period. The TPR value is determined by the following equation:

```
TPR = (System Clock / (2 * (SCL_LP + SCL_HP) * SCL_CLK)) - 1;
TPR = (20MHz / (2 * (6 + 4) * 100000)) - 1;
TPR = 9
```

Write the I2CMTPR register with the value of 0x00000009.

- 5. Specify the slave address of the master and that the next operation will be a Send by writing the **I2CMSA** register with a value of 0x00000076. This sets the slave address to 0x3B.
- 6. Place data (byte) to be sent in the data register by writing the **I2CMDR** register with the desired data.

- 7. Initiate a single byte send of the data from Master to Slave by writing the **I2CMCS** register with a value of 0x00000007 (STOP, START, RUN).
- 8. Wait until the transmission completes by polling the I2CMCS register's BUSBSY bit until it has been cleared.

14.4 Register Map

Table 14-2 lists the I^2C registers. All addresses given are relative to the I^2C base addresses for the master and slave:

- I²C Master: 0x40020000
- I²C Slave: 0x40020800

Table 14-2.	I ² C Register Map
-------------	-------------------------------


Offset	Name	Reset	Туре	Description	See page
0x000	I2CMSA	0x00000000	R/W	Master slave address	319
0x004	I2CMCS	0x00000000	R/W	Master control/status	320
0x008	I2CMDR	0x00000000	R/W	Master data	325
0x00C	I2CMTPR	0x00000001	R/W	Master timer period	326
0x010	I2CMIMR	0x00000000	R/W	Master interrupt mask	327
0x014	I2CMRIS	0x00000000	RO	Master raw interrupt status	328
0x018	I2CMMIS	0x00000000	RO	Master masked interrupt status	328
0x01C	I2CMICR	0x00000000	WO	Master interrupt clear	329
0x020	I2CMCR	0x00000000	R/W	Master configuration	330
0x000	I2CSOAR	0x00000000	R/W	Slave address	332
0x004	I2CSCSR	0x00000000	RO	Slave control/status	333
0x008	I2CSDR	0x00000000	R/W	Slave data	335
0x00C	I2CSIMR	0x00000000	R/W	Slave interrupt mask	336
0x010	I2CSRIS	0x00000000	RO	Slave raw interrupt status	337
0x014	I2CSMIS	0x00000000	RO	Slave masked interrupt status	338
0x018	I2CSICR	0x00000000	WO	Slave interrupt clear	339

14.5 **Register Descriptions (I²C Master)**

The remainder of this section lists and describes the I²C master registers, in numerical order by address offset. See also "Register Descriptions (I2C Slave)" on page 332.

Register 1: I²C Master Slave Address (I2CMSA), offset 0x000

This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Send (Low).



I2C Master Slave Address (I2CMSA)

Register 2: I²C Master Control/Status (I2CMCS), offset 0x004

This register accesses four control bits when written, and accesses seven status bits when read.

The status register consists of seven bits, which when read determine the state of the I^2C bus controller.

The control register consists of four bits: the RUN, START, STOP, and ACK bits.

The START bit causes the generation of the START, or REPEATED START condition.

The STOP bit determines if the cycle stops at the end of the data cycle, or continues on to a burst. To generate a single send cycle, the **I2C Master Slave Address (I2CMSA)** register is written with the desired address, the R/S bit is set to 0, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the **I2CMDR** register. When the I²C module operates in Master receiver mode, the ACK bit must be set normally to logic 1. This causes the I²C bus controller to send an acknowledge automatically after each byte. This bit must be reset when the I²C bus controller requires no further data to be sent from the slave transmitter.

I2C Master Status (I2CMCS): Read Offset 0x004

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1			reser	ved	1 1				1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[15	1	1	1	1		rved	1 1	,	BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	I2C Ma Offset 0x		ontrol (I20	CMCS)	: Write											
·	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I	1			reser	ved	1 1				I	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	15	14	13	12	11	10	9	0	0	6	5	4	3	2	1	0
ſ	15	14	1	12	•		rved	1 1	,		5	,	ACK	STOP	START	RUN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	WO 0	WO 0	WO 0	WO 0
			Neme		Turne	De	t	Deceri	-1:							
BI	t/Field		Name		Туре	Re	eset	Descrip	otion							
Rea	d-Onl	y Statu	us Regis	ster												
:	31:7		reserved	ł	RO		0	Reserv be cha		return a	an inde	etermina	ate valu	e, and s	should i	never
	6	BUSBSY		(R	0		This bit specifies the state of the I ² C bus. If set, the bus is busy; otherwise, the bus is idle. The bit changes based on the START and STOP conditions.								
	5 IDLE R		I	0			fies the e the co				set, the	e contro	ller is			

320

Bit/Field	Name	Туре	Reset	Description
4	ARBLST	R	0	This bit specifies the result of bus arbitration. If set, the controller lost arbitration; otherwise, the controller won arbitration.
3	DATACK	R	0	This bit specifies the result of the last data operation. If set, the transmitted data was not acknowledged; otherwise, the data was acknowledged.
2	ADRACK	R	0	This bit specifies the result of the last address operation. If set, the transmitted address was not acknowledged; otherwise, the address was acknowledged.
1	ERROR	R	0	This bit specifies the result of the last bus operation. If set, an error occurred on the last operation; otherwise, no error was detected. The error can be from the slave address not being acknowledged, the transmit data not being acknowledged, or because the controller lost arbitration.
0	BUSY	R	0	This bit specifies the state of the controller. If set, the controller is busy; otherwise, the controller is idle. When the BUSY bit is set, the other status bits are not valid.
Write-Only (Control Register			
31:7	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
6-4	reserved	W	0	Write reserved.
3	ACK	W	0	When set, causes received data byte to be acknowledged automatically by the master. See field decoding in Table 14-3 on page 322.

0

0

0

W

W

W

- When set, causes the generation of the STOP condition. See field decoding in Table 14-3.
- When set, causes the generation of a START or repeated START condition. See field decoding in Table 14-3.
- When set, allows the master to send or receive data. See field decoding in Table 14-3.

2

1

0

STOP

START

RUN

Current	I2CMSA[0]		I2CMC	Description					
State	R/S	АСК	STOP	START	RUN	Description			
ldle	0	Xa	0	1	1	START condition followed by SEND (master goes to the Master Transmit state).			
	0	Х	1	1	1	START condition followed by a SEND and STOP condition (master remains in Idle state).			
	1	0	0	1	1	START condition followed by RECEIVE operation with negative ACK (master goes to the Master Receive state).			
	1	0	1	1	1	START condition followed by RECEIVE and STOP condition (master remains in Idle state).			
	1	1	0	1	1	START condition followed by RECEIVE (master goes to the Master Receive state).			
	1	1	1	1	1	Illegal.			
	All other combi	inations not	listed are r	non-operatio	ons.	NOP.			

Table 14-3. Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)

Current	I2CMSA[0]		I2CMC	S[3:0]		Description		
State	R/S	ACK	STOP	START	RUN	- Description		
Master Transmit	x	Х	0	0	1	SEND operation (master remains in Master Transmit state).		
	X	Х	1	0	0	STOP condition (master goes to Idle state).		
	X	Х	1	0	1	SEND followed by STOP condition (master goes to Idle state).		
	0	Х	0	1	1	Repeated START condition followed by a SEND (master remains in Master Transmit state).		
	0	Х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).		
	1	0	0	1	1	Repeated START condition followed by a RECEIVE operation with a negative ACK (master goes to Master Receive state).		
	1	0	1	1	1	Repeated START condition followed by a SEND and STOP condition (master goes to Idle state).		
	1	Repeated START condition followed by RECEIVE (master goes to Master Receive state).						
	1	1	1	1	1	Illegal.		
	All other combi	nations not	listed are r	non-operatio	ons.	NOP.		

Table 14-3. Write Field Decoding for I2CMCS[3:0] Field (Sheet 2 of 3)

Current	I2CMSA[0]		I2CMC	CS[3:0]	Description	
State	R/S	ACK	STOP	START	RUN	Description
Master Receive	X	0	0	0	1	RECEIVE operation with negative ACK (master remains in Master Receive state).
	X	х	1	0	0	STOP condition (master goes to Idle state). ^b
	X	0	1	0	1	RECEIVE followed by STOP condition (master goes to Idle state).
	X	1	0	0	1	RECEIVE operation (master remains in Master Receive state).
	Х	1	1	0	1	Illegal.
	1	0	0	1	1	Repeated START condition followed by RECEIVE operation with a negative ACK (master remains in Master Receive state).
	1	0	1	1	1	Repeated START condition followed by RECEIVE and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master remains in Master Receive state).
	0	Х	0	1	1	Repeated START condition followed by SEND (master goes to Master Transmit state).
	0	х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
	All other combi	nations not	listed are i	non-operatio	ons.	NOP.


Table 14-3.	Write Field Decoding for I2CMCS[3:0] Field (Sheet 3 of 3)
-------------	---

a. An X in a table cell indicates that applies to a bit set to 0 or 1.

b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.


Register 3: I²C Master Data (I2CMDR), offset 0x008

This register contains the data to be transmitted when in the Master Transmit state, and the data received when in the Master Receive state.




Register 4: I²C Master Timer Period (I2CMTPR), offset 0x00C

This register specifies the period of the SCL clock



Register 5: I²C Master Interrupt Mask (I2CMIMR), offset 0x010

This register controls whether a raw interrupt is promoted to a controller interrupt.




0

RIS

Register 6: I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014

This register specifies whether an interrupt is pending.

RO



0

Reserved bits return an indeterminate value, and should never be changed.

17

RO

0

1

RO

0

16

RO

0

0 RIS

RO


0

This bit specifies the raw interrupt state (prior to masking) of the I^2C master block. If set, an interrupt is pending; otherwise, an interrupt is not pending.

Register 7: I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018


This register specifies whether an interrupt was signaled.

I2C Master Masked Interrupt Status (I2CMMIS)



Register 8: I²C Master Interrupt Clear (I2CMICR), offset 0x01C

This register clears the raw interrupt.



Register 9: I²C Master Configuration (I2CMCR), offset 0x020

This register configures the mode (Master or Slave) and sets the interface for test mode loopback.

	I2C Mas Offset 0x0		onfiguratio	on (I2C	MCR)		·			,						·
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	I	ı ı		1	res	served	I	1	I	I			1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	•	reser	ved	1	1	1	•	SFE	MFE		reserved		LPBK
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
В	Bit/Field		Name	е	Туре	e	Rese	t I	Descripti	on						
	31:6		reserv	ed	RO		0		Reserved bits return an indeterminate value, and should never be changed.							
	5		SFE		R/W	/	0	I	² C Slave	e Funct	ion Ena	ble				
								This bit specifies whether the interface may opera Slave mode. If set, Slave mode is enabled; otherw Slave mode is disabled.								
	4		MFE	E	R/W	/	0	I	² C Mast	er Fund	ction Er	able				
								This bit specifies whether the interface may opera Master mode. If set, Master mode is enabled; othe Master mode is disabled and the interface clock is						otherv	vise,	
	3:1		reserv	ed	RO		0		Reserved bits return an indeterminate value, and shou never be changed.							ould
	0		LPB	<	R/W	/	0	0 I ² C Loopback								
								ı t	normally	or in Lo e loopb	oopbac back coi	k mode	. If set,	e is oper the devie nerwise, t	ce is p	

14.6 Register Descriptions (I²C Slave)

The remainder of this section lists and describes the I^2C slave registers, in numerical order by address offset. See also "Register Descriptions (I2C Master)" on page 318.

Register 10: I²C Slave Own Address (I2CSOAR), offset 0x000

This register consists of seven address bits that identify the Stellaris I^2C device on the I^2C bus.

I2C Slave Own Address Register (I2CSOAR) Offset 0x000

OAR

R/W

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	т т		1	I ros	served			1			1	
I																
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
- 1		1	1	1	1 1		1	1	1			I	1 1		1	
					reserved								OAR			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Fielc	t/Field		ne	Туре		Res	et	Descrip	tion						
	31:7		reser	ved	R	0	0		Reserve	ed bits ı	return a	an indef	terminat	e value	e, and s	hould

Reserved bits return an indeterminate value, and should	
never be changed.	

0 I²C Slave Own Address

This field specifies bits A6 through A0 of the slave address.


6:0

Register 11: I²C Slave Control/Status (I2CSCSR), offset 0x004


This register accesses one control bit when written, and two status bits when read.

The read-only Status register consists of three bits: the FBR bit, the RREQ bit, and the TREQ bit. The First Byte Received (FBR) bit is set only after the Stellaris device detects its own slave address and receives the first data byte from the l^2C master. The Receive Request (RREQ) bit indicates that the Stellaris l^2C device has received a data byte from an l^2C master. Read one data byte from the **I2C Slave Data (I2CSDR)** register to clear the RREQ bit. The Transmit Request (TREQ) bit indicates that the Stellaris l^2C device is addressed as a Slave Transmitter. Write one data byte into the **I2C Slave Data (I2CSDR)** register to clear the TREQ bit.

The write-only Control register consists of one bit: the DA bit. The DA bit enables and disables the Stellaris I^2C slave operation.



I2C Slave Status Register (I2CSCSR): Read




	12C Sla	ve Com	TOT Reg	ister (12	CSCS	K): WIII	;											
	Offset 0x0	004																
	31	30	29	28	27	26	2	5	24	23	22	21	20	19		18	17	16
		1	1	1	1		1	'	re	served	1	1	1	1	1		1	
Туре	RO	RO	RO	RO	RO	RO	R	0	RO	RO	RO	RO	RO	RO		RO	RO	RO
Reset	0	0	0	0	0	0	(0	0	0	0	0	0		0	0	0
						10				-								
	15	14	13	12	11	10	9	,	8	7	6	5	4	3	_	2	1	0
								reserv	/ed									DA
Туре	RO	RO	RO	RO	RO		R		RO	RO	RO	RO	RO	RO	,	RO	RO	WO
Reset	0	0	0	0	0	0	()	0	0	0	0	0	0		0	0	0
	Bit/Field Name Type Reset Read-Only Status Register							et	Descr	iption								
	31:3		reser	rved		RO		0			ved bits be cha		an inde	etermi	nate	value	e, and s	hould
2			FB	R		RO		0		addre: bit is s	ss is re et, and	ceived. is auto	This bi	t is on ly clea	ly va	lid wl	ave's ow hen the data ha	RREQ
										Note:	This	s bit is n	ot used	d for sl	ave f	trans	mit oper	ations.

Bit/Field	Name	Туре	Reset	Description
1	TREQ	RO	0	This bit specifies the state of the I^2C slave with regards to outstanding transmit requests. If set, the I^2C unit has been addressed as a slave transmitter and uses clock stretching to delay the master until data has been written to the I2CSDR register. Otherwise, there is no outstanding transmit request.
0	RREQ	RO	0	Receive Request
				This bit specifies the status of the I ² C slave with regards to outstanding receive requests. If set, the I ² C unit has outstanding receive data from the I ² C master and uses clock stretching to delay the master until the data has been read from the I2CSDR register. Otherwise, no receive data is outstanding.
Write-Only Co	ntrol Register			
31:1	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
0	DA	WO	0	Device Active 1=Enables the I ² C slave operation. 0=Disables the I ² C slave operation.


Register 12: I²C Slave Data (I2CSDR), offset 0x008

This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.



Register 13: I²C Slave Interrupt Mask (I2CSIMR), offset 0x00C


This register controls whether a raw interrupt is promoted to a controller interrupt.



Register 14: I²C Slave Raw Interrupt Status (I2CSRIS), offset 0x010


This register specifies whether an interrupt is pending.

I2C Slave Raw Interrupt Status (I2CSRIS)




Register 15: I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x014

This register specifies whether an interrupt was signaled.



Register 16: I²C Slave Interrupt Clear (I2CSICR), offset 0x018


This register clears the raw interrupt.



15 Pin Diagram

Figure 15-1 shows the pin diagram and pin-to-signal-name mapping.

Figure 15-1. Pin Connection Diagram



16 Signal Tables

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register (see page 129).

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

Table 16-1 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Table 16-2 lists the signals in alphabetical order by signal name. Table 16-3 groups the signals by functionality, except for GPIOs. Table 16-4 lists the GPIO pins and their alternate functionality.

Pin Number	Pin Name	Pin Type	Buffer Type	Description	
1	ADC0	I	Analog	Analog-to-digital converter input 0.	
2	ADC1	I	Analog	Analog-to-digital converter input 1.	
3	ADC2	I	Analog	Analog-to-digital converter input 2.	
4	ADC3	I	Analog	Analog-to-digital converter input 3.	
5	RST	I	TTL	System reset input.	
6	LDO	-	Power	The low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μF or greater.	
7	VDD	-	Power	Positive supply for logic and I/O pins.	
8	GND	-	Power	Ground reference for logic and I/O pins.	
9	OSC0	I	Analog	Oscillator crystal input or an external clock reference input.	
10	OSC1	0	Analog	Oscillator crystal output.	
11	PC7	I/O	TTL	GPIO port C bit 7.	
	CCP4	I/O	TTL	Timer 2 capture input, compare output, or PWM output channel 4.	
12	PC6	I/O	TTL	GPIO port C bit 6.	
	CCP3	I/O	TTL	Timer 1 capture input, compare output, or PWM output channel 3.	
13	PC5	I/O	TTL	GPIO port C bit 5.	
	CCP1	I/O	TTL	Timer 0 capture input, compare output, or PWM output channel 1.	
14	PC4	I/O	TTL	GPIO port C bit 4.	
15	VDD	-	Power	Positive supply for logic and I/O pins.	
16	GND	-	Power	Ground reference for logic and I/O pins.	
17	PA0	I/O	TTL	GPIO port A bit 0.	
	U0Rx	I	TTL	UART0 receive data input.	

Table 16-1. Signals by Pin Number (Sheet 1 of 3)

Pin Number	Pin Name	Pin Type	Buffer Type	Description
18	PA1	I/O	TTL	GPIO port A bit 1.
	U0Tx	0	TTL	UART0 transmit data output.
19	PA2	I/O	TTL	GPIO port A bit 2.
	SSICIk	I/O	TTL	SSI clock reference (input when in slave mode and output in master mode).
20	PA3	I/O	TTL	GPIO port A bit 3.
	SSIFss	I/O	TTL	SSI frame enable (input for an SSI slave device and output for an SSI master device).
21	PA4	I/O	TTL	GPIO port A bit 4.
	SSIRx	I	TTL	SSI receive data input.
22	PA5	I/O	TTL	GPIO port A bit 5.
	SSITx	0	TTL	SSI transmit data output.
23	VDD	-	Power	Positive supply for logic and I/O pins.
24	GND	-	Power	Ground reference for logic and I/O pins.
25	PD0	I/O	TTL	GPIO port D bit 0.
26	PD1	I/O	TTL	GPIO port D bit 1.
27	PD2	I/O	TTL	GPIO port D bit 2.
	U1Rx	I	TTL	UART1 receive data input.
28	PD3	I/O	TTL	GPIO port D bit 3.
	U1Tx	0	TTL	UART1 transmit data output.
29	PB0	I/O	TTL	GPIO port B bit 0.
	CCP0	I/O	TTL	Timer 0 capture input, compare output, or PWM output channel 0.
30	PB1	I/O	TTL	GPIO port B bit 1.
	CCP2	I/O	TTL	Timer 1 capture input, compare output, or PWM output channel 2.
31	GND	-	Power	Ground reference for logic and I/O pins.
32	VDD	-	Power	Positive supply for logic and I/O pins.
33	PB2	I/O	TTL	GPIO port B bit 2.
	I2CSCL	I/O	OD	I ² C serial clock.
34	PB3	I/O	TTL	GPIO port B bit 3.
	I2CSDA	I/O	OD	I ² C serial data.
35	PE0	I/O	TTL	GPIO port E bit 0.

Table 16-1.	Signals by Pin Number (Sheet 2 of 3)
-------------	--------------------------------------

Pin Number	Pin Name	Pin Type	Buffer Type	Description
36	PE1	I/O	TTL	GPIO port E bit 1.
37	PC3	I/O	TTL	GPIO port C bit 3.
	TDO	0	TTL	JTAG scan test data output.
	SWO	0	TTL	Serial-wire output.
38	PC2	I/O	TTL	GPIO port C bit 2.
	TDI	I	TTL	JTAG scan test data input.
39	PC1	I/O	TTL	GPIO port C bit 1.
	TMS	I	TTL	JTAG scan test mode select input.
	SWDIO	I/O	TTL	Serial-wire debug input/output.
40	PC0	I/O	TTL	GPIO port C bit 0.
	тск	I	TTL	JTAG scan test clock reference input.
	SWCLK	I	TTL	Serial wire clock reference input.
41	PB7	I/O	TTL	GPIO port B bit 7.
	TRST	I	TTL	JTAG scan test reset input.
42	PB6	I/O	TTL	GPIO port B bit 6.
43	PB5	I/O	TTL	GPIO port B bit 5.
	CCP5	I/O	TTL	Timer 2 capture input, compare output, or PWM output channel 5.
	C0o	0	TTL	Analog comparator 0 output.
44	PB4	I/O	TTL	GPIO port B bit 4.
45	ADC7	I	Analog	Analog-to-digital converter input 7.
46	ADC6	I	Analog	Analog-to-digital converter input 6.
47	ADC5	I	Analog	Analog-to-digital converter input 5.
48	ADC4	I	Analog	Analog-to-digital converter input 4.

 Table 16-1.
 Signals by Pin Number (Sheet 3 of 3)

Table 16-2. Signals by Signal Name (Sheet 1 of 4)

Pin Name	Pin Number	Pin Type	Buffer Type	Description
ADC0	1	Ι	Analog	Analog-to-digital converter input 0.
ADC1	2	I	Analog	Analog-to-digital converter input 1.
ADC2	3	I	Analog	Analog-to-digital converter input 2.
ADC3	4	Ι	Analog	Analog-to-digital converter input 3.

Pin Name	Pin Number	Pin Type	Buffer Type	Description	
ADC4	48	I	Analog	Analog-to-digital converter input 4.	
ADC5	47	I	Analog	Analog-to-digital converter input 5.	
ADC6	46	I	Analog	Analog-to-digital converter input 6.	
ADC7	45	I	Analog	Analog-to-digital converter input 7.	
CCP0	29	I/O	TTL	Timer 0 capture input, compare output, or PWM output channel 0.	
CCP1	13	I/O	TTL	Timer 0 capture input, compare output, or PWM output channel 1.	
CCP2	30	I/O	TTL	Timer 1 capture input, compare output, or PWM output channel 2.	
CCP3	12	I/O	TTL	Timer 1 capture input, compare output, or PWM output channel 3.	
CCP4	11	I/O	TTL	Timer 2 capture input, compare output, or PWM output channel 4.	
CCP5	43	I/O	TTL	Timer 2 capture input, compare output, or PWM output channel 5.	
GND	8	-	Power	Ground reference for logic and I/O pins.	
GND	16	-	Power	Ground reference for logic and I/O pins.	
GND	24	-	Power	Ground reference for logic and I/O pins.	
GND	31	-	Power	Ground reference for logic and I/O pins.	
I2CSCL	33	I/O	OD	I ² C serial clock.	
I2CSDA	34	I/O	OD	I ² C serial data.	
LDO	6	-	Power	The low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater.	
OSC0	9	I	Analog	Oscillator crystal input or an external clock reference input.	
OSC1	10	0	Analog	Oscillator crystal output.	
PA0	17	I/O	TTL	GPIO port A bit 0.	
PA1	18	I/O	TTL	GPIO port A bit 1.	
PA2	19	I/O	TTL	GPIO port A bit 2.	
PA3	20	I/O	TTL	GPIO port A bit 3.	
PA4	21	I/O	TTL	GPIO port A bit 4.	
PA5	22	I/O	TTL	GPIO port A bit 5.	
PB0	29	I/O	TTL	GPIO port B bit 0.	
PB1	30	I/O	TTL	GPIO port B bit 1.	
PB2	33	I/O	TTL	GPIO port B bit 2.	
PB3	34	I/O	TTL	GPIO port B bit 3.	
PB4	44	I/O	TTL	GPIO port B bit 4.	

Table 16-2.	Signals by Signal Name	(Sheet 2 of 4)
-------------	------------------------	----------------

Pin Name	Pin Number	Pin Type	Buffer Type	Description
PB5	43	I/O	TTL	GPIO port B bit 5.
PB6	42	I/O	TTL	GPIO port B bit 6.
PB7	41	I/O	TTL	GPIO port B bit 7.
PC0	40	I/O	TTL	GPIO port C bit 0.
PC1	39	I/O	TTL	GPIO port C bit 1.
PC2	38	I/O	TTL	GPIO port C bit 2.
PC3	37	I/O	TTL	GPIO port C bit 3.
PC4	14	I/O	TTL	GPIO port C bit 4.
PC5	13	I/O	TTL	GPIO port C bit 5.
PC6	12	I/O	TTL	GPIO port C bit 6.
PC7	11	I/O	TTL	GPIO port C bit 7.
PD0	25	I/O	TTL	GPIO port D bit 0.
PD1	26	I/O	TTL	GPIO port D bit 1.
PD2	27	I/O	TTL	GPIO port D bit 2.
PD3	28	I/O	TTL	GPIO port D bit 3.
PE0	35	I/O	TTL	GPIO port E bit 0.
PE1	36	I/O	TTL	GPIO port E bit 1.
RST	5	I	TTL	System reset input.
SSICIk	19	I/O	TTL	SSI clock reference (input when in slave mode and output in master mode).
SSIFss	20	I/O	TTL	SSI frame enable (input for an SSI slave device and output for an SSI master device).
SSIRx	21	I	TTL	SSI receive data input.
SSITx	22	0	TTL	SSI transmit data output.
SWCLK	40	I	TTL	Serial wire clock reference input.
SWDIO	39	I/O	TTL	Serial-wire debug input/output.
SWO	37	0	TTL	Serial-wire output.
ТСК	40	I	TTL	JTAG scan test clock reference input.
TDI	38	I	TTL	JTAG scan test data input.
TDO	37	0	TTL	JTAG scan test data output.
TMS	39	I	TTL	JTAG scan test mode select input.

 Table 16-2.
 Signals by Signal Name (Sheet 3 of 4)

Pin Name	Pin Number	Pin Type	Buffer Type	Description
TRST	41	I	TTL	JTAG scan test reset input.
U0Rx	17	I	TTL	UART0 receive data input.
U0Tx	18	0	TTL	UART0 transmit data output.
U1Rx	27	I	TTL	UART1 receive data input.
U1Tx	28	0	TTL	UART1 transmit data output.
VDD	7	-	Power	Positive supply for logic and I/O pins.
VDD	15	-	Power	Positive supply for logic and I/O pins.
VDD	23	-	Power	Positive supply for logic and I/O pins.
VDD	32	-	Power	Positive supply for logic and I/O pins.

Table 16-2. Signals by Signal Name (Sheet 4 of 4)

Table 16-3.	Signals by	Function,	Except for	GPIO	(Sheet 1 of 3)
		' i unotion,	EXCOPTION		

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
ADC	ADC0	1	I	Analog	Analog-to-digital converter input 0.
	ADC1	2	I	Analog	Analog-to-digital converter input 1.
	ADC2	3	I	Analog	Analog-to-digital converter input 2.
	ADC3	4	I	Analog	Analog-to-digital converter input 3.
	ADC4	48	I	Analog	Analog-to-digital converter input 4.
	ADC5	47	I	Analog	Analog-to-digital converter input 5.
	ADC6	46	Ι	Analog	Analog-to-digital converter input 6.
	ADC7	45	I	Analog	Analog-to-digital converter input 7.
General-Purpose Timers	CCP0	29	I/O	TTL	Timer 0 capture input, compare output, or PWM output channel 0.
	CCP1	13	I/O	TTL	Timer 0 capture input, compare output, or PWM output channel 1.
	CCP2	30	I/O	TTL	Timer 1 capture input, compare output, or PWM output channel 2.
	CCP3	12	I/O	TTL	Timer 1 capture input, compare output, or PWM output channel 3.
	CCP4	11	I/O	TTL	Timer 2 capture input, compare output, or PWM output channel 4.
	CCP5	43	I/O	TTL	Timer 2 capture input, compare output, or PWM output channel 5.

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
I2C	I2CSCL	33	I/O	OD	I ² C serial clock.
	I2CSDA	34	I/O	OD	I ² C serial data.
JTAG/SWD/SWO	SWCLK	40	I	TTL	Serial-wire clock reference input.
	SWDIO	39	I/O	TTL	Serial-wire debug input/output.
	SWO	37	0	TTL	Serial-wire output.
	тск	40	I	TTL	JTAG scan test clock reference input.
	TDI	38	I	TTL	JTAG scan test data input.
	TDO	37	0	TTL	JTAG scan test data output.
	TMS	39	I	TTL	JTAG scan test mode select input.
	TRST	41	I	TTL	JTAG scan test reset input.
Power	GND	8	-	Power	Ground reference for logic and I/O pins.
	GND	16	-	Power	Ground reference for logic and I/O pins.
	GND	24	-	Power	Ground reference for logic and I/O pins.
	GND	31	-	Power	Ground reference for logic and I/O pins.
	LDO	6	-	Power	The low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 µF or greater.
	VDD	7	-	Power	Positive supply for logic and I/O pins.
	VDD	15	-	Power	Positive supply for logic and I/O pins.
	VDD	23	-	Power	Positive supply for logic and I/O pins.
	VDD	32	-	Power	Positive supply for logic and I/O pins.
SSI	SSICIk	19	I/O	TTL	SSI clock reference (input when in slave mode and output in master mode).
	SSIFss	20	I/O	TTL	SSI frame enable (input for an SSI slave device and output for an SSI master device).
	SSIRx	21	I	TTL	SSI receive data input.
	SSITx	22	0	TTL	SSI transmit data output.
System Control & Clocks	OSC0	9	I	Analog	Oscillator crystal input or an external clock reference input.
	OSC1	10	0	Analog	Oscillator crystal output.
	RST	5	I	TTL	System reset input.

 Table 16-3.
 Signals by Function, Except for GPIO (Sheet 2 of 3)

Table 16-3.	Signals by Function,	Except for GPIO (Sheet 3 of 3)
-------------	----------------------	--------------------------------

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
UART	U0Rx	17	-	TTL	UART0 receive data input.
	U0Tx	18	0	TTL	UART0 transmit data output.
	U1Rx	27	Ι	TTL	UART1 receive data input.
	U1Tx	28	0	TTL	UART1 transmit data output.

Table 16-4.	GPIO Pins and Alternate Functions (Sheet 1 of 2)
-------------	--

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PA0	17	U0Rx	
PA1	18	U0Tx	
PA2	19	SSICIk	
PA3	20	SSIFss	
PA4	21	SSIRx	
PA5	22	SSITx	
PB0	29	CCP0	
PB1	30	CCP2	
PB2	33	I2CSCL	
PB3	34	I2CSDA	
PB4	44		
PB5	43	CCP5	
PB6	42		
PB7	41	TRST	
PC0	40	тск	SWCLK
PC1	39	TMS	SWDIO
PC2	38	TDI	
PC3	37	TDO	SWO
PC4	14		
PC5	13	CCP1	
PC6	12	CCP3	
PC7	11	CCP4	
PD0	25		

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PD1	26		
PD2	27	U1Rx	
PD3	28	U1Tx	
PE0	35		
PE1	36		

 Table 16-4.
 GPIO Pins and Alternate Functions (Sheet 2 of 2)

Operating Characteristics 17

Table 17-1. Temperature Characteristics

Characteristic	Symbol	Value	Unit
Operating temperature range ^a	T _A	-40 to +85 for industrial	°C

a. Maximum storage temperature is 150°C.

Table 17-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) ^a	θ _{JA}	76	°C/W
Average junction temperature ^b	TJ	$T_A + (P_{AVG} \cdot \theta_{JA})$	°C
Maximum junction temperature	T _{JMAX}	105 ^c	°C

a. Junction to ambient thermal resistance θ_{JA} numbers are determined by a package simulator.

b. Power dissipation is a function of temperature.
c. T_{JMAX} calculation is based on power consumption values and conditions as specified in "Power Specifications" on page 353 of the data sheet.

18 Electrical Characteristics

18.1 DC Characteristics

18.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

Note: The device is not guaranteed to operate properly at the maximum ratings.

Table 18-1. Maximum Ratings

Characteristic ^a	Symbol	Value	Unit
Supply voltage range (V _{DD})	V _{DD}	0.0 to +3.6	V
Input voltage	V _{IN}	-0.3 to 5.5	V
Maximum current for pins, excluding pins operating as GPIOs	I	100	mA
Maximum current for GPIO pins	I	100	mA

a. Voltages are measured with respect to GND.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or V_{DD}).

18.1.2 Recommended DC Operating Conditions

Table 18-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Мах	Unit
V _{DD}	Supply voltage	3.0	3.3	3.6	V
V _{IH}	High-level input voltage	2.0	-	5.0	V
V _{IL}	Low-level input voltage	-0.3	-	1.3	V
V _{SIH}	High-level input voltage for Schmitt trigger inputs	0.8 * V _{DD}	-	V _{DD}	V
V _{SIL}	Low-level input voltage for Schmitt trigger inputs	0	-	0.2 * V _{DD}	V
V _{OH}	High-level output voltage	2.4	-	-	V
V _{OL}	Low-level output voltage	-	-	0.4	V

Parameter	Parameter Name	Min	Nom	Max	Unit		
I _{OH}	High-level source current, V _{OH} =2.4 V						
	2-mA Drive	2.0	-	-	mA		
	4-mA Drive	4.0	-	-	mA		
	8-mA Drive	8.0	-	-	mA		
I _{OL}	Low-level sink current, V _{OL} =0.4 V						
	2-mA Drive	2.0	-	-	mA		
	4-mA Drive	4.0	-	-	mA		
	8-mA Drive	8.0	-	-	mA		

Table 18-2. Recommended DC Operating Conditions (Continued)

18.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
V _{LDOOUT}	Programmable internal (logic) power supply output value	2.25	-	2.75	V
	Output voltage accuracy	-	2%	-	%
t _{PON}	Power-on time	-	-	100	μs
t _{ON}	Time on	-	-	200	μs
t _{OFF}	Time off	-	-	100	μs
V _{STEP}	Step programming incremental voltage	-	50	-	mV
C _{LDO}	External filter capacitor size for internal power supply	-	1	-	μF

Table 18-3. LDO Regulator Characteristics

18.1.4 Power Specifications

The power measurements specified in Table 18-4 are run on the core processor using SRAM with the following specifications:

- V_{DD} = 3.3 V
- Temperature = 25°C

Parameter	Parameter Name	Conditions	Nom	Мах	Unit
I _{DD_RUN}	Run mode 1	LDO = 2.50 V	60	65	mA
	(Flash loop)	Code = while(1) { } executed in Flash			
		Peripherals = All clock-gated ON			
		System Clock = 25 MHz (with PLL)			
	Run mode 2	LDO = 2.50 V	40	45	mA
	(Flash loop)	Code = while (1) { } executed in Flash			
		Peripherals = All clock-gated OFF			
		System Clock = 25 MHz (with PLL)			
	Run mode 1	LDO = 2.50 V	50	55	mA
	(SRAM loop)	Code = while (1) { } executed in SRAM			
		Peripherals = All clock-gated ON			
		System Clock = 25 MHz (with PLL)			
	Run mode 2	LDO = 2.50 V	30	35	mA
	(SRAM loop)	Code = while (1) { } executed in SRAM			
		Peripherals = All clock-gated OFF			
		System Clock = 25 MHz (with PLL)			
IDD_SLEEP	Sleep mode	LDO = 2.50 V	18	21	mA
		Peripherals = All clock-gated OFF			
		System Clock = 25 MHz (with PLL)			
I _{DD_DEEPSLEEP}	Deep-Sleep	LDO = 2.25 V	950	1150	μA
	mode	Peripherals = All clock-gated OFF			
		System Clock = MOSC/16			

18.1.5 Flash Memory Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
PE _{CYC}	Number of guaranteed program/erase cycles ^a before failure	10,000	-	-	cycles
T _{RET}	Data retention at average operating temperature of 85°C	10	-	-	years
T _{PROG}	Word program time	20	-	-	μs
T _{ERASE}	Page erase time	20	-	-	ms
T _{ME}	Mass erase time	200	-	-	ms

Table 18-5. Flash Memory Characteristics


a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

18.2 AC Characteristics

18.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

Figure 18-1. Load Conditions



18.2.2 Clocks

Table 18-6.	Phase Locked Loop (PLL) Characteristics	

Parameter	Parameter Name	Min	Nom	Мах	Unit
f _{REF_CRYSTAL}	Crystal reference ^a	3.579545	-	8.192	MHz
f _{REF_EXT}	External clock reference ^a	3.579545	-	8.192	MHz
f _{PLL}	PLL frequency ^b	-	200	-	MHz
T _{READY}	PLL lock time	-	-	0.5	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register (see page 82).

b. PLL frequency is automatically calculated by the hardware based on the XTAL field of the RCC register.

Parameter	Parameter Name	Min	Nom	Мах	Unit
f _{IOSC}	Internal oscillator frequency	7	15	22	MHz
f _{MOSC}	Main oscillator frequency	1	-	8	MHz
t _{MOSC_PER}	Main oscillator period	125	-	1000	ns
fref_crystal_bypass	Crystal reference using the main oscillator (PLL in BYPASS mode) ^a	1	-	8	MHz
f _{REF_EXT_BYPASS}	External clock reference (PLL in BYPASS mode) ^a	0	-	25	MHz
f _{SYSTEM_CLOCK}	System clock	0	-	25	MHz

a. The ADC must be clocked from the PLL or directly from a 14-MHz to 18-MHz clock source in order to operate properly.

18.2.3 Temperature Sensor

Table 18-8. Temperature Sensor Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
V _{TSO}	Output voltage	0.3	-	2.7	V
t _{TSERR}	Output voltage temperature accuracy	-	-	± 3.5	°C
t _{TSNL}	Output temperature nonlinearity	-	-	± 1	°C

18.2.4 Analog-to-Digital Converter

Table 18-9. ADC Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
V _{ADCIN}	Maximum single-ended, full-scale analog input voltage	-	-	3.0	V
	Minimum single-ended, full-scale analog input voltage	-	-	0	V
	Maximum differential, full-scale analog input voltage	-	-	1.5	V
	Minimum differential, full-scale analog input voltage	-	-	-1.5	V
C _{ADCIN}	Equivalent input capacitance	-	1	-	pF

Table 18-9. ADC Characteristics (Continued)

Parameter	Parameter Name	Min	Nom	Мах	Unit
N	Resolution	-	10	-	bits
f _{ADC}	ADC internal clock frequency	7	8	9	MHz
t _{ADCCONV}	Conversion time	-	-	16	t _{ADC} cycles ^a
f _{ADCCONV}	Conversion rate	438	500	563	k samples/s
INL	Integral nonlinearity	-	-	±1	LSB
DNL	Differential nonlinearity	-	-	±1	LSB
OFF	Offset	-	-	+2	LSB
GAIN	Gain	-	-	±2	LSB

a. $t_{ADC} = 1/f_{ADC \ clock}$

18.2.5 I²C


Table 18-10.	² C Characteristics
--------------	--------------------------------

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
l1 ^a	t _{SCH}	Start condition hold time	36	-	-	system clocks
l2 ^a	t _{LP}	Clock Low period	36	-	-	system clocks
I3 ^b	t _{SRT}	I2CSCL/I2CSDA rise time (V_{IL} =0.5 V to V_{IH} =2.4 V)	-	-	(see note b)	ns
l4 ^a	t _{DH}	Data hold time	2	-	-	system clocks
I5 ^c	t _{SFT}	I2CSCL/I2CSDA fall time (V_{IH} =2.4 V to V_{IL} =0.5 V)	-	9	10	ns
l6 ^a	t _{HT}	Clock High time	24	-	-	system clocks
l7 ^a	t _{DS}	Data setup time	18	-	-	system clocks
I8 ^a	t _{SCSR}	Start condition setup time (for repeated start condition only)	36	-	-	system clocks
19 ^a	tscs	Stop condition setup time	24	-	-	system clocks

a. Values depend on the value programmed into the TPR bit in the I²C Master Timer Period (I2CMTPR) register (see page 326); a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I²C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are minimum values.

- b. Because I2CSCL and I2CSDA are open-drain-type outputs, which the controller can only actively drive Low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.
- c. Specified at a nominal 50 pF load.

Figure 18-2. I²C Timing



18.2.6 Synchronous Serial Interface (SSI)

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
S1	t _{CLK_PER}	SSICLK cycle time	2	-	65024	system clocks
S2	t _{CLK_HIGH}	SSICLK high time	-	1/2	-	t _{CLK_PER}
S3	t _{CLK_LOW}	SSICLK low time	-	1/2	-	t _{CLK_PER}
S4	t _{CLKRF}	SSICLK rise/fall time	-	7.4	26	ns
S5	t _{DMD}	Data from master valid delay time	0	-	20	ns
S6	t _{DMS}	Data from master setup time	20	-	-	ns
S7	t _{DMH}	Data from master hold time	40	-	-	ns
S8	t _{DSS}	Data from slave setup time	20	-	-	ns
S9	t _{DSH}	Data from slave hold time	40	-	-	ns

Table 18-11. SSI Characteristics





Figure 18-3. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement



8-bit control



LSB

0

-∦ MSB

LSB

4 to 16 bits output data

SSITx

SSIRx

MSB

18.2.7 JTAG and Boundary Scan

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
J1	f _{TCK}	TCK operational clock frequency	0	-	10	MHz
J2	t _{TCK}	TCK operational clock period	100	-	-	ns
J3	t _{TCK_LOW}	TCK clock Low time	-	½ t _{TCK}	-	ns
J4	t _{тск_нідн}	TCK clock High time	-	½ t _{TCK}	-	ns
J5	t _{TCK_R}	TCK rise time	0	-	10	ns
J6	t _{тск_F}	TCK fall time	0	-	10	ns
J7	t _{TMS_SU}	TMS setup time to TCK rise	20	-	-	ns
J8	t _{TMS_HLD}	TMS hold time from TCK rise	20	-	-	ns
J9	t _{TDI_SU}	TDI setup time to TCK rise	25	-	-	ns
J10	t _{TDI_HLD}	TDI hold time from TCK rise	25	-	-	ns
J11	TCK fall to	2-mA drive	-	23	35	ns
t _{TDO_ZDV}	Data Valid from High-Z	4-mA drive		15	26	ns
		8-mA drive		14	25	ns
		8-mA drive with slew rate control		18	29	ns
J12	TCK fall to	2-mA drive	-	21	35	ns
t _{TDO_DV}	Data Valid from Data	4-mA drive		14	25	ns
	Valid	8-mA drive		13	24	ns
		8-mA drive with slew rate control		18	28	ns
J13	TCK fall to	2-mA drive	-	9	11	ns
t _{TDO_DVZ}	High-Z from Data Valid	4-mA drive		7	9	ns
		8-mA drive		6	8	ns
		8-mA drive with slew rate control		7	9	ns
J14	t _{TRST}	TRST assertion time	100	-	-	ns
J15	t _{TRST_SU}	TRST setup time to TCK rise	10	-	_	ns






Figure 18-7. JTAG Test Access Port (TAP) Timing





Figure 18-8. JTAG TRST Timing



18.2.8 General-Purpose I/O

Table 18-13. GPIO Characteristics^a

Parameter	Parameter Name	Condition	Min	Nom	Мах	Unit
t _{GPIOR}	GPO Rise Time	2-mA drive	-	17	26	ns
	(from 20% to 80% of V _{DD})	4-mA drive		9	13	ns
		8-mA drive		6	9	ns
		8-mA drive with slew rate control		10	12	ns
t _{GPIOF}	GPO Fall Time	2-mA drive	-	17	25	ns
	(from 80% to 20% of V _{DD})	4-mA drive		8	12	ns
		8-mA drive	1	6	10	ns
		8-mA drive with slew rate control	1	11	13	ns

a. All GPIOs are 5 V-tolerant.

18.2.9 Reset

Table 18-14. Reset Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
R1	V _{TH}	Reset threshold	-	2.0	-	V
R2	V _{BTH}	Brown-Out threshold	2.85	2.9	2.95	V
R3	T _{POR}	Power-On Reset timeout	-	10	-	ms
R4	T _{BOR}	Brown-Out timeout	-	500	-	μs
R5	T _{IRPOR}	Internal reset timeout after POR	15	-	30	ms
R6	T _{IRBOR}	Internal reset timeout after BOR ^a	2.5	-	20	μs
R7	T _{IRHWR}	Internal reset timeout after hardware reset (RST pin)	15	-	30	ms
R8	T _{IRSWR}	Internal reset timeout after software-initiated system reset ^a	2.5	-	20	μs
R9	T _{IRWDR}	Internal reset timeout after watchdog reset ^a	2.5	-	20	μs
R10	T _{IRLDOR}	Internal reset timeout after LDO reset ^a	2.5	-	20	μs
R11	T _{VDDRISE}	Supply voltage (V _{DD}) rise time (0V-3.3V)			100	ms

a. 20 * t_{MOSC_PER}

Figure 18-9. External Reset Timing (RST)




Figure 18-10. Power-On Reset Timing




Figure 18-11. Brown-Out Reset Timing




Figure 18-12. Software Reset Timing







Figure 18-13. Watchdog Reset Timing





Package Information 19

Figure 19-1. 48-Pin LQFP Package




Tolerances of form and position

0.20

0.20

0.08

0.08



NOTES:

1.

₼

All dimensions are in mm. All dimensioning and tolerancing conform to ANSI Y14.5M-1982.

EVEN LEADS/SIDE

A

- 2The top package body size may be smaller than the bottom package body size by as much as 0.20.
- <u>3</u> Datums A-B and -D- to be determined at datum plane -H-.
 - To be determined at seating plane -C-.

WHERE

ODD LEADS/SIDE

- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 6. Surface finish of the package is #24-27 Charmille $(1.6-2.3\mu mR_0)$ Pin 1 and ejector pin may be less than 0.1µmR₀.
- Dambar removal protrusion does not exceed 0.08. Intrusion 7. does not exceed 0.03.
- 8 Burr does not exceed 0.08 in any direction.
- /9 Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall not cause the lead width to exceed the maximum b dimension by more than 0.08. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and adjacent lead is 0.07 for 0.40 and 0.50 pitch package.
- Corner radius of plastic body does not exceed 0.20. 10.
- 11 These dimensions apply to the flat section of the lead between 0.10 and 0.25 from the lead tip.
- $\frac{12}{12}$ A1 is defined as the distance from the seating plane to the lowest point of the package body.
- Finish of leads is tin plated. 13.
- All specifications and dimensions are subjected to IPAC'S 14 manufacturing process flow and materials.
- The packages described in the drawing conform to JEDEC 15. M5-026A. Where discrepancies between the JEDEC and IPAC documents exist, this drawing will take the precedence.



aaa

bbb

ccc

ddd

Appendix A. Serial Flash Loader

The Stellaris serial flash loader is used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

20.1 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

20.1.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris device.

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least $2^{(20(bits/sync)/baud}$ rate (bits/sec)). For a baud rate of 115200, this time is $2^{(20/115200)}$ or 0.35ms.

20.1.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See the section on SSI formats for more details on this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

20.2 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same

format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

20.2.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
    unsigned char ucSize;
    unsigned char ucCheckSum;
    unsigned char Data[];
};
```

ucSize – The first byte received holds the total size of the transfer including the size and checksum bytes.

ucChecksum – This holds a simple checksum of the bytes in the data buffer only. The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].

Data – This is the raw data intended for the device, which is formatted in some form of command interface. There should be ucSize - 2 bytes of data provided in this buffer to or from the device.

20.2.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once, the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the commands that interact with the flash.

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet were valid, just that the packet was received correctly.

20.2.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

20.3 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

20.3.1 COMMAND_PING (0x20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

Byte[0] = 0x03; Byte[1] = checksum(Byte[2]); Byte[2] = COMMAND_PING;

The ping command has 3 bytes and the value for COMMAND_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

20.3.2 COMMAND_GET_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

Byte[0] = 0x03 Byte[1] = checksum(Byte[2]) Byte[2] = COMMAND_GET_STATUS

20.3.3 COMMAND_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND_SEND_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND_GET_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11

Byte[1] = checksum(Bytes[2:10])

Byte[2] = COMMAND_DOWNLOAD

Byte[3] = Program Address [31:24]

Byte[4] = Program Address [23:16]

Byte[5] = Program Address [15:8]

Byte[6] = Program Address [7:0]

Byte[7] = Program Size [31:24]

Byte[8] = Program Size [23:16]

Byte[9] = Program Size [15:8]

Byte[10] = Program Size [7:0]
```

20.3.4 COMMAND_SEND_DATA (0x24)

This command should only follow a COMMAND_DOWNLOAD command or another COMMAND_SEND_DATA command if more data is needed. Consecutive send data commands

automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND_GET_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

20.3.5 COMMAND_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

20.3.6 COMMAND_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

```
Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_RESET
```

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

Ordering and Contact Information

Ordering Information

	Features																	
							AD	C				(s)	PV	VM S		_pa		ck MHz)
Order Number	Flash (KB)	SRAM (KB)	GPIOs ^a	Timers ^b	Samples Per Second	# of 10-Bit Channels	UART(s)	ISS	l²C	Analog Comparator(PWM Pins	CCP Pins	ØEI	Operating Temperature ^d	Package ^e	Speed (Cloc) Frequency in M		
LM3S328-IQN25 LM3S328-IQN25(T) ^f	16	4	7 to 28	3	500K	8	2	V	V	-	-	6	-	I	QN	25		

a. Minimum is number of pins dedicated to GPIO; additional pins are available if certain peripherals are not used. See data sheet for details.

b. One timer available as RTC.

c. PWM motion control functionality can be achieved through dedicated motion control hardware (using the PWM pins) or through the motion control features of the general-purpose timers (using the CCP pins). See data sheet for details.

d. I=Industrial (-40 to 85°C).

e. QN=48-pin RoHS-compliant LQFP.

f. T=Tape and Reel.

Development Kit

The Luminary Micro Stellaris® Family Development Kit provides the hardware and software tools that engineers need to begin development quickly. Ask your Luminary Micro distributor for part number DK-LM3S828. See the Luminary Micro website for the latest tools available.



Company Information

Founded in 2004, Luminary Micro, Inc. designs, markets, and sells ARM Cortex-M3-based microcontrollers (MCUs). Austin, Texas-based Luminary Micro is the lead partner for the Cortex-M3 processor, delivering the world's first silicon implementation of the Cortex-M3 processor. Luminary Micro's introduction of the Stellaris® family of products provides 32-bit performance for the same price as current 8- and 16-bit microcontroller designs. With entry-level pricing at \$1.00 for an ARM technology-based MCU, Luminary Micro's Stellaris product line allows for standardization that eliminates future architectural upgrades or software tool changes.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com

Support Information

For support on Luminary Micro products, contact:

support@luminarymicro.com +1-512-279-8800, ext. 3