



MOS INTEGRATED CIRCUIT μ PD161622

396 OUTPUT TFT-LCD SOURCE DRIVER WITH RAM

DESCRIPTION

The μ PD161622 is a TFT-LCD source driver that includes display RAM.

This driver has 396 outputs, a display RAM capacity of 371,712 bits (132 pixels x 16 bits x 176 lines) and, can provide a 65,536-color display.

FEATURES

- TFT-LCD driver with on-chip display RAM
- Logic power supply voltage: 2.5 to 3.6 V
- Driver power supply voltage: 4.3 to 5.5 V
- Display RAM: 132 x 16 x 176 bits
- Driver outputs: 396 output
- CPU interface: Serial, 8-bit/16-bit parallel interface selectable
- Colors: 65,536 colors/pixel
- On-chip VCOM generator
- · On-chip timing generator
- · On-chip oscillator

ORDERING INFORMATION


www.DataSheet4U. Part Number	Package
μ PD161622P	Chip

Remark Purchasing the above chip entails the exchange of documents such as a separate memorandum or product quality, so please contact one of our sales representatives.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

1. BLOCK DIAGRAM



Remark /xxx indicates active low signal.

2. PIN CONFIGURATION (Pad Layout)

Chip size: 3.60 x 17.80 mm² TYP.

Bump size (output type A): 35 x 94 μ m² TYP. Bump size (input & dummy): 80 x 86 μ m² TYP.

Alignment mark (mark center, unit: μm)

	Х	Υ
M1	-1615	8715
M2	-1615	-8715
M3	1435	-8715




Table 2-1. Pad Layout (1/4)

Rhl	No. PinNa	ne PadTypa	e X[µm]	Y[μm]	FinNa	PinName	PadType	Χ[μη]	Υ[μη]	FinNo	RinNane	Pad Type	X[µn]	Y[μm]
1		В	-1674.00		ଖ	VŒ.	В	-1674.00	119000	121	OF5	В	-1674.00	-6010.00
2		В	-1674.00		62	V022	В	-1674.00	1070.00	122	OP6	В	-1674.00	-6130.00
3		В	-1674.00		63	VOD12	В	-1674.00	95000	123	097	В	-1674.00	-6250.00
4		В	-1674.00	8030.00	64	VOD11	В	-1674.00	830.00	124	VCCI(MOD	В	-1674.00	-6370.00
5		В	-1674.00	7910.00	65	LFMP	В	-1674.00	71000	125	F0	В	-1674.00	-6490.00
6		В	-1674.00	7790.00	66	R30AP	В	-1674.00	59000	126	VSS(MODE	В	-1674.00	-6610.00
7		В	-1674.00	7670.00	67	DCON	В	-1674.00	47000	127	Pl	В	-1674.00	-6730.00
8		В	-1674.00	7550.00	68	VCOUT2	В	-1674.00	350,00	128	VCCI(MOD	В	-1674.00	-6850.00
9		В	-1674.00		69	VSS	В	-1674.00	23000	129	F2	В	-1674.00	-6970.00
10		В	-1674.00	7310.00	70	VCC2	В	-1674.00	11000	130	VSS(MODE	1	-1674.00	-7090.00
11		В	-1674.00	7190.00	71	VCCI	В	-1674.00	-1000	131	P3	В	-1674.00	-721000
12		В	-1674.00	7070.00	72	VSS	В	-1674.00	-13000	132	VCCI(MOD	В	-1674.00	-7330.00
13		В	-1674.00	6950.00	73	VSS	В	-1674.00	-25000	133	GSTB	В	-1674.00	-7450.00
1/		В	-1674.00		74	CML	В	-1674.00	-370.00	134	GO!K	В	-1674.00	-7570.00
15		В	-1674.00		75	CVVH	В	-1674.00	-490.00	135	GOE1	В	-1674.00	-7690.00
16		В	-1674.00	659000	7 6	CVPL	В	-1674.00	-610.00	136	GOE2	В	-1674.00	-7810.00
17		В	-1674.00	6470.00	77	CVPH	B	-1674.00	-73000	137	R30NG	B	-1674.00	-7930.00
18		В	-1674.00	6350.00	7 8	VS	В	-1674.00	-850.00	138	LFMG	B	-1674.00	-8050.00
19		В	-1674.00		79	VS	В	-1674.00	-970.00	139	DUMNY	B _	-1674.00	-8170.00
2		4	-1674.00		80	VSS	B	-1674.00	-1090.00	140	DUMNY	B	-1674.00	-8290.00
2			-1674.00	599000	81	V00J1	В	-1674.00	-121000	141	DUMNY	В	-1674.00	-8410.00
2			-1674.00	5870.00	82	VCOUT1	В	-1674.00	-1330.00	142	DUMNY	В	-1350.00	-8774.00
2			-1674.00	5750.00	83	VCCI	В	-1674.00	-1450.00	143	DUMY	В	-510.00	-8774.00
24			-1674.00	5630.00	84	VCCI	В	-1674.00	-1570.00	144	DUMNY	В	330.00	-8774.00
2		В	-1674.00	5510.00	85	VCOM	В	-1674.00	-1690.00	145	DUMNY	В	1170.00	-8774.00
2		В	-1674.00	5390.00	86	DJMNY	В	-1674.00	-1810.00	146	DUMNY	В	1670.00	-8600.00
27			-1674.00	5270.00	87	DJMY	В	-1674.00	-1930.00	147	DMY	A	1670.00	-8520.00
28		В	-1674.00	5150.00	88	VSS(MODE		-1674.00	-2050.00	148	DJMY	A	1540.00	-8478.50
2			-1674.00	5030.00	89	VCOMR	В	-1674.00	-2170.00	149	S396	A	1670.00	-8437.00
3			-1674.00	4910.00	90	BORN N COVIA	В	-1674.00	-229000	150	S395	A	1540.00	-8395.50
3			-1674.00	4790.00	91	VCCI(MOD		-1674.00	-2410.00	151	S394	A	1670.00	-8354.00
32		В	-1674.00	4670.00	92	HB-88IL	В	-1674.00	-253000	152	S393	A	1540.00	-831250
3			-1674.00		93	VSS(MODE		-1674.00	-2650.00	153	S392	A	1670.00	-8271.00
34		В	-1674.00	443000	94	VRH	В	-1674.00	-2770.00	154	S391	A	1540.00	-8229.50
3.		В	-1674.00	431000	95	V0	В	-1674.00	-2890.00	155	S390	A	1670.00	-8188.00
33		В	-1674.00	4190.00	96	V1	В	-1674.00	-301000	156	S389	A	1540.00	-8146.50
37		В	-1674.00	4070.00	97	V2	В	-1674.00	-313000	157	S388	A	1670.00	-810500
3		В	-1674.00	3950.00	98	V3 V4	В	-1674.00	-325000	158	S387	A	1540.00	-806350
3		В	-1674.00		99	V 4 V5	В	-1674.00	-337000	159	S386	A	1670.00	-802200
40		В	-1674.00		100		В	-1674.00 -1674.00	-3490.00 2010.00	160	S385	A	1540.00	-7980.50
41		В	-1674.00 1674.00	3590.00 3470.00	101 102	VR1 VR2	B B		-361000	161 162	S384 S383	A	1670.00 1540.00	-7939.00 -7897.50
4		B B	-1674.00 -1674.00		103	VH2 VSSMODE		-1674.00 -1674.00	-3730.00 -3850.00	163	2385	A A	1540.00 1670.00	-785600
4			-1674.00	3230.00	104	VSS(WULE)	В	-1674.00	-3970.00	164	S381	A	1540.00	-7814.50
45		В	-1674.00		105	TBSH2	В	-1674.00	-39/000 -4090.00	165	S380	A	1670.00	-7674300 -777300
46		В	-1674.00		106	TBOR	В	-1674.00	-421000	166	S379	A	1540.00	
47		В	-1674.00		107	DAC7	В	-1674.00	-4330.00	167	S378	A	1670.00	-7731.30 -7690.00
46		В	-1674.00		108	DAG6	В	-1674.00	-4450.00	168	S377	A	1540.00	-764850
4		В	-1674.00	3	109	DAC5	В	-1674.00	-4570.00	169	S376	A	1670.00	-7607.00
5		В	-1674.00		110	DAC4	В	-1674.00	-4690.00	170	S375	A	1540.00	-7607.00 -7565.50
5 5			-1674.00		111	DAC3	В	-1674.00	-4810.00	171	S374	A	1670.00	-7524.00
5		В	-1674.00		112	DAC2	В	-1674.00	-4930.00	172	S373	A	1540.00	-7324.00 -7482.50
5		В	-1674.00		113	DACI	В	-1674.00	-5050.00	173	S372	A	1670.00	-7441.00
5/		В	-1674.00		114	DACO	В	-1674.00	-5170.00	174	S371	A	1540.00	-7 44 1.00
5 .			-1674.00		115	VSS(MODE		-1674.00	-51/UW -5290.00	175	S370	A	1670.00	
56		y B	-1674.00		116	070 070	В	-1674.00	-529000 -5410.00	176	S369	A	1540.00	-73316.50
5		В	-1674.00		117	OP1	В	-1674.00	-553000	177	S368	A	1670.00	-731033 -727500
55 55		В	-1674.00		118	OP2	В	-1674.00	-555000	178	S367	A	1540.00	-723350 -723350
α	√صا ر				119	0P3	В	-1674.00	-5000 -577000	179	S366	A	1670.00	-743330 -719200
п) (PE		_16////											
55 60		DE B	-1674.00 -1674.00		120	O24	В	-1674.00	-589000	180	S365	A	1540.00	-7150.50

www.DataSheet4U.co

Table 2-1. Pad Layout (2/4)

PinNa.	PinName	PadType	X[µm]	Y[µm]	₽nNb	PinName	PadType	X[µm]	Y[µm]	PinNb.	PinName	PadType	X[µm]	Y[µm]
181	S364	Α	1670.00	-710900	241	S304	A	1670.00	-4619.00	301	S244	Α	1670.00	-212900
182	S363 S362	Α	1540.00	-7067.50	242	S303 S302	A	1540.00	-4577.50	302 303	S243 S242		1540.00	-2087.50 -2046.00
183	S362	A A	1670.00	-/(126(I)	243	S302	A	1670.00	-4536.00	303	S242	A A A	1670.00	-2046.00
184	S361	Α	1540.00	-698450	244	S301	A	1540.00	-4494.50	304	S241	Α	1540.00	-2004.50
185	S360	Α	1670.00	-694300	245	S300	A	1670.00	-445300	305	S240	A	1670.00	-1963.00
186	S359	Α	1540.00	-6901.50	246	S299	A	1540.00	-4411.50	306	S239	А	1540.00	-1921.50
187	S358	Α	1670.00	-6860.00	247	S298	A	1670.00	-4370.00	307	S238	A A	1670.00	-1880.00
188	S367	A	1540.00	-681850	248	S297	A	1540.00	-4328.50	308	S237		1540.00	-1838.50
189	S366	A	1670.00	-6777.00	249	S296	A	1670.00	-4287.00	309	S236	A	1670.00	-1797.00
190 191	S365	А	1540.00 1670.00	-673550	250 251	S295 S294	A	1540.00 1670.00	-4245.50 -4204.00	310 311	S235 S234	А	1540.00 1670.00	-1755.50
191 192	S364 S363	A A	1670.00 1540.00	-669400 -665250	251 252	S294 S293	A	16/00	-4204.00 -4162.50	311 312	S234 S233	A A	1670.00 1540.00	-1714.00 -1672.50
192 193			1540.00 1670.00			S292	A	1540.00	-416250 -4121.00			Α	1540.00 1670.00	-167250 -1631.00
194	S362 S361	A	1540.00	-6611.00	253 254	S291	Α	1670.00 1540.00	4079.50	313 314	S231	A	1540.00	-1689.50
195	S360	A A A	1670.00	-6539.50 -6528.00	255	2530 2530	Α	1670.00	403800	314	S230	A A A	1670.00	-1548.00
196	S349	A	1540.00	-648650	256	2589 S280	A	1540.00	-3996.50	316	S229	Α	1540.00	-1546.W -1506.50
197	S348		1670.00	-644500	257	2288 S288	A	1670.00	-395500	317	S228		1670.00	-1465.00
102	S347	Α Δ	1540.00	-640350		S287	A	1540.00	-3913.50	L	S227	Α Δ	1540.00	-1423.50
198 199	S346	Α Α	1670.00	-636200	258 259	S286	Α Α	1670.00	-387200	318 319	S226	A	1670.00	-138200
200	S345	A A	1540.00	-632050	260	S285	<u>^</u>	1540.00	-3830.50	320	S225	A A	1540.00	-1340.50
201	S344	A	1670.00	-627900	261	S284	A	1670.00	-3789.00	321	S224	A	1670.00	-1299.00
202	S343		1540.00	-6237.50	262	S283	<u></u>	1540.00	-374750	322	S223	A	1540.00	-1257.50
203	S342	A A A	1670.00	-619600	263	S782	A	1670.00	-3706.00	323	S222		1670.00	-1216.00
204	S341	Α	1540.00	-615450	264	S281	A	1540.00	-3664.50	324	S221	A A	1540.00	-1174.50
205	S340	Ą	1670.00	-611300	265	S280	Α	1670.00	-3623.00	325	S220	Ą	1670.00	-1133.00
276	5339	A	154000	-6071.50	266	S279	A	1540.00	-3581.50	326	S219	A	154000	-1091.50
207	S338	Α	1670.00	-603000	267	S278	Α	1670.00	-3540.00	327	S218	Α	1670.00	-1050.00
208	S337	A A	1540.00	-598850	268	S277	Α	1540.00	-3498.50	328	S217	A A	1540.00	-1008.50
209	S336	Α	1670.00	-5947.00	269	S276	Α	1670.00	-3457.00	329	S216	Α	1670.00	-967.00
210	S335	A	1540.00	-590550	270	S275	Α	1540.00	-3415.50	330	S215	A	1540.00	-925.50
211	S334	Α .	1670.00	-586400	<i>2</i> 71	S274	A	1670.00	-337400	331	S214	I A	1670.00	-884.00
212	S333	Ā	1540.00	-582250	272	S273	A	1540.00	-333250	332	S213	Α	1540.00	-84250
213 214	S332 S331	A	1670.00	-5781.00 -5739.50	<i>2</i> 73 <i>2</i> 74	S272 S271	A	1670.00	-3291.00	333 334	S212	A	1670.00	-801.00
214 215	2330	A A	1540.00 1670.00	-5/3950 -569800	2/4 2/5	S270	Α	1540.00 1670.00	-3249.50 -3208.00	334 335	S211 S210	A A	1540.00 1670.00	-759.50 -718.00
216	S329	A	1540.00	-565650	276	S269	A	1540.00	-3166.50	336	S209	A	1540.00	-7 16W -67650
217	S328	A	1670.00	-561500	277	S268	A	1670.00	-312500	337	S208	A	1670.00	-635.00
218	S327	Δ	1540.00	-557350	278	S267	<u>^</u>	1540.00	-308350	338	S207	Α Α	1540.00	-593.50
219	S326	A	1670.00	-553200	279	S266	Α Α	1670.00	-304200	339	S206	A	1670.00	-55200
220	S325	Α	1540.00	-5490.50	280	S265	A	1540.00	-3000.50	340	S205	А	1540.00	-510.50
221	S324	Α	1670.00	-5449.00	281	S264	A	1670.00	-2959.00	341	S204	Α	1670.00	-469.00
222	S323	Δ	1540.00	-5407.50	282	S263	A	1540.00	-2917.50	342	S203	Α	1540.00	-427.50
223	S322	Ä	1670.00	-536600	283	S262	Α	1670.00	-287600	343	S202	Α	1670.00	-38600
224	S321	Ä	1540.00	-532450	284	S261	Α	1540.00	-2834.50	344	S201	А	1540.00	-344.50
225	S320	Α	1670.00	-528300	285	S260	A	1670.00	-2793.00	345	S200	A	1670.00	-33300
Shee 226 U.d	S319	A	1540.00	-5241.50	286	S259	A	1540.00	-2751.50	346	S199	Ą	1540.00	-261.50
227	S318 S317	A A	1670.00 1540.00	-520000 -5158:50	287	\$258 \$257	Α	1670.00 1540.00	-2710.00 -2668.50	347	S198 S197	A	1670.00 1540.00	-220.00 -178.50
228 229	S317 S316				288	S257 S256	A		-2668.50 -2627.00	348 349	S197 S196	A	1540.00 1670.00	-178.50 -137.00
230	S315	Α	1670.00 1540.00	-5117.00 -5075.50	289 290	S255 S255	A	1670.00 1540.00	-2627.00 -2585.50	349 350	S195	Α	1540.00	-137.W -95.50
231	CM	Α Δ	167000	-503400	201	220		ഷനന	2541 M	351	SHON	Α Δ	167000	- 9 030 -54:00
232	S313	A	154000	499250	292	S253	Ä	1540.00	-2JH:W	352	S193	A	1540.00	-34.00 -12.50
233	S312	<u>^</u>	1670.00	-4951M	293	S252	Â	1670.00		353	DUMMY	A	1670.00	-1230 29.00
234	S311	А	154000	490950	294	S251	Α	154000	-241950	354	DJMMY	А	154000	7050
235	S310	А	1670.00	-486800	295	S2 3 0	Α	1670.00	-237800	355	DUMMY	А	1670.00	11200
236	S309	Α	1540.00	-482650	296	S249	Α	1540.00	-233650	356	DUMMY	Α	154000	15350
237	S308	А	1670.00	-478500	297	S248	A	1670.00	-2295.00	357	DUMMY	Δ	1670.00	19500 23650
238	S307	Α	1540.00	-474350	240	S247	Α	1540.00	-225350	358	DUMMY	A A	1540.00	236.50
239	S306	Α	1670.00	-470200	299	S246	Α	1670.00	-221200	359	DUMMY	Α	1670.00	278.00
240	S305	Α	1540.00	-4660.50	300	S245	Α	1540.00	-217050	360	DUMMY	А	1540.00	319.50
	_		_			_	_				_	_		_

Table 2-1. Pad Layout (3/4)

₽nNa	FinName	PadType	X[µm]	Y[µm]	PinNα	PinName	PadType	X[µm]	Y[µm]	PlnNα	PinName	PadType	X[µm]	Y[µm]
361	DUMMY	Α	1670.00	361.00	421	S136	А	1670.00	2851.00	481	S76	Α	1670.00	5341.00
362	DJMMY	A	154000	40250	422	S135 S134	A	1540.00	289250	482	S75 S74		1540.00	538250 5424.00
1 3103	DUMMY	A	1670.00 1540.00	444.00 485.50	423 424	S134 S133	A	1670.00 1540.00	2934.00 2975.50	483 484	S74 S73	A A A	1670.00 1540.00	5424.00 5465.50
364 365	DUMMY S192	A	1540W 167000	48550 527.00	4 <u>24</u> 4 <u>2</u> 5	S132	A	1540.00 1670.00	3017.00	484 485	S73 S72	A	1540.00 1670.00	5455.50 5507.00
366	S191	A A	1540.00	527.00 568.50	425 426	S131	A	1540.00	306850	486	S71	A	1540.00	5548.50
367	S190		1670.00	61000	427	S130	<u>^</u>	1670.00	3100.00	487	S70		1670.00	5590.00
368	S189	A A	1540.00	651.50	428	S129	Α Α	1540.00	3141.50	488	S69	A A	1540.00	5631.50
369	S188	A	1670.00	630	429	S128	A	1670.00	3183.00	489	S68	A	1670.00	5673.00
370	S187	A	1540.00	73450	430	S127	Α	1540.00	3224.50	490	S67	A	1540.00	5714.50
371	S186	A A	1670.00	77600	431	S126	Α	1670.00	326600	491	S66	Α	1670.00	5756.00
372	S185		1540.00	817.50	432	S125	Α	1540.00	3307.50	492	S65	A A	1540.00	5797.50
373 374	S184 S183	A	1670.00 1540.00	859.00 900.50	433	S124 S123	Α	1670.00 1540.00	3349.00 3390.50	493 494	S64 S63	А	1670.00 1540.00	5839.00 5880.50
3/4 3/5	S182	A A A	1540.00 1670.00	94200	434	S123 S122	A	1540.00 1670.00	343200	494 495	S62	A A	1540.00 1670.00	592200
376	S181	A	1540.00	942W 98350	435 436	S121	A	1540.00	3473.50	496	S61	A	1540.00	5963.50
377	S180		1670.00	102500	437	S120	<u>^</u>	1670.00	3515.00	497	S60	A	1670.00	600500
378	S179	A A	154000	109650	438	S119	Α Α	1540.00	377650	⊿ 08	939	A	1540.00	604650
378 379	S178	A	1670.00	110800	439	S118	Α Α	1670.00	359800	499	SF8	A	1670.00	6088CD
380	S177	A	1540.00	114950	440	S117	Α	1540.00	3639.50	500	357	A	1540.00	6129.50
381	S176	Α	1670.00	1191.00	441	S116	Α	1670.00	3681.00	501	95 6	Α	1670.00	6171.00
382	S175		1540.00	123250	442	S115	Α	1540.00	372250	502	S65	A	1540.00	621250
383 384	S174 S173	A A	1670.00 1540.00	127400 131550	443 444	S114	Α	1670.00	376400 3805.50	503	S54 S53	A A	1670.00	6254.00 6295.50
384 385	S173 S172		1540.00 1670.00			S113 S112	Α	1540.00 4670.00	3847.00	504	S62		1540.00 1670.00	62950 6337.00
300	S171	A	1540.00	1357.00 1398.50	445 446	SI12 C111	A	1670.00 1540.00	3888.50	505 506	S51	A	1540.00	6378.50
386 387	S170	Α Δ	1670.00	144000	447	S111 S110	A	1670.00	33300	507	S60	Α Δ	1670.00	6420.00
388	S169	A A	1540.00	1481.50	448	S109	Α Α	1540.00	3971.50	508	S49	A A	1540.00	6461.50
389	S168	A	1670.00	152300	449	S108	A	1670.00	4013.00	509	S48	A	1670.00	6503.00
390	S167	A	1540.00	156450	450	S107	Α	1540.00	405450	510	S47	А	1540.00	6544.50
391	S166	Α .	1670.00	160600	451	S106	Α	1670.00	409600	511	S46	А	1670.00	653600
392	S165	A	1540.00	1647.50	452	S105	Α	1540.00	4137.50	512	S45	А	1540.00	6627.50
393	S164	Α	1670.00	168900	453	S104	Α	1670.00	4179.00	513	S44	A	1670.00	6669.00
394 395	S163 S162	Ä	1540.00 1670.00	173050 177200	454 455	S103 S102	Α	1540.00 1670.00	4220.50 4262.00	514 515	S43 S42	A A	1540.00 1670.00	6710.50 675200
396	S161	А А	1540.00	181350	456	S101	A	1540.00	4303.50	516	S41	A	1540.00	6793.50
397	S160	A	1670.00	185500	457	S100	A	1670.00	434500	517	S40	A	1670.00	683500
398	S159	Δ	1540.00	189650	458	S99		1540.00	4336.50	518	S39	A	1540.00	6876.50
399	S158	Α	1670.00	193800	459	S98	A	1670.00	4428.00	519	S38	Α	1670.00	691800
400	S157	Α	1540.00	197950	460	S97	Α	1540.00	4469.50	520	S37	Α	1540.00	6959.50
401	S156	Α	1670.00	2021.00	461	S96	Α	1670.00	4511.00	521	S36	Α	1670.00	7001.00
402	S155	Ą	1540.00	206250	462	S 95	A	1540.00	455250	522	S35	A	1540.00	704250
403 404	S154 S153	A A	1670.00 1540.00	210400 214550	463 464	994 998	A	1670.00 1540.00	4594.00 4635.50	523 524	S34 S33	A A	1670.00 4540.00	7084.00 7125.50
404	S153 S152		1540.00 1670.00	214550 2187.00	464 465	S92	Α	1540.00 1670.00	4635.50 4677.00	524 525	S32		1540.00 1670.00	712550 7167.00
406 Shee406U d	S151	A A	1540.00	2187.W 2228.50	466	S91	A	1540.00	4677.W 4718.50	526	S31	A A	1540.00	7167.W 7208.50
5nee-woo.c	S150	Α	1670.00	227000	467	S90	<u>^</u>	1670.00	4760.00	527	S30	Α Α	1670.00	7250.00
408	S149	Α	1540.00	2311.50	468	S89	Ä	1540.00	4801.50	528	S29	Α	1540.00	7291.50
409	S148	А	1670.00	235300	469	S88	A	1670.00	4843.00	529	S28	Α	1670.00	733300
410	S147	Α	1540.00	239450	470	S87	A	1540.00	4884.50	530	S27	Α	1540.00	7374.50
411	S146	Α	1670.00	243600	471	S86	A	1670.00	4926.00	531	S26	Α	1670.00	741600
412	S145	A	1540.00	2477.50	472	S85	A	1540.00	4967.50	532	S25	A	1540.00 1670.00	7457.50
413 414	S144 S143	A A	1670.00 1540.00	251900 2560.50	473 474	S84 S83	A	1670.00 1540.00	500900	533	S24	A A	1670.00 1540.00	7499.00 7540.50
414 415	S143 S142	<u>А</u> А	1540.00 1670.00	26050 260200	4/4 4/5	S82	A A	1540.00 1670.00	5050.50 509200	534 535	S22 S22	A	1540.00 1670.00	7540.50 758200
416	S141	A A	1540.00	264350	4/5 4/6	S81	A	1540.00	5133.50	536	S21	A	1540.00	7623.50
417	S140	^	1670.00	266500	477	380 380	<u>?</u>	1670.00	5175.00	537	S20	Δ	1670.00	766500
418	S139	A	154000	272650	478	S79		154000	521650	538	S19	A A	154000	770650
419	S138	A	1670.00	276800	479	S78	Α	1670.00	525800	539	S18	А	1670.00	7748.00
420	S137	А	1540.00	280950	480	S77	Α	1540.00	529950	540	S17	А	1540.00	7789.50
	•					•	_	•			•			

www.DataS

6

Table 2-1. Pad Layout (4/4)

₽nNo	PinName	PadType	X[µm]	Y[µm]
541	S16	Α	1670.00	7831.00
542	S15	Α	1540.00	787250
543	S14	Α	1670.00	7914.00
544	S13	Α	1540.00	7955.50
545	S12	Α	1670.00	7997.00
546	S11	Α	1540.00	8038.50
547	S10	Α	1670.00	8080.00
548	S 9	Α	1540.00	8121.50
549	S8	Α	1670.00	8163.00
550	S7	Α	1540.00	8204.50
551	S 6	Α	1670.00	8246.00
552	S 5	Α	1540.00	8287.50
553	S4	Α	1670.00	8329.00
554	S3	Α	1540.00	8370.50
555	\$2	Α	1670.00	841200
556	SI	Α	1540.00	8453.50
557	DJMMY	Α	1670.00	8495.00
558	DUMY	В	1670.00	85/5.00
559	DUMY	В	1220.00	8774.00
560	DUMY	В	380.00	8774.00
561	DUMY	В	-460.00	8774.00
562	DUMY	В	-1300,00	8774.00

www.DataSheet4U.com



3. PIN FUNCTIONS

3.1 Power Supply System Pins

Symbol	Pin Name	Pad No.	I/O	Function
V _{CC1}	Logic power supply	71, 83, 84	-	Power supply pin for logic circuit
V _{CC2}	I/O power supply	57, 70	_	Power supply pin for I/O buffer
Vs	Driver power supply	78, 79	-	Power supply pin for driver circuit
Vss	Ground	69, 72, 72, 80	-	Ground pin for logic and driver circuits
V ₀ to V ₅ V _{RH} V _{RL1} , V _{RL2}	Power supply for	95 to 100, 94, 101, 102	-	The μ PD161622 includes power supplies and resistors for the γ -curve, so if the characteristics of the γ -curve and LCD panel in the μ PD161622 match, leave V ₀ to V ₅ , V _{RH} , V _{RL1} , V _{RL2} open. If some kind of correction is required, adjust the γ -curve by connecting resistors between the V ₀ to V ₅ , V _{RH} , V _{RL1} , V _{RL2} pins (see 5.9 γ - Curve Correction Power Supply Circuit for Cases of Unbalanced Driving).
VCC1(MODE)	Mode setting pull-up power-supply	27, 91, 124, 128, 132		Pull-up power-supply pin for mode setting
Vss(mode)	Mode setting pull-down power-supply	20, 29, 31, 33, 51, 60, 88, 93, 103, 115, 126, 130	_	Pull-down power-supply pin for mode setting

3.2 Logic System Pins

(1/2)

Symbol	Pin Name	Pad No.	I/O	Function
PSX	CPU interface selection	58	Input	These pins are used to select the CPU interface mode.
				PSX = H: Parallel interface
				PSX = L: Serial interface
				When the parallel interface is selected, this data but width can be changed
				between 8 bits and 16 bits by using BMD of index register 5 (R5).
/CS	Chip select	52	Input	This pin is used for chip select signals. When /CS = L, the chip is active
				and can perform data input/output operations including command and data
				I/O.
/RESET	Reset	53	Input	When /RESET is low, an internal reset is performed. The reset operation
heet4U.con	n			is executed at the /RESET signal level. Be sure to perform reset via this
				pin at power application.
/RD	Read	56	Input	When i80 series parallel data transfer (/RD) has been selected, the signal
(E)	(enable)			at this pin is used to enable read operations. Data is output to the data bus
				only when this pin is low.
				When M68 series parallel data transfer (E) has been selected, the signal at
				this pin is used to enable read/write operations.
/WR	Write	55	Input	When i80 series parallel data transfer (/WR) has been selected, the signal
(R, /W)	(read/write)			at this pin is used to enable write operations. Data is written at the rising
				edge of this signal.
				When M68 series parallel data transfer (R, /W) and serial data has been
				selected, this pin is used to determine the direction of data transfer.
				L: Write
				H: Read
C86	Select interface	59	Input	This pin is used to switch between interface modes (i80 series CPU or M68
				series CPU).
				L: Selects i80 series CPU mode
				H: Selects M68 series CPU mode

(2/2)

Symbol	Pin Name	Pad No.	I/O	Function
D₀ to D₅,	Data bus	50 to 35	I/O	These pins comprise 16-bit bi-directional data.
D8 to D15,				When the serial interface has been selected (PSX = L), D ₇ functions as
D ₆ (SCL),	(serial clock)			a serial data input pin (SI), D ₆ functions as a serial clock input pin (SCL).
D ₇ (SI)	(serial data input)			In either case, pins D_0 to D_7 and D_8 to D_{15} are in high impedance mode.
				When the chip is not selected, Do to D15 are in high impedance mode.
RS	Index register/,	54	Input	When parallel data transfer has been selected, this pin is usually
	data/command selection			connected to the least significant bit of the standard CPU address bus
				and is used to distinguish between data from index registers and
				data/commands.
				RS = H: Indicates that data from D ₀ to D ₁₅ is data/command
				RS = L: Indicates that data from D_0 to D_7 is index register contents
				Also, when serial data transfer is selected, the level of the RS pin is
				fetched at the rising edge of the eighth clock of the serial clock and
				whether the data is index register contents or data/command is
				distinguished.
				RS = H: Indicates that the data input to SI is data/command.
				RS = L: Indicates that the data input to SI is index register contents.
IP₀ to IP₃	Input port	125, 127,	Input	This is a general-purpose input port. The status of these pins (H or L)
		129, 131		can be read via a command.
				Because this is a CMOS input, do not leave open.
OP₀ to	Output port	116 to 123	Output	This is a general-purpose output port. The status of these pins (H or L)
OP ₇				can be write via a command.
				Leave open when in unused.
RSEL	Oscillation signal select	28	Input	This pin is for oscillation signal selection. When in used external
				resistance connection oscillator circuit, this pin set H. When in used
				internal oscillator circuit, this pin set L.
				R _{SEL} = H: External resistance connection oscillator circuit select
				Rsel = L: CR internal oscillator circuit select
OSCIN	Oscillation signal	32	Input	This pin is for oscillation signal input.
				R _{SEL} = H: Connect 51 k Ω resistance between OSC _{IN} and OSC _{OUT} .
heet4U.con				R _{SEL} = L: Leave open
OSCout	Oscillation signal	30	Output	This pin is for oscillation signal input.
	3	30		R _{SEL} = H: Connect 51 k Ω resistance between OSC _{IN} and OSC _{OUT} .
				Rsel = L: Leave open
CSTB	GSTB logic signal	34	Output	This pin outputs STB signal for gate driver leveled by interface power
				supply voltage (Vcc2). This output signal is reverse signal of GSTB.

3.3 Gate Driver IC Control Pins

Symbol	Pin Name	Pad No.	I/O	Function
LPMG	Low power mode signal	138	Output	This is an output pin for low power mode (for the gate driver).
				Connect to the LPM pin of the gate driver.
GOE ₁	OE ₁ output for gate	135	Output	This pin is an output pin for the low power mode (for the OE ₁).
	driver			Connect to the OE ₁ pin of the gate driver.
				Timing signal for output, refer to 5.4 Display timing generator.
GOE ₂	OE ₂ output for gate	136	Output	This pin is the OE ₂ output for the gate driver.
	driver			Connect to the OE ₂ pin of the gate driver.
				Timing signal for output, refer to 5.4 Display timing generator.
GSTB	STB output for gate	133	Output	This pin is the STB output for the gate driver.
	driver			Connect to the STVR or STVL pin of the gate driver.
				Timing signal for output, refer to 5.4 Display timing generator .
GCLK	CLK output for gate	134	Output	This pin is the CLK output for the gate driver.
	driver			Connect to the CLK pin of the gate driver.
RGONG	Regulator control	137	Output	Regulator ON/OFF control of gate driver IC
				Connect to the RGONG pin of the gate driver.

3.4 Power Supply Control Pins

Symbol	Pin Name	Pad No.	I/O	Function
LPMP	Low power mode signal	65	Output	Low power mode control signal output pin (for power-supply IC).
				This pin connects to LPM pin of power-supply IC.
DCON	DC/DC converter control	67	Output	DC/DC converter ON/OFF signal pin for power-supply IC.
				This pin connects DCON pin of power-supply IC.
RGONP	Regulator control	66	Output	Regulator ON/OFF control signal pin for power-supply IC.
				This pin connects to RGONP pin of power-supply IC.
VCD11, VCD12	V _{DD1} booster selection	64, 63	Output	Control signal to select x4/x5/x6/x7 booster of power-supply IC for Vcc1.
				Connect to the VcD11 and VcD12 pins of the power-supply IC.
Vcp ₂ neet ₄ U.com	V _{DD2} booster selection	62	Output	Control signal to select x2/x3 booster of power-supply IC for Vcc2.
				Connect to the VcD2 pin of the power-supply IC.
VCE	Vo level selection	61	Output	Signal for selecting the level of the power-supply IC booster voltage, to
				be used for the maximum voltage of Vo. Selects that the booster
				voltage level is either the same level as VDD1 or a multiple of minus 1.
				Connect to the Vc∈ pin of the power-supply IC.



3.5 Driver-Related Pins

Symbol	Pin Name	Pad No.	I/O	Function
S ₁ to S ₃₉₆	Source output	556 to 365,	Output	Source output pins
		352 to 149		
VCOM	COM adjustment	85	Output	This pin is the common adjustment output.
VCOUT1	Center rectangle	81, 82	Output	This pin is the center rectangle signal output (V _{P-P}) for common
	signal output			modulation between 0 V to Vs.
VCOUT2	Center rectangle	68	Output	This pin is the center rectangle signal output (V _{p-p}) for common
	signal output			modulation between 0 V to Vcc1.
BGRIN	External-power-	90	Input	This is an external-power-supply connect pin for VCOM.
	supply connect			This pin is valid when BGRS (power supply control register 1: R25) =
				In this case, the reference voltage of the amplifier for setting the
				common waveform center value is input from outside the µPD161622
				When BGRS = 0, power supply with built-in the μ PD161622 is set up
				as a standard voltage for common waveform center value setup.
				In this case, leave it open.
				For more detail, refer to 5.5 Common Adjustment.
VCOMR	VCOM setting	89	Input	Connects an external feedback resistor for VCOM setting.
	resistor connection			This pin is valid when FBRsel = L. In this case, connect a feedback
				resistor between the VCOM pin and GND.
				When FBR _{SEL} = H, the amplifier for setting the common waveform
				center value operates as a voltage follower. In this case, leave it open.
				For more detail, refer to 5.5 Common Adjustment.
FBR _{SEL}	VCOM setting	92	Input	This pin is used to select the method of adjusting the amplifier for
	external circuit select			setting the common waveform center value used to set the COMMON
				drive waveform center level.
				FBRsel = H: Voltage follower circuit used (VCOMR connected to VCOM
heet4U.com				internally) FBR _{SEL} = L: External feedback resistor used
	Basis power supply	77,	_	This is operational amplifier output pin for the γ -corrected power
CVPH,	for γ -corrected	76,		supplies. Normally, this pin connects capacitor of 1 μ F
CVPL,	power supplies	75,		Coppings, resimany, and pin estimates supulation of the
CVNH,	реже саррже	74		
CVNL	D/A converter	114 to 107	Input	These pins set the reference voltage of the amplifier for setting the
DAC₀ to DAC ₇	value setting		pat	VCOM value used to set the COMMON drive waveform center level.
				These pins are valid when the VCOM output center value setting
				register (R29) = 00H and BGRS (R25: D ₆) = 0.
				This pin is pulled up to the inside IC, therefore, connect to only Vss
				when in low level setting pin.
				For more details, refer to 5.5 Common Adjustment Circuit.

www.DataS

*

3.6 Test or Other Pins

Symbol	Pin Name	Pad No.	I/O	Function
TOUT ₀ to TOUT ₁₅ ,	Source output	19 to 4,	Output	This is output pin when μ PD161622 is in test mode.
TOSCO		26		Normally, leave it open.
TSTRTST,	COM adjustment	22,	Output	These pins are to set up test mode of μ PD161622.
TSTVIHL,		21,		Normally, fixed it to Vss.
TOSCI,		25,		
TOSCSELI,		24,		
TOSCSELO,		23,		
TBSEL1,		104,		
TBSEL ₂		105		
TBGR	Test input/output	106	I/O	This is output pin when μ PD161622 is in test mode.
				Normally, leave it open.
DUMMY	Dummy pin	1 to 3, 86, 87, 139	_	Dummy pin
		to 148, 353 to 364,		The dummy pins of pads No. 1, 2, 557, and 558 are wired using
		557 to 562		aluminum inside the μ PD161622.
				The dummy pins of pads No. 140, 141, 146, and 147 are wired
				using aluminum inside the μ PD161622.

www.DataSheet4U.com



4. PIN I/O CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS

The I/O circuit types of each pin and recommended connection of unused pins are described below.

	Pin Name	Input Type	I/O	Power	Recommended Con	nection of Unused Pins	Notes
	Tillitanio	mpat Typo	"	supply	Parallel Interface	Serial Interface	Notes
	PSX	Schmitt trigger	Input	Vcc2	Mode setting pin		1
	/RESET	Schmitt trigger	Input	Vcc2	Always reset on power appli	ication	-
	/RD (E)	Schmitt trigger	Input	Vcc2	Connect to Vcc2 (when i80 series interface)	Connect to Vcc2 or Vss.	-
*	C86	Schmitt trigger	Input	V _{CC2}	Mode setting pin	Connect to Vcc2 or Vss.	1
	D₀ to D₅	Schmitt trigger	I/O	V _{CC2}	_	Leave open	_
	D ₆ (SCL)	Schmitt trigger	I/O	V _{CC2}	_	•	_
	D ₇ (SI)	Schmitt trigger	I/O	Vcc2	_		_
	D ₈ to D ₁₅	Schmitt trigger	I/O	Vcc2	-	Leave open	_
	RS	Schmitt trigger	Input	Vcc2	Register setting pin		2
	IPo to IP3	Schmitt trigger	Input	V _{CC1}	Connect to Vcc1 or Vss.		_
	OP ₀ to OP ₇	_	Output	V _{CC1}	Leave open		_
	OSCIN	CMOS	Input	Vcc2	Input external clock (Rsel = I Leave open (Rsel = L)	H)	-
*	OSCout	CMOS	Output	V _{CC2}	Leave open (Rsel = H/L)		_
	CSTB	_	Output	V _{CC2}	Leave open		_
	RSEL	Schmitt trigger	Input	V _{CC1}	Mode setting pin		3
	LPMG	–	Output	V _{CC1}			
		!	Output		Leave open	aluit com	
	GOE ₁	_	Output	V _{CC1}	Always connect to the gate of		
	GOE ₂	-	-	V _{CC1}	Always connect to the gate of		_
	GSTB	_	Output	V _{CC1}	Always connect to the gate of		_
	GCLK	_	Output	V _{CC1}	Always connect to the gate of		_
	RGONG	-	Output	V _{CC1}	Always connect to the gate of	driver	_
	LPMP	_	Output	V _{CC1}	Leave open		_
	DCON	_	Output	V _{CC1}	Always connect to the powe	r IC	_
	RGONP	_	Output	V _{CC1}	Always connect to the powe	r IC	_
	VCD11, VCD12	-	Output	V _{CC1}	Always connect to the powe	r IC	-
	V _{CD2}	_	Output	V _{CC1}	Always connect to the powe	r IC	_
www.DataS	neet4U.com Vce	_	Output	V _{CC1}	Always connect to the powe	r IC	_
	VCOUT1	_	Output	Vs	Leave open		_
	VCOUT2	_	Output	V _{CC1}	Leave open		_
	BGRIN	_	Input	Vs	Leave open (BGRS = L [R25	5])	_
	Vсом	_	Output	Vs	Leave open (FRBsel = H)		_
	VCOMR	_	Input	Vs	Leave open (FRBsel = H)		_
	TOUT ₀ to TOUT ₁₅	_	Output	V _{CC1}	Leave open		_
	TOSCO	_	Output	V _{CC1}	Leave open		_
	TSTRTST	-	Input	V _{CC1}	Connect to Vss.		-
	TSTVIHL	-	Input	V _{CC1}	Connect to Vss.		-
	TOSCI	_	Input	V _{CC1}	Connect to Vss.		-
	TOSCSELI	_	Input	V _{CC1}	Connect to Vss.		_
	TOSCSELO	_	Input	V _{CC1}	Connect to Vss.		_
	TBSEL1	_	Input	V _{CC1}	Connect to Vss.		_
	TBSEL2	-	Input	V _{CC1}	Connect to Vss.		
			I/O				
	TBGR	-	1/0	V _{CC1}	Leave open		_

- Notes 1. Connect to Vcc2 or Vss, depending on the mode selected.
 - 2. Input either H or L by CPU, depending on the register selected
 - 3. Connect to Vcc1 or Vss, depending on the mode selected.

Data Sheet S15649EJ2V0DS

13



5. DESCRIPTION OF FUNCTIONS

5.1 CPU Interface

5.1.1 Selection of interface type

The μ PD161622 chip transfers data using a 16-bit bi-directional data bus (D₁₅ to D₀), 8-bit bi-directional data bus (D₇ to D₀) or a serial data input (SI). Setting the polarity of the PSX pin as either H or L enables the selections shown in table 5–1 below.

Table 5-1.

PSX	BMD	Mode	/CS	RS	/RD (E)	/WR (R,/W)	C86	D ₁₅ to D ₈	D ₇	D ₆	D ₅ to D ₀
Н	0	16-bit parallel	/CS	RS	/RD (E)	/WR (R,/W)	C86	D ₁₅ to D ₈	D ₇	D ₆	D ₅ to D ₀
Н	1	8-bit parallel	/CS	RS	/RD (E)	/WR (R,/W)	C86	Hi-Z ^{Note1}	D ₇	D ₆	D ₅ to D ₀
L	X Note2	Serial Note3	/CS	RS	Note2	Note2	Note2	Hi-Z ^{Note1}	SI	SCL	Hi-Z ^{Note1}

Notes 1. Hi-Z: High impedance

2. X: Don't care (1 or 0)

3. In serial mode, read function is not available.

5.1.2 Parallel interface

14

When the parallel interface has been selected (PSX = H), setting the C86 pin as either H or L enables a direct connection to an i80 series or M68 series CPU (see table 5–2 below).

Table 5-2.

C86	Mode	/RD (E)	/WR (R,/W)
Н	M68 series CPU	E	R, /W
L	i80 series CPU	/RD	/WR

www.DataShqfhe data bus signal is identified according to the combination of the RS, /RD (E), and /WR (R, /W) signals, as shown in the following table 5–3.

Table 5-3.

Common	M68 series CPU	i80 seri	es CPU	Function
RS	R, /W	/RD	/WR	1 dilotori
Н	Н	L	Н	Read display data and registers
Н	L	Н	L	Write display data and registers
L	Н	L	Н	Prohibited
L	L	Н	L	Write to control index register

Moreover, when using the parallel interface, it is possible to use the BMD flag (D_7 of the data access control register (R5) to select the length of the data to be transmitted as either 16 bits (BMD = 0) or 8 bits (BMD = 1). This setting is valid for the display data written as DR data to the display memory register (R12).

The relationship between the command input and the data bus length is as follows.

- · Commands other than those of the display memory register (R12) are executed in 1-byte units regardless of the value of BMD (bus length setting flag in data access control register (R5)).
- Display memory register (R12) commands are executed in 1-byte units when BMD = 1, and in 1-word units when BMD = 0.

(1) Commands other than those of the display memory register (R12)

BMD = 1 (8-bit data bus)

			,					
Pin	D7	D6	D5	D4	Dз	D2	D1	D ₀
Data	D7	D6	D ₅	D4	D ₃	D2	D1	D ₀

BMD = 0 (16-bit data bus)

Pin	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D ₃	D2	D1	D ₀
Data	Note	D7	D6	D ₅	D4	Dз	D2	D1	D ₀							

Note 0 or 1

(2) Display memory register (R12)

BMD = 1 (8-bit data bus)

Pin	D ₇	D6	D5	D4	Дз	D2	D1	D ₀
	٠.	٥	٥	D-1	٥		<u> </u>	ο,
Data	D7	D6	D5	D4	Dз	D2	D1	D ₀

BMD = 0 (16-bit data bus)

	Pin	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀	l
www DataS	h Data J co	mD15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D ₅	D4	Dз	D2	D1	D ₀	l

Data Sheet S15649EJ2V0DS

15



Relationship data bus and display RAM (16-bit parallel interface: BMD = 0)

Data bus side

							16	bit							
DB ₁₅	DB ₁₄	DB ₁₃	DB ₁₂	DB ₁₁	DB ₁₀	DB ₉	DB8	DB ₇	DB ₆	DB₅	DB ₄	DB₃	DB ₂	DB ₁	DBo
D ₁₅	D ₁₅ D ₁₄ D ₁₃ D ₁₂ D ₁₁ D ₁₀ D ₉ D ₈ D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀														
	Dot 1 Dot 2 Dot 3														
	1 pixel (= 1X address)														

Display RAM side

Relationship data bus and display RAM (18-bit parallel interface: BMD = 1)

Data bus side

			8 bit (1:	st bvte)							8 bit (2ı	nd byte)			
DB ₇	DB ₆	DB₅	DB ₄	DB₃	DB ₂	DB ₁	DBo	DB ₇	DB ₆	DB₅	DB ₄	DB₃	DB ₂	DB ₁	DBo
D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D8	D7 D6 D5 D4 D3 D2 D					D ₁	Do	
	Dot 1 Dot 2 Dot 3														
	1 pixel (= 1X address)														


Display RAM side

www.DataSheet4U.com

/CS RS /WR Invalid Invalid Invalid D₁₅ D₁₅ D₁₅ Invalid Invalid Invalid D14 D₁₄ D₁₄ Invalid Invalid Invalid D₁₃ D₁₃ D₁₃ Invalid Invalid Invalid D7 D7 D7 D₆ D₆ D_6 D₅ 2nd word (DR) 1st word (IR) 2nd word (DR) 3rd word (DR) Registers other than Display memory register (R12) Display memory register (R12)

Figure 5-1. Example of 16-bit Data Access (i80 series interface, BMD = 0)







(1) i80 Series Parallel Interface

When i80 series parallel data transfer has been selected, data is written to the μ PD161622 at the rising edge of the /WR signal. The data is output to the data bus when the /RD signal is L.

/RD
DBn
Hi-Z
Data write
Data read

Figure 5-3. i80 Series Interface Data Bus Status

(2) M68 Series Parallel Interface

18

When M68 series parallel data transfer has been selected, data is written at the falling edge of the E signal when the R,/W signal is L. In a data read operation, data is output at the rising edge of the E signal in a period when the R,/W signal is H. The data bus is released (Hi-Z) at the falling edge of the E signal.




Figure 5-4. M68 Series Interface Data Bus Status (when data read)

5.1.3 Serial interface

When the serial interface has been selected (PSX = L), if the chip is active (/CS = L), serial data input (SI) and serial clock input (SCL) can be received. Serial data is read from D_7 and then from D_6 to D_0 on the rising edge of the serial clock, via the serial input pin. This data is synchronized on the eighth serial clock's rising edge and is then converted to parallel data for processing.

RS input is used to judge serial input data as display data or command data when RS = H the data is display data and when RS = L the data is command data. When the chip enters active mode, RS input is read at the rising edge after every eighth serial clock and is then used to judge the serial input data. The serial interface signal chart is shown below.

Figure 5-5. Serial Interface Signal Chart

Remarks 1. If the chip is not active, the shift register and counter are reset to their initial settings.

- 2. The data read function is disabled during serial interface mode.
- **3.** When using SCL wiring, take care concerning the possible effects of terminating reflection and noise from external sources. Our recommends checking operation with the actual device.

5.1.4 Chip select

The μ PD161622 has two chip select pins (/CS). The CPU parallel and serial interfaces can be used only when /CS = L. When the chip select pin is inactive, D₀ to D₁₅ are set to high impedance (invalid) and input of RS, /RD, or /WR is not active. If a serial interface mode has been set, the shift register and counter are both initialized.

www.DataSheet4U.com



5.1.5 Access to display data RAM and internal registers

When the CPU accessed the μ PD161622, the CPU only has to satisfy the requirement of the cycle time (tcyc) and can transfer data at high speeds. Usually, it is not necessary for the CPU to take wait time into consideration.

A high-speed RAM write function, as well as the ordinary RAM write function, is provided for writing data to the display data RAM. By using the high-speed write function, data can be written to the display RAM at an access speed four times faster than that of the ordinary RAM write function. Therefore, applications, such as motion picture display where the display data must be rewritten at high speeds, can be supported. For details, refer to **5.2.5 High-speed RAM write mode**


Dummy data is not required when either reading or writing data. In the μ PD161622, data of the display memory register (R12) cannot be read. This relationship is shown in Figure 5–6.

Note that when in write mode of data at high speed for data read mode of read cycle time, this mode equals to normal mode.


Figure 5-6. Image of internal access to display RAM

Writing


20



Reading (display memory register)



Reading (registers other than display memory register)



5.2 Display Data RAM

This RAM stores dot data for display and consists of 2,112 bits (132 x 16) x 176 bits. Any address of this RAM can be accessed by specifying an X address and an Y address.

Display data D₀ to D₁₅ transmitted from the CPU corresponds to the pixels on the LCD (refer to Table 5–5).

Table 5-5. Display Data RAM

	D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	Dз	D ₂	D ₁	D ₀
Ī			Dot 1 Dot 2										Dot 3			
Ī	Pixel 1 (= 1 x address)								•			•				

5.2.1 X address circuit

An X address of the display data RAM is specified by using the X address register as shown in Figure 5–8. If the X address increment mode (INC = 0: data access control register: R5) is used, the specified X address is incremented or decremented by one each time display data is written. Whether the address is incremented or decremented is specified by the XDIR flag of data access control register (R5) as shown in Table 5–6.

In the increment mode, the X address is incremented up to 83H. If more display data is written, the Y address is incremented (YDIR = 0) or decremented (YDIR = 1), and the X address returns to 00H.

In the decrement mode, the X address is decremented to 00H. If more display data is written, the Y address is incremented (YDIR = 0) or decremented (YDIR = 1), and the X address returns to 83H.

5.2.2 Y address circuit

A Y address of the display data RAM is specified by using the Y address register as shown in Figure 5–8. If the Y address increment mode (INC = 1: data access control register: R5) is used, the specified Y address is incremented or decremented by one each time display is written. Whether the address is incremented or decremented is specified by the YDIR flag of data access control register (R5) as shown in Table 5–6.

In the increment mode, the Y address is incremented up to AFH. If more display data is written, the X address is incremented (XDIR = 0) or decremented (XDIR = 1), and the Y address returns to 00H.

Www.DataSheet4U.com In the decrement mode, the Y address is decremented to 00H. If more display data is written, the X address is incremented (XDIR = 0) or decremented (XDIR = 1), and the Y address returns to AFH.

The relationship between the setting of INC, XDIR, and YDIR of data access control register (R5) and the address is as follows:

Data Sheet S15649EJ2V0DS

21

Table 5-6. Data Access Control Register (R5) Setting

INC	Setting
0	The address is successively incremented or decremented in the X direction when data is accessed.
1	The address is successively incremented or decremented in the Y direction when data is accessed.

XDIR	Setting
0	Increments the X address (+1) when data is accessed.
1	Decrements the X address (–1) when data is accessed.

YDIR	Setting
0	Increments the Y address (+1) when data is accessed.
1	Decrements the Y address (–1) when data is accessed.

Table 5-7. Combination of INC, XDIR, and YDIR, and Address Direction

INC	XDIR	YDIR	Image of Address Scanning
0	0	0	A-1
	0	1	A-2
	1	0	A-3
	1	1	A-4
1	0	0	B-1
	0	1	B-2
	1	0	B-3
	1	1	B-4


Caution If the access direction is changed by using INC, XDIR, or YDIR, be sure to set the X address register (R6) and Y address register (R7) before accessing the display RAM.

www.DataSheet4U.com

22

00H X address 83H 00H
A-1
A-2
A-3
A-4
AFH

Figure 5-7. Combination of INC, XDIR, and YDIR, and Address Scanning Image



5.2.3 Column address circuit

When the contents of the display data RAM are displayed, column addresses are output to the SEG output pins as shown in Figure 5–8.

The correspondence relationship between the column addresses of the display RAM and segment outputs can be reversed by the ADC flag (segment driver direction select flag) of control register 1 (R0) as shown in Table 5–8. This www.DataSheet4U.com reduces the restrictions on chip layout when the LCD module is assembled.


Table 5–8. Relationship between Column Address of Display RAM and Segment Output

SEG Output		SEG ₁	SEG ₂		\rightarrow		SEG385	SEG ₃₈₆
ADC	0	000H	000H	\rightarrow	Column address	18AH	18BH	
	1	18BH	18AH	←	Column address	\leftarrow	001H	000H

Figure 5–8. μ PD161622 RAM Addressing

Source	ADC=0	S1	S2	S3	S4	S5	Y6	 	S391	S392	S393	S394	S395	S396
output	ADC=1	S396	S395	S394	S393	S392	S391	 	S6	S5	S4	S3	S2	S1
		000H												
	X-address		000H			001H		 -		08EH			08FH	
	X-address Column addres	000H	000H 001H	002H	003H	001H 004H	005H	 	186H	08EH 187H	188H	189H	08FH 18AH	18BH

Gate	Gate output					
R,/L=H	R,/L=L					
01	0176	00H				
02	0175	01H				
O87	O90	56H				
088	O89	57H				
O89	O88	58H				
O90	O87	59H				
	_	_				
0175	02	AEH				
0176	01	AFH				



www.DataSheet4U.com

5.2.4 Arbitrary address area access (window access mode (WAS))

With the μ PD161622, any area of the display RAM selected by the MIN.··X/Y address registers (R8 and R10) and MAX.· X/Y address registers (R9 and R11) can be accessed.

* A setup of data access control (R5): WAS = 1 chooses window access mode. And μPD161622 accesses only the domain set up by MIN.· X/Y address registers and MAX.· X/Y address registers. The address scanning setting by INC, XDIR, and YDIR of data access control register (R5) is also valid in window access mode, in the same manner as when data is normally written to the display RAM. In addition, data can be written from any address by specifying the X address register (R6) and Y address register (R7).

Note that the display RAM must be accessed after setting the X address register (R6) and Y address register (R7) if the window access area has been set or changed by the MIN. X/Y address register or MAX. X/Y address register.




Figure 5-9. Example of Incrementing Address When INC = 0, XDIR = 0, and YDIR = 0

Cautions 1. When using the window access mode, the relationship between the start point and end point shown in the table below must be established.

www.DataSheet4U.com

Item	Address Relation Ship
X address	00H ≤ MIN.·X address ≤ X address (R4) MAX.·X address ≤ 83H
Y address	00H ≤ MIN.·Y address ≤ Y address (R5) MAX.·Y address ≤ AFH

- 2. If invalid address data is set as the MIN./MAX. address, operation is not guaranteed.
- 3. Do not specify any value other than the address value 4n-n (n = 1 to 33) for the X address in the high-speed RAM access mode. The operation is not guaranteed if invalid address data is set.
- 4. Access the display RAM after setting the X address register (R6) and Y address register (R7) if the window access area has been set or changed by the MIN. X/Y address register or MAX. X/Y address register.

Start Data access control register (R5) Sets window access mode. (WAS = 1)MIN. · X address register (R8) Sets start point. MIN. Y address register (R10) MAX. · X address register (R9) Sets end point. MAX. · Y address register (R11) X address register (R6) Y address register (R7) Display memory register (R12) Data No Writing complete?

Yes

End

Figure 5-10. Example of Sequence in Window Access Mode

www.DataSheet4U.com



5.2.5 High-speed RAM write mode

With the µPD161622, two types of access modes can be selected for accessing the display RAM.

The μ PD161622 has a high-speed RAM write function, as well as an ordinary RAM write function. By using the high-speed write function, data can be written to the display RAM at an access speed four times faster than that of the ordinary RAM write function. Therefore, applications, such as motion picture display where the display data must be rewritten at high speeds, can be supported.

When the high-speed RAM write mode is selected by using BSTR of the data access control register (R5), data is temporarily stored in an internal register of the μ PD161622.

When data of 64 bits (16 bits x 4) has been stored in the register, it is written to the display RAM. It is also possible to write the next data to the internal register while the first data is being written to the RAM.

In the high-speed RAM write mode, however, the CPU must transmit data in units of 64 bits (4 pixels) have been written to the internal register. If data of less than 64 bits is transmitted in the high-speed RAM write mode, this data is not written to the display RAM. Therefore, CPU data is not reflected on the LCD display even if it is transmitted. In this case, the data that is not reflected remains stored in the register. When the next data is transmitted, it is written to the register from where the preceding data is stored. However, if the chip select signal is disserted inactive (/CS = H) in the middle of data transfer, and then asserted active again and when the display data register (R12) is set, the register is initialized. Consequently, the data stored in the register is lost.

It is therefore recommended to transmit display data in 64-bit units when using the high-speed RAM write mode.





Figure 5-11. Image of Operation in High-speed Write Mode

Caution Do not specify any value other than the address value 4n-n (n = 1 to 33) for the X address (R6) in the high-speed RAM access mode. The operation is not guaranteed if invalid address data is set.

Figure 5-12. Example of Sequence in High-Speed RAM Write Mode (with 16-Bit Parallel Interface)



www.DataSheet4U.com

n: n ≥ 1

Note Do not specify any value other than the address value 4n–n (n = 1 to 33) for the X address (R6) in the high-speed RAM access mode. The operation is not guaranteed if invalid address data is set.

Data Sheet S15649EJ2V0DS

28

5.3 Oscillator

The μ PD161622 has a CR oscillator (with external R), which generate the display clock. When Rsel is L, an internal CR oscillator is selected. Leave both OSCIN pin and OSCOUT open. When Rsel is H, an external oscillator is selected.

 \star Connect 51 kΩ resistance between OSC_{IN} and OCS_{OUT} pin.

This oscillator also has a calibration function, which is available by itself to set the number of frame frequency of display driving. Frame frequency calibration is set by calibration register (R45). The time to select one line is set by the calibration start and stop commands.

Calibration command

Register

n-bit counter

Internal clock

Figure 5-13. Frame Frequency Calibration

The calibration function involves counting the number of oscillation clocks generated between the start and stop signals and storing that number in a register. The number of oscillation clocks is then continually compared with this register value in subsequent operations, and the time of the clock number stored in the register is set as 1 line selection time, and used as the internal reference clock.

Using the time to set calibration (tcal) can be selected either tcal or tcal x 2 through control register (R1): LTS.




Figure 5–14. Calibration Function Timing (LTS [R1] = 0)

u PWW Data Sheet 4U.com



5.4 Display Timing Generator

5.4.1 Drive timing

The μ PD161622 generates the TFT-LCD drive timing inside the μ PD161622. The TFT-LCD panel is driven at the timing of one line selection period generated based on the calibration time (t_{cal}) set by the calibration function, as shown in the figure below. One line selection period is made up of a pre-charge period, a source output period, and the μ PD161622 output control clock. The pre-charge and source output periods are set by the pre-charge period setting register (R46) and calibration register (R45), respectively, based on the following expressions.

1 line selection period = t_{cal} Pre-charge period = t_{pr} Source output period = t_{sout}

 t_{cal} : Calibration setting time [R45] $t_{pr} = (1/fosc) \ x \ (CLK_{pr} + 2 \ CLK)$ $t_{sout} = t_{cal} - (t_{pr} + 3 \ CLK)$

CLK_{cal}: Calibration setting time (t_{cal}) clock number = $t_{cal} \div (1 f_{osc})$ CLKpr: Pre-charge peiod setting register clock number [R46: PLIMn] n


1 CLK = 1/fosc

fosc: Oscillator frequency

www.DataSheet4U.com

30

Figure 5-15. 1-line Select Time



The display timing generator generates the timing signals for the internal timing of the source driver and for the gate driver. The output timings for normal operation, for normal operation \rightarrow stand-by mode, and for stand-by mode \rightarrow normal operation, are shown below.

Figure 5-16. During Normal Operation (during line inversion)

Figure 5–17. Normal Operation → Stand-by Input (during line inversion)




Figure 5–18. Normal Operation → Stand-by Input (during line inversion) (1) Reference




Figure 5–19. Normal Operation → Stand-by Input (during line inversion) (2) Reference





Figure 5–20. Stand-by \rightarrow Return to Normal Operation (during line inversion)



www.DataSheet4U.com

5.5 Common Adjustment Circuit

To generate common output, the center voltage of the common waveform is output from the VCOM pin along with output of a 0 to Vs (V) square waveform from the VCOUT1 pin and 0 to Vcc1 (V) from VCOUT2. The level of the VCOM output can be adjusted using as external resistor.




Figure 5-21. Common Adjustment Circuit

The VCOM voltage formulas are shown below.

 $\begin{tabular}{ll} \star & \begin{tabular}{ll} $<$ When internal power supply is used 1 (BGRS [D6] of R25 = 0, PVCOM (D3) = 0)> \\ & COM voltage = (1+R1/R2) x VBGR x (α ÷ 256) \\ & VBGR = 3.0 V TYP. \\ & α = VCOM electronic volume register [R29] \\ \end{tabular}$

www.DataSheet4Ummen internal power supply is used 2 (BGRS [D₆] of R25 = 0, PVCOM (D₃) = 1)> COM voltage = (1+R1/R2) x Vs x ($\alpha \div 256$) α = VCOM electronic volume register [R29]

<When external power supply is used (BGRS [D6] of R25 = 1)>
COM voltage = (1+R1/R2) x VBGRIN
VBGRIN = external power supply voltage (voltage input from BGRIN)

<Recommended values for R1 to R3, and C1>

Use the values listed below as a guideline. The user is responsible for ultimately determining the resistance values and recommended values based on careful evaluation on actual panels.

R1: 200 K R2: 51 to 100 K R3: 51 to 100 K C1: 10 μF

5.6 Rectangular Signal Generator

This circuit generates a common rectangular signal. A rectangular wave of 0 to Vs (V) is output from the VCOUT1 pin, and a wave of 0 to Vcc1 (V) is output from the VCOUT2 pin. The common output wave necessary for driving an LCD can be generated by connecting an external circuit as shown in Figure 5–21.

5.7 Reference Voltage Generator (VBGR)

The μ PD161622 has a reference voltage generator for the voltage regulator. This reference voltage generator generates a constant voltage from Vcc1. The constant voltage generated by this circuit is connected to the input of the operational amplifier that adjusts the center level of the COMMON drive output, via a D/A converter.

By using this voltage, therefore, the center level of the COMMON drive output can be kept constant, without being affected by fluctuations in the supply voltage.

The common output waveform necessary for driving an LCD can be generated by connecting the external circuit show in Figure 5–21.

When the internal reference voltage generator is not used (R25: BGRS = 1), directly input the reference voltage to the operational amplifier that adjusts the center level of the COMMON drive output.

5.8 D/A Converter Circuit

The μ PD161622 is provided with an internal D/A converter to adjust the voltage of the reference voltage generator for the voltage regulator. This D/A converter divides the constant voltage generated by the reference voltage generator (VBFR) by 256, and a level of voltage between VBGR and Vss can be selected by setting the VCOM electronic volume register (R29).

In addition, this D/A converter also has a function to select a level by using an external pin. If the set value of the VCOM electronic volume register (R29) is 00H, the set statuses of the DAC₇ to DAC₀ pins are valid.

When DACn pin input is valid (R29 = 00H), these pins are pulled up internally, so only the pins that are to be set to L should be connected to Vss.

eet4U.cor EV₇ EV_6 EV₅ EV₄ EV₃ EV_2 EV₁ EV_0 α Remark DAC₇ DAC₆ DAC₅ DAC₄ DAC₃ DAC₂ DAC₁ DAC₀ DACn set R29 00H 0 0 0 0 0 0 0 0 value 0 DACn 01H 0 0 0 0 0 0 0 1 2 02H 0 0 0 0 0 0 1 0 3 03H 0 0 0 0 0 0 1 1 4 \downarrow \downarrow \downarrow FEH 1 1 1 1 1 1 1 0 255 FFH 1 1 1 1 1 256

Table 5-9. α Setting of VCOM Electronic Volume Register (R25: BGRS = 0)

Data Sheet S15649EJ2V0DS

www.Datas

5.9 y-Curve Correction Power Supply Circuit

The μ PD161622 includes a γ -curve correction power supply circuit. If the internal γ -curve correction matches the LCD characteristics, no external components are necessary. This power circuit has white level and black level reference voltage generators on the positive and negative polarity sides, and also supports unbalanced driving. The reference voltage generators consist of a D/A converter and an operational amplifier and divide Vs to Vss by 256. One level of voltage can be selected by using the contrast value setting registers (R36 to R39)



Figure 5-22. y-Curve Correction Circuit





Figure 5–23. Relationship of TFT Drive Voltage (normally white)



	Drive level Setting register			
VPH	Positive polarity, black	Contrast value setting register 1	R36	
VNH	Negative polarity, white	Contrast value setting register 2	R37	
VPL	Positive polarity, black	Contrast value setting register 3	R38	
VNL	Negative polarity, white	Contrast value setting register 4	R39	

The value of each amplifier output can be expressed as follows and the value of β can be set as shown in Table 5–10 and 5–11by using the contrast value registers (R36 to R39)

VNL, BVPL, VNH, VPH = $(\beta \div 256)$ x Vs

Caution The usable range in which each output level of VPH, VNH, VPL, and VNL can be set depends on the γ -curve.

www.DataSheet4U.cor Table 5–10. γ-Contrast Value Setting and Electronic Volume Register β Setting 1 (VPH, VNL)

R36	GPH7	GPH6	GPH5	GPH4	GPH3	GPH2	GPH1	GPH0	β value setting or
R37	GNH7	GNH6	GNH5	GNH4	GNH3	GNH2	GNH1	GNH0	status setting
00H	0	0	0	0	0	0	0	0	Fixed to Vs (amplifier OFF)
01H	0	0	0	0	0	0	0	1	255
02H	0	0	0	0	0	0	1	0	254
03H	0	0	0	0	0	0	1	1	253
\downarrow				\downarrow					\downarrow
FEH	1	1	1	1	1	1	1	0	2
FFH	1	1	1	1	1	1	1	1	1

Table 5_11	4Contract Value Setting	g and Electronic Volume Re	agistar & Sattin	a 1 (VE	I WWI I
Table 5-11.	roundast value setting	and Electionic volume N	egister p settiir	<u>y</u>	L, VINL)

R36 R37	GPL7 GNL7	GPL6 GNL6	GPL5 GNL5	GPL4 GNL4	GPL3 GNL3	GPL2 GNL2	GPL1 GNL1	GPL0 GNL0	β value setting or Statement setting
00H	0	0	0	0	0	0	0	0	Fixed to Vs (amplifier OFF)
01H	0	0	0	0	0	0	0	1	255
02H	0	0	0	0	0	0	1	0	254
03H	0	0	0	0	0	0	1	1	253
\downarrow				\downarrow					\downarrow
FEH	1	1	1	1	1	1	1	0	2
FFH	1	1	1	1	1	1	1	1	1

Relationship between Setting Value of R36 to R39 Registers and Switch Status (Gsel[R1] = 1)

Register	Setting value	Switch Status		Amplifier
Dac	00H	CDac	ON	OFF
R36	Other than 00H	SR36	OFF	ON
D07	00H	0007	ON	OFF
R37	Other than 00H	SR37	OFF	ON
Dan	00H	CDan	ON	OFF
R38	Other than 00H	SR38	OFF	ON
D00	00H		ON	OFF
R39	Other than 00H	SR39	OFF	ON

The relationship between the setting of the contrast value setting register and the driven waveform is explained next, taking the γ -curve in Figure 5–22 as an example.

Table 5–12. Switch Status when γ -Curve Correction Power Supply Circuit is not used (Gsel[R1] = 0)

	Dolovitu	Switch status								
	Polarity	SPH1	SNL1	SNH1	SPL1	SPH2	SNL2	SNH2	SPL2	
www.DataS	heet4U Positive	Х	Х	Х	х	ON	OFF	OFF	ON	
	Negative	Х	Х	Х	Х	OFF	ON	ON	OFF	

Remark x: Switch is normally OFF with the amplifier OFF.

Relationship of drive voltage (normally white)







Table 5–13. Switch Status when γ -Curve Correction Power Circuit is used (Gsel[R1] = 1)

Switch status								
Polarity	SPH1	SNL1	SNH1	SPL1	SPH2	SNL2	SNH2	SPL2
Positive	ON	OFF	OFF	ON	х	Х	х	х
Negative	OFF	ON	ON	OFF	х	Х	х	х

Remark x: Switch is normally OFF

Relationship of drive voltage (normally white)



www.DataSheet4U.com

 \star

Figure 5-24. TFT Drive Voltage Level





Table 5–14. γCurve Correction Circuit (γcorrection resistance)


Gray scale		ay Data	Resista	ance ($k\Omega$)		oltage (V)
Gray Scale	D ₁₀ - D ₅	D ₁₅ - D ₁₁ , D ₄ - D ₀	r 1	1.587	Positive Voltage	Negative Voltage
0	00H	00H	r 2	1.226	4.901	0.107
1	01H	_	r 3	2.453	4.824	0.190
2	02H	_	r 4	3.390	4.671	0.356
3	03H	01H	r 5	4.112	4.459	0.586
4	04H	_	r 6	4.905	4.202	0.864
5	05H	02H	r 7	1.731	3.895	1.196
6	06H	_	r 8	1.443	3.787	1.313
7	07H	03H	r 9	1.587	3.697	1.411
8	H80	_	r 10	1.515	3.598	1.519
9	09H	04H	r 11	1.082	3.503	1.621
10	0AH	_	r 12	1.082	3.436	1.694
11	0BH	05H	r 13	1.154	3.368	1.768
12	0CH	-	r 14	1.226	3.296	1.846
13	0DH	06H	r 15	1.298	3.219	1.929
14	0EH	- 0711	r 16	1.082	3.138	2.017
15	0FH	07H	r 17	0.649	3.070	2.090
16 17	10H	- 00LI	r 18	0.721 0.794	3.030	2.134
17	11H 12H	08H	r 19 r 20	0.794	2.985 2.935	2.183 2.236
18	12H 13H	 09H	r 20	0.721	2.935	2.236
20	13H 14H	090	r 22	0.794	2.890	2.285
21	14H 15H	 0AH	r 23	0.505	2.840	2.339
22	16H	VALI	r 24	0.577	2.773	2.373
23	17H	OBH	r 25	0.577	2.737	2.451
24	18H	-	r 26	0.505	2.701	2.490
25	19H	0CH	r 27	0.433	2.669	2.524
26	1AH	_	r 28	0.433	2.642	2.554
27	1BH	0DH	r 29	0.433	2.615	2.583
28	1CH	_	r 30	0.433	2.588	2.612
29	1DH	0EH	r 31	0.505	2.561	2.642
30	1EH	_	r 32	0.361	2.529	2.676
31	1FH	0FH	r 33	0.433	2.507	2.700
32	20H	_	r 34	0.433	2.480	2.729
33	21H	10H	r 35	0.433	2.453	2.759
34	22H	_	r 36	0.433	2.426	2.788
35	23H	11H	r 37	0.433	2.399	2.817
36	24H	_	r 38	0.433	2.372	2.847
37	25H	12H	r 39	0.505	2.344	2.876
38	26H	-	r 40	0.433	2.313	2.910
39	27H	13H	r 41	0.433	2.286	2.939
40	28H	-	r 42	0.433	2.259	2.969
41	29H	14H	r 43	0.505	2.232	2.998
42	2AH	-	r 44	0.361	2.200	3.032
43	2BH	15H	r 45	0.433	2.178	3.057
44 45	2CH 2DH	_ 16H	r 46 r 47	0.433	2.151 2.124	3.086 3.115
46	2EH	1011	r 48	0.361	2.124	3.115
46	2FH		r 49	0.361	2.101	3.164
48	30H	I/H -	r 50	0.361	2.076	3.188
49	31H	 18H	r 51	0.433	2.033	3.100
50	32H	-	r 52	0.433	2.006	3.242
51	33H	19H	r 53	0.433	1.979	3.271
52	34H	-	r 54	0.505	1.952	3.301
53	35H	1AH	r 55	0.505	1.921	3.335
54	36H	_	r 56	0.505	1.889	3.369
55	37H	1BH	r 57	0.721	1.858	3.403
56	38H	_	r 58	0.721	1.812	3.452
57	39H	1CH	r 59	0.866	1.767	3.501
58	ЗАН	_	r 60	0.866	1.713	3.560
59	3BH	1DH	r 61	1.587	1.659	3.618
60	3CH	-	r 62	2.597	1.560	3.726
61	3DH	1EH	r 63	2.597	1.398	3.901
62	3EH	_	r 64	12.047	1.235	4.077
63	3FH	1FH	r 65	7.719	0.482	4.893

www.DataSheet4U.com



www.DataSheet4U.com

Figure 5–26. Internal Connection of V_0 to V_5 , VRH, VRL1, and VRL2



5.10 Partial Display Mode

The μ PD161622 is provided with a function that allows sections within the screen to be displayed separately (partial display mode). The start line of the area to be displayed in partial display mode is set using the partial display area start line register (R20, R21), the number of lines in the area to be displayed is set using the partial display area line count register (R22, R23), and the color of the area not to be displayed is set using the partial off area color register (R19). If "1" is set in the partial display area line count registers (R22, R23), the partial display areas each become 1 line. If "0" is set, there are no partial display areas but only normal display areas.

The non-display area indicated by R20 and R22 is called Partial 1, and the non-display area indicates by R21 and R23 is called Partial 2. The Partial 2 setting is enabled only when the Partial 1 setting has been performed (when R22 \neq 0). Therefore, to set only one area as a non-display area, perform only the setting for Partial 1.

Low power consumption cannot be achieved if only the partial mode is set. If low power consumption is required, the mode must be switched to the 8-clor mode.





Figure 5-26. Partial Display Mode

Cautions 1. The "scroll step count register (R17)" command is ignored in the partial display mode.

- 2. The specified partial areas must not directly overlap, and the Partial 1 area and Partial 2 area must be separated by at least one line. If the areas overlap, only the Partial 1 settings are valid, and partial display is not performed for the Partial 2 area.
- 3. When setting the partial display areas, be sure to observe the following relationship. $"00H" \le R20 \; (R21)$ $R22 \; (R23) \le "AFH"$

The following sequence is recommended to avoid display malfunction when switching from normal display mode to partial display mode and vice versa.

(1) Recommended sequence for switching from normal display mode to partial display mode




Notes 1. <2> to <5> can be executed in any order.

2. <6> must be executed after <4> and <5> have been set.

www.DataSheet4U.com


48

(2) Recommended sequence for switching from partial display mode to normal display mode



Note <2> to <3> can be executed in any order.

(3) Recommended sequence for switching from partial display mode to partial display mode (switching the partial display area)



Notes 1. <2> to <4> can be executed in any order.

- 2. Execute <2> only when necessary.
- 3. <5> must be executed after <3> and <4> have been set.



(4) Partial display setting examples

Setting A-1

Register	Setting Value	Details of Setting Value		
Partial display area start line register (R20, R21)	00H	Sets Y address 00H		
Partial display area line count register (R22, R23)	58H	Sets an area of 88 lines		

Setting A-2

Register	Setting Value	Details of Setting Value
Partial display area start line register (R20, R21)	58H	Sets Y address 58H
Partial display area line count register (R22, R23)	58H	Sets an area of 88 lines

Setting A-3


Register	Setting Value	Details of Setting Value
Partial display area start line register (R20, R21)	84H	Sets Y address 84H
Partial display area line count register (R22, R23)	58H	Sets an area of 88 lines


Setting A-4


Register	Setting Value	Details of Setting Value
Partial display area start line register (R20, R21)	2CH	Sets Y address 2CH
Partial display area line count register (R22, R23)	58H	Sets an area of 88 lines


www.DataSheet4U.com

Figure 5–28. Partial Display Setting Examples









5.11 Screen Scroll

The μ PD161622 has a screen scroll function. Any area of the screen can be scrolled by using the scroll area start line register (R15), scroll area line count register (R16), and scroll step count register (R17) to set the Y address of the top line of the area to be scrolled, the count of lines of the area to be scrolled, and the scroll step number, respectively.

Note that in partial mode, the screen scroll function is disabled.

Table 5-15. Scroll Area Start Line Register (R15)

SSL7	SSL6	SSL5	SSL4	SSL3	SSL2	SSL1	SSL0	Start Line Y Address
0	0	0	0	0	0	0	0	00H
0	0	0	0	0	0	0	1	01H
0	0	0	0	0	0	1	0	02H
0	0	0	0	0	0	1	1	03H
				\downarrow				\downarrow
1	0	1	0	1	1	0	1	ADH
1	0	1	0	1	1	1	0	AEH
1	0	1	0	1	1	1	1	AFH

Table 5-16. Scroll Area Line Count Register (R16)

SAW7	SAW6	SAW5	SAW4	SAW3	SAW2	SAW1	SAW0	Scroll Area Line Number
0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	1	2
0	0	0	0	0	0	1	0	3
0	0	0	0	0	0	1	1	4
				\downarrow				\downarrow
1	0	1	0	1	1	0	1	174
1	0	1	0	1	1	1	0	175
1	0	1	0	1	1	1	1	176

www.DataSheet4U.com


52

Table 5-17. Scroll Step Count Register (R17)

SST7	SST6	SST5	SST4	SST3	SST2	SST1	SST0	Scroll Step Number
0	0	0	0	0	0	0	0	0 (no scroll)
0	0	0	0	0	0	0	1	1
0	0	0	0	0	0	1	0	2
0	0	0	0	0	0	1	1	3
				\downarrow				\downarrow
1	0	1	0	1	1	0	1	173
1	0	1	0	1	1	1	0	174
1	0	1	0	1	1	1	1	175

Scrolling must be set using the following sequence.

(1) Recommended scroll sequence



Notes 1. <1> to <2> can be executed in any order.

2. <3> must be executed after <1> and <2> have been set.

Remark Set SSTn to 00H to disable the scroll operation. No particular sequence is required for this.

Cautions 1. If the sum of the values of SSLn and SAWn is 176 (AFH) or over, it is invalid (no scroll operation).

2. Set the step number SSTn so that it does not exceed the line number SAWn. If a value exceeding SAWn is set, it will be invalid (no scroll operation).

www.DataSheet4U.com



(2) Scroll setting examples

Setting A-1

Register	Setting Value	Details of Setting Value
Scroll area start line register (R15)	00H	Sets Y address 00H
Scroll area line count register (R16)	AFH	Sets an area of 176 lines

Setting A-2

Register	Setting Value	Details of Setting Value
Scroll area start line register (R15)	00H	Sets Y address 00H
Scroll area line count register (R16)	57H	Sets an area of 88 lines

Setting A-3


Register	Setting Value	Details of Setting Value
Scroll area start line register (R15)	58H	Sets Y address 58H
Scroll area line count register (R16)	57H	Sets an area of 88 lines


Setting A-4


Register	Setting Value	Details of Setting Value			
Scroll area start line register (R15)	2CH	Sets Y address 2CH			
Scroll area line count register (R16)	57H	Sets an area of 88 lines			


www.DataSheet4U.com

Figure 5-29. Display Scroll Setting Examples














(3) Scroll setting flowchart example







Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.

www.DataSheet4U.com


58




(4) Scroll function example

Scroll area start line register (R15): 2CH Scroll area line count register (R16): 58H

(a) Scroll step count register setting (R17): 00H




(b) Scroll step count register setting (R17): 01H




www.DataSheet4U.com

(c) Scroll step count register setting (R17): 02H



(d) Scroll step count register setting (R17): 57H



www.DataSheet4U.com

μ PD To To 22

5.12 Stand-by

The μ PD161622 has a stand-by function. Input of a stand-by command is acknowledged when the STBY bit of the control register 1 (R0) is set to 1.

When the stand-by command has been input, the μ PD161622 is forcibly placed in the Vss display status, and scans the frame being display to the end. When scanning is complete, all gate outputs are turned on, the charge of the pixel on the TFT panel is decreased to 0, and the output stage amplifier and internal oscillator are stopped.


The stand-by function is valid for only the source driver IC; the gate IC (μ PD161640) and power IC (μ PD161660) connected to the μ PD161622 are not controlled by this function.


After executing the stand-by command, therefore, execute commands that turn off the regulator for the gate IC and power IC an turn off the DC/DC converter.

When the stand-by status is released, turn on the DC/DC converter and the regulator of the gate IC and power IC, and then issue an ordinary operation command (STBY = 0), in the reverse order to which the stand-by command was input.

www.DataSheet4U.com

(1) Stand-by sequence







www.DataSheet4U.com

Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.



(2) Stand-by release sequence





Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.

5.13 8-Color Dispaly Mode

The μ PD161622 contains an 8-color display function for low-power-consumption driving. The mode can be switched to 8-color display mode by setting COLOR in control register 1 (R0) to 1.

As shown in the figure below, in 8-color display mode, the μ PD161622 controls ON/OFF of each dot using the MSB of each dot data in the display RAM. It is therefore necessary to overwrite the display RAM data in accordance with the screen of each mode when changing from 65,000-color display mode to 8-color mode, and vice versa.

In 8-color display mode, each source output is connected by switching the top and bottom grayscale voltages to enable direct driving of the TFT panel, which results in low power consumption.


Figure 5-30.


D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	Dз	D ₂	D ₁	D ₀
Valid	Invalid	Invalid	Invalid	Invalid	Valid	Invalid	Invalid	Invalid	Invalid	Invalid	Valid	Invalid	Invalid	Invalid	Invalid
Dot 1 Dot 2 Dot 3															
	1 pixel (= 1 x address)														

www.DataSheet4U.com

66

(1) 8-color display mode setting sequence example







Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.



(2) Returning to 65,000-color display mode sequence








Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.


5.14 Power ON/OFF


An example of the standard power ON/OFF sequence in a chipset for driving a TFT-LCD panel that uses μ PD61622 is shown below. Note that this sequence diffes depending on the chipset configuration and TFT-LCD panel used.

(1) Power ON sequence



















Caution This sequence is shown only for the purpose of illustrating the sequence from power application to display ON, and is not meant for use in mass production design. Note also that this sequence differs depending on the configuration of the chipset and TFT-LCD module



(2) Power OFF sequence





Caution This sequence is shown only for the purpose of illustrating the sequence up to when the power is turned off, and is not meant for use in mass-prodution design. Note also that this sequence differs depending on the configuration of the chipset and TFT-LCD module.



6. RESET

If the /RESET input becomes L or the reset command is input, the internal timing generator is initialized. The reset command will also initialize each register to its default value. These default values are listed in the table below.

	Register	Rn	/RESET Pin Note1	Reset Command	Default Value
	Index register	IR	X	0	00H
	Control register 1	R0	X	0	00H
	Control register 2	R1	X	0	00H
	Data access control register	R5	X	0	00H
	X address register	R6	X	0	00H
	Y address register	R7	X	0	00H
	MIN. ·X address register	R8	Х	0	00H
	MAX. ·X address register	R9	Х	0	00H
	MIN. ·Y address register	R10	Х	0	00H
	MIN. ·Y address register	R11	Х	0	00H
	Display memory register Note2	R12	Х	Х	_
	Scroll area start line register	R15	X	0	00H
	Scroll area line count register	R16	X	0	00H
	Scroll step count register	R17	X	0	00H
	Partial off area color register	R19	X	0	00H
	Partial 1 display area start line register	R20	X	0	00H
	Partial 2 display area start line register	R21	X	0	00H
	Partial 1 display area line count register	R22	Х	0	00H
	Partial 2 display area line count register	R23	X	0	00H
	Power supply control register 1	R25	X	0	00H
	Power supply control register 2	R26	X	0	00H
	VCOM output center value setting register	R29	X	0	00H
	Output stage capacity setting register	R30	X	0	00H
	γ reference-voltage generator capacity setting register	R31	X	0	00H
	γ contrast value setting register 1	R36	X	0	00H
	γ contrast value setting register 2	R37	X	0	00H
	γ contrast value setting register 3	R38	X	0	00H
ww.DataS	contrast value setting register 4	R39	X	0	00H
	Pre-charge direction setting data register	R40	X	0	00H
	γ correction input disconnect register	R42	X	0	00H
	Calibration register Note 3	R45	X	0	00H
	Pre-charge period supplement pulse setting register	R46	X	0	06H
	Output port register	R49	Х	0	00H
	Input port register	R50	Х	0	00H
	Interface operating voltage setting register	R114	X	0	00H
	Internal logic operating voltage setting register	R115	Х	0	00H
	Test mode		X	0	00H

Remark O: Default value set, X: Default value not set

- Notes 1. The internal counters are initialized only by a reset from the /RESET pin. Be sure to perform reset via the /RESET pin at power application.
 - 2. The contents of RAM are saved in the case of both reset by /RESET pin and reset by reset command. Note that the RAM contents are undifined. immediately after the power is turned on.
 - 3. The following value is set as the calibration setting time, tcal, in a reset by reset command. $tcal = 1/fosc \times 37$



7. COMMAND

The μ PD161622 identifies data bus signals by a combination of the RS, /RD (E), and /WR (R,/W) signals. It interprets and executes commands only in accordance with the internal timing, without being dependent upon the external clock. Therefore, the processing speed is extremely high and, usually, no busy check is necessary.

An i80 system CPU interface inputs a low pulse to the /RD pin when it reads data to issue a command. It inputs a low pulse to the /WR pin when it writes data.

Data can be read from an M68 system CPU interface if a high-pulse signal is input to the R,/W pin, and written if a low-pulse signal is input to the R,/W pin. A command is executed if a high-pulse signal is input to the E pin in this status. Therefore, in the explanation of the commands and display commands after **7.2 Control Register 1 (R0)** and the sections that follow, the M68 system CPU interface uses H, instead of /RD (E), when reading status or display data. This is how it differs from the i80 system CPU interface.

The commands of the μ PD161622 are explained below, taking an i80 system CPU interface as an example. When the serial interface is used, sequentially input data to the μ PD161622, starting from D₇.

The data bus length to input commands is as follows:

- Commands other than those that manipulate the display memory register (R12) are input in one byte unit, regardless of the value of BMD (control register 2 (R1), bus length setting).
- The commands that manipulate the display memory register (R12) are input in 1-byte units when BMD = 1, or in 2-byte units when BMD = 0.

(1) Commands other than those that manipulate display memory register (R12)

BMD = 1 (8-bit data bus)

Pin	D ₇	D ₆	D ₅	D ₄	Дз	D ₂	D ₁	D ₀
DATA	D ₇	D ₆	D ₅	D ₄	Дз	D ₂	D ₁	D ₀

www.DataSheBMD. 50 (16-bit data bus)

7	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,																
	Pin	D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D8	D ₇	D ₆	D ₅	D ₄	Дз	D ₂	D ₁	Do
	DATA	Note	Note	Note	Note	Note	Note	Note	Note	D ₇	D ₆	D ₅	D ₄	Dз	D ₂	D ₁	Do

Note 0 or 1

(2) Display Memory Register (R12)

BMD = 1 (8-bit data bus)

Pin	D ₇	D ₆	D ₅	D ₄	Дз	D ₂	D ₁	D ₀
DATA	D ₇	D ₆	D ₅	D ₄	Дз	D ₂	D ₁	Do

BMD = 0 (16-bit data bus)

Pin	D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	Дз	D ₂	D ₁	D ₀
DATA	D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D8	D ₇	D ₆	D ₅	D ₄	Dз	D ₂	D ₁	D ₀



7.1 Command List

1			Г	In	dov	Re	aict	or	r Rn Register Name		<u> </u>	<u> </u>			Data	Rits			
	CS	RS				3			Rn	Register Name	R/W	7	6	5	4	3	2	1	0
	1		0	3	4	3	-	+++				L'	Ŭ	Ť	<u> </u>	ľ		<u> </u>	
	0	0	Н	\vdash	\dashv	+	+	+	IR	Index register	w	IR7	IR6	IR5	IR4	IR3	IR2	IR1	IR0
	0	1	0	0	0	0	0	0 0	R0	Control register 1	R/W	DISP1	DISP0	ADC	DTY	STBY	COLOR	LPM	GSM
	0	1	0	0	0		0	0 1	R1	Control register 2	R/W			VSEL	GSEL			LTS	INV
	0	1	0	0	0		0	1 0	R2	Deact register	147								
	0	1	0		0		1	1 1 0 0	R3 R4	Reset register	W								CRES
	0	1	0		0			0 1	R5	Data access control register	R/W	BMD	BSTR		WAS		INC	XDIR	YDIR
	0	1	0		0		1	1 0	R6	X address register	R/W	XA7	XA6	XA5	XA4	XA3	XA2	XA1	XA0
	0	1	0		0			1 1 0 0	R7 R8	Y address register MIN. ·X address register	R/W	YA7 XMIN7	YA6 XMIN6	YA5 XMIN5	YA4	YA3 XMIN3	YA2 XMIN2	YA1 XMIN1	YA0 XMIN0
	0	1	0		0			0 1	R9	MAX. ·X address register	R/W R/W	XMAX7	XMAX6	XMIN5 XMAX5			XMAX2	XMAX1	XMAX0
	0	1		0	0			1 0	R10	MIN. Y address register	R/W	YMIN7	YMIN6	YMIN5		YMIN3	YMIN2	YMIN1	YMIN0
	0	1	0		0		0	1 1	R11	MAX. Y address register	R/W	YMAX7	YMAX6	_	YMAX4	YMAX3	YMAX2	YMAX1	YMAX0
	0	1	0		0		1	0 0 0 1	R12 R13	Display memory register	W	D ₇	D ₆	D ₅	D ₄	Dз	D ₂	D ₁	D ₀
	0	1	0	-	0			1 0	R13										
	0	1	0	0	0	1	1	1 1	R15	Scroll area start line register	R/W	SSL7	SSL6	SSL5	SSL4	SSL3	SSL2	SSL1	SSL0
	0	1	0		1			0 0	R16	Scroll area line count register	R/W	SAW7	SAW6	SAW5	SAW4	SAW3	SAW2	SAW1	SAW0
	0	1	0		1			0 1	R17 R18	Scroll step count register	R/W	SST7	SST6	SST5	SST4	SST3	SST2	SST1	SST0
	0	1	0		1			1 1	R19	Partial off area color register	R/W						PGR	PGG	PGB
	0	1	0	0	1	0	1	0 0	R20	Partial 1 display area start line register	R/W	P1SL7	P1SL6	P1SL5	_	_	P1SL2	P1SL1	P1SL0
	0	1	0		1			0 1	R21	Partial 2 display area start line register	R/W	P2SL7	P2SL6	P2SL5		P2SL3	P2SL2	P2SL1	P2SL0
	0	1	0		1		1	1 0	R22 R23	Partial 1 display area line count register Partial 2 display area line count register	R/W R/W	P1AW7 P2AW7	P1AW6 P2AW6	P1AW5 P2AW5	_	P1AW3 P2AW3	P1AW2 P2AW2	P1AW1 P2AW1	P1AW0 P2AW0
	0	1	0		1	-	0	0 0	R24	. a.aa. 2 diopiay area iirio courit register				2,1113			2,,,,,	2,177	. 2
	0	1	0	0	1	1	0	0 1	R25	Power supply control register 1	R/W		BGRS	VCE	VCD2	PVCOM	RGONG		DCON
	0	11	0		1		0	1 0	R26	Power supply control register 2	R/W							VCD12	VCD11
	0	1	0	_	1		1	1 1 0 0	R27 R28										
	0	1	0	0	1	1	1	0 1	R29	VCOM output center value setting register	R/W	EV7	EV6	EV5	EV4	EV3	EV2	EV1	EV0
	0	1	0		1		1	1 0	R30	Output stage capacity setting register	R/W	BPL	CI2	CI1	CI0	VCOMC	SF2	SF1	SF0
	0	1	0		0		0	1 1 0 0	R31 R32	γ-reference-voltage generator setting register	R/W	WHP	WI2	WI1	WIO	BHP	BI2	BI1	BI0
	0	1	0		0		0	0 1	R33										
	0	1	0	1	0	0	0	1 0	R34										
	0	1	0		0		0	1 1	R35	ay contract value potting register 1		05:::	05	05::	05	05:::	05:::	OF	00::-
	0	1	0		0		1	0 0	R36 R37	γ-contrast value setting register 1 γ-contrast value setting register 2	R/W R/W	GPH7 GNH7				GPH3 GNH3			GPH0 GNH0
	0	1	0	1	0		1	1 0	R38	γ-contrast value setting register 3	R/W	GPL7	GPL6		GPL4		GPL2	GPL1	GPL0
	0	1	0		0	0	1	1 1	R39	γ-contrast value setting register 4	R/W	GNL7	GNL6	GNL5	GNL4	GNL3	GNL2	GNL1	GNL0
	0	1	0		0		0	0 0	R40	Pre-charge direction setting data register	R/W	RDTP3	RDTP2	RDTP1	RDTP0	RDTN3	RDTN2	RDTN1	RDTN0
	0	1	0		0		0	1 0	R41 R42	γ-correction input disconnect register	R/W								GHSW
	0	1	0	1	0	1	0	1 1	R43	The second secon									,
www.DataSheet	4 0	1	0		0			0 0	R44	O. Illiand in a social second									2.5
******.DataOnect	0	1	0	${} \longrightarrow$	0	-	1	0 1	R45 R46	Calibration register Pre-charge period supplement pulse setting register	R/W R/W	-	DI IME	PI IMA	DI IMA	PLIM3	DI IWo	PI IM1	OC PLIM0
	0	1	0		0			1 1	R46	The straige period supplement pulse setting register	11/77		L LIIVIO	LINIS	r LIIVI4	LINIS	LIIVIZ	LIIVII	LINIO
	0	1	0	1	1	0	0	0 0	R48										
	0	1	0		1		0	0 1	R49	Output port register	R/W	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	0	1	0	1	1			1 0 1 1	R50 R51	Input port register	R					IP3	IP2	IP1	IP0
	0	1	0	1	1		_	0 0	R52										
	0	1	0		1	0	1	0 1	R53										
	0	1	0		1		1	1 0	R54										
	0	1	0	-	1	-	0	1 1	R55 R56										
	0	1	0	-	1	1	0	0 1	R57										
	0	1	0	-	1	1	0	1 0	R58										
	0	1	0		1		1	1 1 0 0	R59										
	0	1	0	-	1			0 0	R60 R61										
	0	1	0		1	_		1 0	R62										
	0	1	0	\vdash	1	-	_	1 1	R63										
	0	1	0	1	0	_	_	0 1	R114	Interface operating voltage setting register	R/W							RTSC1	
	0	1	0	1	0	1	1	1 0	R115	Internal logic operating voltage setting register	R/W	<u> </u>				<u> </u>		RTSL1	RTSL0

Remark These registers cannot be used.

Cautions 1. If a write-only register is read, invalid data will be output.

2. A low level is output when an unused register is read.



7.2 Command Explanation

(1/9)

Resist	or Bit	Symbol	Function
R0	D ₇	DISP1	This command performs the same output as when all data is 1, independently of the internal RAM data (white display in the case of normally white). This command is executed, after it has been transferred, when the next line is output. 0: Normal operation 1: Ignores data of RAM and outputs all data as 1.
			DISP1 takes precedence over DISP0. When DISP1 = H, DISP0 = H is ignored.
	D ₆	DISP0	This command performs the same output as when all data is 0, independently of the internal RAM data (black display in the case of normally white). This command is executed, after it has been transferred, when the next line is output. 0: Normal operation
	D 5	ADC	1: Ignores data of RAM and outputs all data as 0. Column address direction
			This command can be used to select the direction of source driver output. For more detail, refer to 5.2.3 Column address circuit
	D4	DTY	This pin selects the partial function.
	D4		When partial display mode is selected, partial off area color is displayed by setting partial off area color register (R19).
			The power consumption cannot be reduced with the partial function. To reduce the power consumption, select the 8-color mode.
			This command is executed following transfer from the time the next line data is output. 0: Normal display mode 1: Partial display mode
	D ₃	STBY	This bit selects the stand-by function. When the stand-by function is selected, a display OFF operation is executed and the amplifiers at each output stage and the operation of internal oscillation circuit are stopped. However, stand-by control cannot be performed for the gate IC (μ PD161640) connected to
ww.DataSheet4U.	com		μ PD161622 and the power-supply IC (μ PD161660). Therefore, after executing the stand-by function using this bit, set both the regulator for the gate IC and power-supply IC to off and set the DC/DC converter to OFF. For the sequence, refer to the preliminary product information machine of the μ PD161660.
			Note that when releasing stand-by, perform the opposite operation, i.e., after setting the DC/DC converter to ON and setting the regulators of the gate IC and power-supply IC to ON, execute the normal operation command. 0: Normal operation
			1: Stand-by function
	De	COLOR	(display read off from RAM, stop both OSC and VCOM, display OFF = entire data is output as 1) This pin switches the 65 000 color mode and the 8 color mode. When the 8 color mode is
	D ₂	COLOR	This pin switches the 65,000-color mode and the 8-color mode. When the 8-color mode is selected, low power supply can be selected in order to stop the amplifier at each output stage. In the 8-color mode, the value of the MSB of the internal RAM data is used as the color data. This command is executed following transfer from the time the next line data is output. 0: 65,000-color mode (16 bits/pixels)
			1: 8-color mode (3 bits/pixels)

(2/9)

Resistor	Bit	Symbol	(2/9) Function
R0	D1	LPM	This bit is used when setting the gate IC (μ PD161640) and power-supply IC (μ PD161660) to the low-power mode. When the low-power mode is selected, the LPMG pin and the LPMP pin signals change from low to high (output changes immediately following command execution.). The LPMG pin must be connected to the LPM pin of the gate IC, and the LPMP pin must be connected to the LPM pin of the power-supply IC. 0: Normal 1: Low power mode
	Do	GSM	Sets output of the gate scanning signal during partial display. When 1 is selected, gate scanning of the line set in the partial non-display area is stopped. 0: Normal mode 1: Stops gate scanning in partial non-display area
R1	D ₅	VSEL	Sets the potential of the pre-charge output of the LCD driver. The maximum/minimum output potential of the pre-charge output is: 0: Power supply voltage (outputs Vs and Vss) 1: Maximum output level of internal γ-output adjustment circuit (uses VPH, VNH, VPL, VNL) IF VSEL = 0, Vs or Vss is automatically output as the pre-charge output.
	D4	GSEL	Sets the maximum/minimum output voltage of the γ-correction resistor. If the internal γ-output adjustment circuit is selected, the maximum/minimum output potential of the γ-correction resistor is: 0: Supply voltage (outputs Vs and Vss). 1: Voltage of internal γ-output adjustment circuit (uses VPH, VNH, VPL, VNL) 8-color mode (3 bits/pixels)
	D ₁	LTS	Selects set time of calibration. The calibration function adjusts the frame frequency by setting time of one line. This command can select the set time of a line from the following: 0: 1 line time = t _{cal} 1: 1 line time = t _{cal} x 2 (t _{cal} : Calibration set time1 = 1 ÷ Frame frequency ÷ Number of displayed lines)
neet4U.com	Do	INV	This bit selects between the line inversion function and the frame inversion function. The mode selected by this command is executed from the start of the next scan after the gate scan in progress when this command was executed has completed 176 lines. When the reset command is input, the INV register is initialized. 0: Line inversion with same line. 0: Line inversion 1: Frame inversion
R3	Do	CRES	Command reset function. Be sure to execute this bit after power ON. Command reset automatically clears this bit following execution (CRES = 01H). Therefore, it is not necessary to set 0 (select normal operation) again by software. Moreover, since the time required for the value of this bit to change $(1 \rightarrow 0)$ following command reset execution is extremely short, it is not necessary to secure time until the next command is set following command reset setting. 0: Normal operation 1: Command reset

www.DataS

(3/9)

Resistor	Bit	Symbol	Function
R5	D ₇	BMD	Sets the bus width when the parallel interface is used.
			0: 16-bit data bus
			1: 8-bit data bus
			This command is invalid when the serial interface is used.
	D ₆	BSTR	Sets the write mode for writing data to the display RAM.
			If the high-speed RAM write mode is selected, data is written to the display RAM in 64-bit units
			inside the μ PD161622. When selecting the high-speed RAM write mode, be sure to write data
			to the display RAM in 64-bit units.
			0: Normal write mode (16-bit access)
			1: High-speed RAM write mode (64-bit access)
	D ₄	WAS	Window access mode setting
			When the window access mode is set, the address is incremented/decremented only in the
			range set by the MIN. ·X address setting register (R8), MAX. ·X address setting register (R9),
			MIN. ·Y address setting register (R10), and MAX. ·Y address setting register (R11).
			0: Normal operation
			1: Window access mode
	D ₂	INC	Selects the direction in which the display RAM address is to be incremented/decremented.
			Whether the X address and Y address are incremented or decremented is specified by XDIR
			(R5: D ₁) and YDIR (R5: D ₀), respectively.
			0: Access in X address direction
			1: Access in Y address direction
	D ₁	XDIR	Specifies whether the display RAM address is incremented or decremented in the X address
			direction.
			0: Increments X address
			1: Decrements X address
	D ₀	YDIR	Specifies whether the display RAM address is incremented or decremented in the Y address
			direction.
			0: X address increment
			1: X address decrement
R6	D7 to D0	XAn	This register sets the X address of the display RAM.
			Set a value between 00H and 83H.
R7 heet4U.com	D7 to D0	YAn	This register sets the Y address of the display RAM.
1166140.0011			Set a value between 00H and AFH.
R8	D7 to D0	XMINn	Sets the minimum value of the X address in the window access mode.
			The X address is incremented up to the maximum value set by the MAX. ·X address register
			(R9), and then initialized to the address value set by this command. (R5: XDIR = 0)
			Set a value between 00H to 82H.
R9	D7 to D0	XMAXn	Sets the maximum value of the X address in the window access mode.
			The X address is incremented up to the maximum value set by the MIN. ·X address register
			(R8), and then initialized to the address value set by this command. (R5: XDIR = 0)
			Set a value between 01H to 83H.
R10	D7 to D0	YMINn	Sets the minimum value of the T address in the window access mode.
			The Y address is incremented up to the maximum value set by the MAX. ·Y address register
			(R11), and then initialized to the address value set by this command.
			(R5: YDIR = 0)
			Set a value between 00H to AEH.

www.DataS

(4/9)

Resistor	Bit	Symbol	Function (4/9)
R11	D ₇ to D ₀	YMAXn	Sets the maximum value of the Y address in the window access mode.
			The Y address is incremented up to the address value set by this command, and then
			initialized to the minimum address value set by the MIN. Y address register (R10)
			(R5: YDIR = 0)
D10	D- to D-	<u> </u>	Set a value between 01H to AFH.
R12	D ₇ to D ₀	D _n	These bits are used for reading/writing data from/to display memory (internal RAM).
R15	D ₇ to D ₀	SSLn	Scroll area start line register (00H to AFH)
			When the screen is scrolled, the screen of the number of lines set by the scroll area line count
			register (R16) is scrolled up by the number of steps set by the scroll step count register (R17),
D16	D / D	0.4147	starting from the line set by this command.
R16	D ₇ to D ₀	SAWn	Scroll area line count register (00H to AFH)
			When the screen is scrolled, the screen of the number of lines set by this command is scrolled
			up by the number of steps set by the scroll step count register (R17), starting from the line set
D47	5 / 5		by the scroll area start line register (R15)
R17	D ₇ to D ₀	SSTn	Scroll step count register (00H to AFH)
			When the screen is scrolled, the screen of the number of lines set by the scroll area line count
			register (R16) and the scroll step count register (R17) is scrolled up by the number of steps set
			by this command.
			Note that because this command is invalid in the partial display mode, the scroll function
D40	5	DOD	cannot be used.
R19	D ₂	PGR	Partial off area color register
			Sets the color of the screen other than the partial display area during partial display (R0: DTY
	D ₁	PGG	= 1). One of eight colors can be selected (RGB: 1 bit each) as the off color. The relationship between each color data and the bits of this register is as follows. This
			relationship is not dependent upon the value of ADC.
			PGR: R OFF= 0, ON = 1
	D ₀	PGB	PGG: G OFF= 0, ON = 1
			PGB: B OFF= 0, ON = 1
R20	D7 to D0	P1SLn	Partial 1 display area start line register (00H to AFH)
			During partial display (R0: DTY = 1), the area starting from the line set by this command and
neet4U.com			ending as set by the partial 1 display area line count register (R22) is the partial 1 display area.
R21	D7 to D0	P2SLn	Partial 2 display area start line register (00H to AFH)
			During partial display (R0: DTY = 1), the area starting from the line set by this command and
			ending as set by the partial 2 display area line count register (R23) is the partial 2 display area.
R22	D7 to D0	P1AWn	Partial 1 display area line count register (00H to AFH)
			An area starting from the line set by the partial 1 display area start register (R20) and ending
			as set by this command is the partial 1 display area.
			If this register is 0, the values of the partial 2 display area start line register (R29) and the
			partial 2 display area line count register (R31) are not valid.
R23	D7 to D0	P2AWn	Partial 2 display area line count register (00H to AFH)
			An area starting from the line set by the partial 2 display area start register (R21) and ending
			as set by this command is the partial 2 display area.
			If the partial 1 display area line count register is 0, the values of the partial 2 display area start
			line register (R21) and partial 2 display area line count register (R23) are not valid.

www.DataS

(5/9)

Resistor	Bit	Symbol	Function
R25	D ₆	BGRS	This pin selects whether to use the internal power supply or an external power supply (input from the BRGIN pin) for generation the common center voltage output from the VCOM pin. 0: The internal power-supply is selected as the VCOM power supply 1: Input from the external power-supply BGRIN is selected as the VCOM power supply
	D ₅	VCE	Selects the Vo output level of the power-supply IC (μ PD161660). The VcE pin of the μ PD161622 and the VcE pin of the power-supply IC must be connected. 0: The Vo high-level booster voltage level is VpD1 minus 1 level 1: The Vo high-level booster voltage level is the same level as VpD1
	D4	VCD2	Selects the V _{DD2} output level of the power-supply IC (μ PD161660). The V _{CD2} pin of the μ PD161622 and the V _{CD2} pin of the power-supply IC must be connected. 0: V _{DD2} = V _{DC} × 2 1: V _{DD2} = V _{CD} × 3
	D ₃	PVCOM	Sets the pre-charge time of a 1-line output period. 0: VBGR (3.0 V TYP.) 1: Vs
	D ₂	RGONG	Switches the internal regulator of the gate IC (μ PD161640) ON/OFF. When OFF is selected, a low level is output from the RGONG pin, and when ON is selected, a high level is output from the RGONG pin. The RGONG pin of the μ PD161622 and the RGON pin of the gate IC must be connected. 0: Regulators of gate driver (V _B) are OFF 1: Regulators of gate driver (V _B) are ON
	D ₁	RGONP	Switches the internal DC/DC converter of the power-supply IC (μ PD161660) ON/OFF. When OFF is selected, a low level is output from the RGONP pin, and when ON is selected, a high level is output from the RGONP pin. The RGONP pin of the μ PD161622 and the RGON pin of the power-supply IC must be connected. 0: Regulators of power-supply IC (V _T , V _S) are OFF 1: Regulators of power-supply IC (V _T , V _S) are ON
heet4U.com	Do	DCON	Switches the internal DC/DC converter of the power-supply IC (μ PD161660) ON/OFF. When OFF is selected, a low level is output from the DCON pin, and when ON is selected, a high level is output from the DCON pin. The DCON pin of this IC and the DCON pin of the power-supply IC must be connected. 0: DC/DC converter is OFF 1: DC/DC converter is ON
R26	D ₁	V _{CD12}	Performs booster control for the DC/DC converter in the power-supply IC (μ PD161660) The data set with this bit is output from the V _{CD11} pin and the V _{CD12} pin. The V _{CD11} pin and V _{CD12} pin of μ PD161622 must be connected to the V _{CD11} pin and the V _{CD12} pin of the power-supply IC.
	D ₀	VCD11	V_{CD12} , $V_{CD11} = 0$, 0: $V_{DD1} = V_{DC} \times 4$ = 0, 1: $V_{DD1} = V_{DC} \times 5$ = 1, 0: $V_{DD1} = V_{DC} \times 6$ = 1, 1: $V_{DD1} = V_{DC} \times 7$

(6/9)

Resistor	Bit	Symbol					Function
R29	D7 to D0	EVn	circu outp gene com	iit (VBGR) ut. The D/ erator (VB mand.	input to to A convert GR) by 25	he voltage er divides 66, and one	d to adjust the voltage of the reference voltage generator regulator that sets the center value of the panel common drivithe constant voltage generated by the reference voltage elevel can be selected between VBGR and Vss by setting this
R30	D ₇	BPL					non Adjustment Circuit and 5.8 D/A Converter Circuit. ection circuit reference voltage generation amplifiers on the
R30		BPL	side timin Dete 0: No	not beinging in orderermine the	used (VP to reduce amplifier	H, VPL, Viethe the current	NH, VNL) to the minimum value based on the polarity inversion transplant consumption. Stern sufficient evaluation with the actual TFT panel to be used. Stern sufficient evaluation with the actual TFT panel to be used.
	D ₆ to D ₄	Cln	Sets	the bias e (VCOM)	current of , as show	the amplifn in the tal	ier for setting the panel's COMMON drive waveform center
				CI2	CI1	CI0	VCOM Center Value Setting Amplifier Bias Current Value
				0	0	0	0.20 µA
				0	0	1	0.50 μΑ
				0	1	0	0.10 μΑ
				0	1	1	0.05 μΑ
				1	0	0	1.00 μ A
				1	0	1	1.50 μ A
				1	1	0	2.00 µA
				1	1	1	3.00 µA
aSneet4U.con	D ₃	VCOMC	value This bein 0: V	e (VCOM) amplifier g used. COM amp	or not.	ed under o	er for setting the panel's COMMON drive waveform center conditions such as when an external COMMON drive circuit is
	D ₂ to D ₀	SFn		•	-		tput (S ₁ to S ₃₉₆), as shown in the table below. er sufficient evaluation with the actual TFT panel to be used.
				SF2	SF1	SF0	Source Output Bias Current Value
				0	0	0	0.20 μA
			1	0	0	1	0.15 μA
							F-
				0	1	0	0.25 μA
					1	0	
				0			0.25 μA
				0	1	1	0.25 μA 0.10 μA
				0 0 1	1 0	1 0	0.25 μA 0.10 μA 0.20 μA

(7/9)

Γ	Register	Bit	Symbol	(7/9) Function					
	R31	D ₇	WHP	Sets the output mode of the reference voltage generator amplifier for setting the white level of the positive-polarity and negative-polarity sides (when VPL and VNL are normally white), as shown below. Determine the amplifier capacity after sufficient evaluation with the actual TFT panel to be used. 0: Normal mode 1: High-power mode (output stage capacity: twice that of normal mode) Sets the output bias current of the reference voltage generator amplifier for setting the white level of the positive-polarity and negative-polarity sides (when VPL and VNL are normally white), as shown below.					
				WI2 WI1 WI0 Amplifier Bias Current 0 0 0 0.20 μA 0 0 1 0.50 μA 0 1 0 0.10 μA 0 1 1 0.05 μA 1 0 0 1.00 μA 1 0 1 1.50 μA 1 1 0 2.00 μA 1 1 1 3.00 μA					
		D ₃	BHP Sets the output mode of the reference voltage generator amplifier for setting the positive-polarity and negative-polarity sides (when VPH and VNH are norm shown below. Determine the amplifier capacity after sufficient evaluation with the actual TFT 0: Normal mode 1: High-power mode (output stage capacity: twice that of normal mode)						
www.DataS	neet4U.com			shown below. Determine the amplifier capacity after sufficient evaluation with the actual TFT panel to be used.					
	R36	D ₇ to D ₀	GPH₁	Sets the voltage value of the black level of positive polarity. For more det020ail, refer to 5.9 *Curve Correction Power Supply Circuit .					
	R37	D ₇ to D ₀	GNH₁	Sets the voltage value of the white level of negative polarity. For more detail, refer to 5.9 Curve Correction Power Supply Circuit.					
	R38	D ₇ to D ₀	GPLn	Sets the voltage value of the white level of positive polarity. For more detail, refer to 5.9 2-Curve Correction Power Supply Circuit .					
	R39	D ₇ to D ₀	GNLn	Sets the voltage value of the white level of positive polarity. For more detail, refer to 5.9 Curve Correction Power Supply Circuit .					

(8/9)

	Register	Bit	Symbol			Functio	n		(6/9		
	R40	D7 to D4	RDTPn	Sets the data value at which the pre-charge direction is switched during positive-polarity drive. The value set to RDTPn corresponds to the higher 4bits of display RAM data DBn (6 bits for each of RFB), as shown below.							
*					RDTP3	RDTP2	RDTP1	RDTP0	•		
, ,				Dot 1 (R)	D ₁₅	D ₁₄	D ₁₃	D ₁₂			
				Dot 2 (G)	D ₁₀	D 9	D ₈	D ₇			
				Dot 3 (B)	D ₄	D₃	D ₂	D ₁			
		D ₃ to D ₀	RDTNn	Sets the data value at whi The value set to RDTNn c each of RGB), as shown b	orresponds to	_			· · · · · ·		
*					RDTN3	RDTN2	RDTN1	RDTN0			
				Dot 1 (R)	D ₁₅	D ₁₄	D ₁₃	D ₁₂			
				Dot 2 (G)	D ₁₀	D ₉	D ₈	D ₇			
				Dot 3 (B)	D ₄	D₃	D ₂	D ₁			
	R42	D ₀	GHSW	Controls the γ -correction voltage input pins (V ₀ to V ₅) and the switch for connecting the μ PD161622 internal γ -correction resistor. 0: Switch OFF (disconnected) 1: Switch ON (connected)							
	R45	Do	oc	This bit is used for calibrat The time from calibration s becomes the time for 1 lin 0: Calibration stop 1: Calibration start	start comman	nd execution	until calibrat	ion stop com	mand execution		
	R46	D7 to D0	PLIMn	Set the pre-charge time of The number of clocks set line is driven. For details, refer to 5.4.1 I	in this registe		/fosc) becom	nes the pre-ch	narge time when one		
www.DataS	R49 neet4U.com	D ₇ to D ₀	OPn	Output port (OP7 to OP0) When after the output port	write t register (R4			-	-		
	R50	D ₃ to D ₀	IPn	Input port (IP3 to IP0) read To read the IP3 to IP0 inp <read sequence=""> <1> Specify the input por</read>	uts, use the for	0) from the in		r.			

(9/9)

	1	1	(9/9)
Register	Bit	Symbol	Function
R114	D1, D0	RTSCn	Selects the optimum internal circuit operation based on the operating voltage of the interface circuits. The following settings are recommended based on this register. RTSC1 RTSC0 1
R115	D ₁ , D ₀	RTSLn	Selects the optimum internal circuit operation based on the operating voltage of the internal logic circuits. The following settings are recommended based on this register. RTSC1 RTSC0 1 1 Caution Always set this register and interface operating voltage setting register (R114) to the same value.

www.DataSheet4U.com

8. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25°C, V_{SS} = 0 V)

Parameter	Symbol	Ratings	Unit
Power supply voltage	Vs	-0.5 to +6.5	V
Power supply voltage	V _{CC1}	-0.5 to +4.0	V
Power supply voltage	V _{CC2}	-0.5 to Vcc1 + 0.5	V
Power supply voltage for γ -curve correction	V ₁ to V ₅	-0.5 to Vs + 0.5	V
Input voltage	Vı	-0.5 to Vcc1 + 0.5	V
Input current	lı	±10	mA
Operating ambient temperature	TA	-40 to +85	°C
Storage temperature	T _{stg}	-55 to +125	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Conditions (T_A = -40 to +85°C, Vss = 0 V)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Power supply voltage	Vs	4.3	5.0	5.5	V
	V _{CC1}	2.5	2.7	3.6	V
	Vcc2	1.7	1.8	V _{CC1}	V
Input voltage	V _{I1} Note1	0		V _{CC1}	V
	V _{I2} Note2	0		V _{CC2}	V

[★] Notes 1. Pins of Vcc1 power-supply system: Touto to Tout15, IPo to IP3, OPo to OP7, LPMG, LPMP, GOE1, GOE2,

GSTB, GCLK, DCON, RGONP, RGONG, Vcd11, Vcd12, Vcd2, Vcd2, Vcd2, Rsel,

TSTRTST, TSTVIHL, OSCIN

2. Pins of Vcc₂ power-supply system: /CS, /RD(E), /WR(R,/W), D₀ to D₅, D₀(SCL), D७(SI), RS, /RESET, C86, PSX



Electrical Specifications (Unless Otherwise Specified, TA = -40 to +85°C, Vcc1 = 2.5 to 3.6 V,

 $V_{CC2} = 1.7 \text{ V to } V_{CC1}$. Vs = 4.3 to 5.5 V)

	Parameter	Symbol	Condition		Specification	ı	Unit
				MIN.	TYP. Note1	MAX.	
	High level input voltage	V _{IH1}	Vcc1	0.8 Vcc1			V
		V _{IH2}	Vcc2	0.8 Vcc2			V
	Low level input voltage	V _{IL1}	Vcc1			0.2 Vcc1	V
		V _{IL2}	Vcc2			0.2 Vcc2	V
	High level output voltage	V _{OH1}	V_{CC1} , $I_{OUT} = -100 \mu A$	0.9 Vcc1			V
		V _{OH2}	Vcc2, lout = -1 mA	0.8 Vcc2			V
		Vонз	VCOUT1, VCOUT2, Iou $\tau = -100 \mu A$	0.9 Vs			V
	Low level output voltage	V _{OL1}	Vcc1, Ιουτ = 100 <i>μ</i> A			0.1 Vcc1	V
		V _{OL2}	Vcc2, lout = 1 mA			0.2 Vcc2	V
		V _{OL3}	VCOUT1, VCOUT2, louτ = 100 μA			0.1 Vs	V
	VCOM output voltage	Vсомн	Isource = 100 μA	VCOM - 0.3			mV
		Vcoml	Isink = $-100 \mu A$			VCOM + 0.3	mV
	High level input current	I _{IH1}	Except Do to D15			1	μΑ
	Low level input current	IIL1	Except Do to D15			-1	μΑ
	High level leakage current	Ішн	D ₀ to D ₁₅			10	μΑ
	Low level leakage current	ILIL	D ₀ to D ₁₅			-10	μΑ
	High level driver output	Іvон	$Vx = 3.5 \text{ V}, V_{OUT} = 4.5 \text{ V},$ $Vs = 5.0 \text{ V}^{\text{Note2}}$	-85			μΑ
_	Low level driver output current	Ivol	$Vx = 1.5 \text{ V}, V_{OUT} = 0.5 \text{ V},$ $Vs = 5.0 \text{ V}$ Note2			30	μА
	VCOM common output	ΔVсом		-10		10	%
-	voltage fluctuation parameter		V _{CC1} (when non-access CPU)		110	0.40	
	Current consumption	Icc1	V _{CC2} (when non-access CPU)		140	240	μΑ
ataSh	neet4U.com	Icc2	V _{CC1} (stand-by mode)		0.2	5	μΑ
		Іѕтву	Vs (65,000-color mode) Note3		1	10	μΑ
		Is	Vs (8-color mode) Note3		600 45	1000	μA μA
<u> </u>	Driver output Current	Іvон	Vs = 5.0 V, Vout = Vs - 0.1 V Note2		45 0.14	-0.07	μA mA
	(pre-charge)	Ivol	Vs = 5.0 V, Vout = Vs + 0.1 V Note2	0.1	0.25		mA
	Output voltage deviation	Δ V 01	Vout = 1.3 V to (Vs - 1.3 V) Note2	-20		20	mV
	. V	ΔV02	$V_{OUT} = 0.3 \text{ to } 1.3 \text{ V}^{\text{Note2}},$ $(V_S - 1.3 \text{ V}) \text{ to } (V_S - 0.3 \text{ V})$	-30		30	mV

Notes 1. TYP. values are reference values when $T_A = 25^{\circ}C$


- ★ 2. Vx refers to the output voltage of analog output pins S₁ to S₃₃₆.

 Vout refers to the voltage applied to analog output pins S₁ to S₃₃₆.
 - 3. Frame frequency, line inversion mode selection, dot checkerboard input pattern, no load

Data Sheet S15649EJ2V0DS

91

Switching characteristics (Unless Otherwise Specified, $T_A = -40$ to +85°C, $V_{CC1} = 2.5$ to 3.6 V, $V_{CC2} = 1.7$ V to V_{CC1} , $V_S = 5.0$ V)



	Parameter	Symbol		Condition	MIN.	TYP. Note	MAX.	Unit
	Driver output delay time 1	t PLH1	Vs = 5.0 V,	Vo MAX. –200 mV			40	μs
*	(pre-charge period)	t PHL1	4 kΩ +27 pF	Vo MIN. +200 mV			70	μs
*	Driver output delay time 2 (driver output period)	t _{PLH2}		Pre-charge completed → goal voltage –200 mV			50	μs
*		tPHL2		Pre-charge completed → goal voltage +200 mV			60	μs


Note TYP. values are reference values when $T_A = 25^{\circ}C$.

www.DataSheet4U.com

92

AC Characteristics (Unless Otherwise Specified, TA = -40 to +85°C, Vcc1 = 2.5 to 3.6 V, Vcc2 = 1.7 V to Vcc1)

(a) i80 series CPU interface



www.DataSheet4U.com



When Vcc₁ = 2.5 to 3.6 V, Vcc₂ = 2.5 to 3.6 V, Vcc₁ ≥ Vcc₂ (normal write mode, R114 and R115 = 03H)

Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Address hold time	t _{AH8}	RS	0			ns
Address setup time	t _{AS8}	RS	0			ns
System cycle time	tcyc8		250			ns
Control low-level pulse width (/WR)	tcclw	/WR	60			ns
Control low-level pulse width (/RD)	tcclr	/RD	140			ns
Control high-level pulse width (/WR)	tcchw	/WR	60			ns
Control high-level pulse width (/RD)	tcchr	/RD	80			ns
Data setup time	t _{DS8}	Do to D ₁₅	60			ns
Data hold time	t _{DH8}	Do to D ₁₅	0			ns
/RD access time	t _{ACC8}	Do to D ₁₅ , C _L = 100 pF			110	ns
Output disable time	tонв	Do to D ₁₅ , C _L = 5 pF	10		100	ns

Note TYP. values are reference values when $T_A = 25^{\circ}C$.

Remarks 1. The input signal's rise/fall times (tr and tr) are rated as 15 ns or less.

2. All timing is rated based on 20 to 80% of Vcc2.

When Vcc₁ = 2.5 to 3.6 V, Vcc₂ = 1.7 to 2.5 V, Vcc₁ ≥ Vcc₂ (normal write mode, R114 and R115 = 03H)

Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Address hold time	t _{AH8}	RS	0			ns
Address setup time	t _{AS8}	RS	0			ns
System cycle time	tcyc8		333			ns
Control low-level pulse width (/WR)	tcclw	/WR	60			ns
Control low-level pulse width (/RD)	tcclr	/RD	160			ns
Control high-level pulse width (/WR)	tccнw	/WR	100			ns
Control high-level pulse width (/RD)	tcchr	/RD	140			ns
Data setup time	t _{DS8}	Do to D ₁₅	60			ns
Data hold time	t _{DH8}	Do to D ₁₅	0			ns
(RD access time	t _{ACC8}	Do to D ₁₅ , C _L = 100 pF			150	ns
Output disable time	toн8	Do to D ₁₅ , C _L = 5 pF	10		150	ns

www.DataS

Note TYP. values are reference values when $T_A = 25$ °C.

Remarks 1. The input signal's rise/fall times (tr and tr) are rated as 15 ns or less.

2. All timing is rated based on 20 to 80% of Vcc2.

When Vcc1 = 2.5 to 3.6 V, Vcc2 = 2.5 to 3.6 V, Vcc1 ≥ Vcc2 (high-speed RAM write mode, valid only for writing data R114 and R115 = 03H)

Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Address hold time	t _{AH8}	RS	0			ns
Address setup time	tasa	RS	0			ns
System cycle time	tcyc8		62			ns
Control low-level pulse width (/WR)	tcclw	/WR	35			ns
Control high-level pulse width (/WR)	tccнw	/WR	25			ns
Data setup time	t _{DS8}	Do to D ₁₅	25			ns
Data hold time	t _{DH8}	D ₀ to D ₁₅	0			ns

Note TYP. values are reference values when $T_A = 25$ °C.

Remarks 1. The input signal's rise/fall times (tr and tr) are rated as 15 ns or less.

2. All timing is rated based on 20 to 80% of Vcc2.

When Vcc1 = 2.5 to 3.6 V, Vcc2 = 1.7 to 2.5 V, Vcc1 ≥ Vcc2, (high-speed RAM write mode, valid only for writing data, R114 and R115 = 03H)


Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Address hold time	t _{AH8}	RS	0			ns
Address setup time	t _{AS8}	RS	0			ns
System cycle time	tcyc8		83			ns
Control low-level pulse width (/WR)	tcclw	/WR	35			ns
Control high-level pulse width (/WR)	tсснw	/WR	30			ns
Data setup time	t _{DS8}	Do to D ₁₅	30			ns
Data hold time	t _{DH8}	D ₀ to D ₁₅	0			ns

Note TYP. values are reference values when $T_A = 25^{\circ}C$.

Remarks 1. The input signal's rise/fall times (t_r and t_f) are rated as 15 ns or less.

www.DataSheet4U.com2. All timing is rated based on 20 to 80% of Vcc2.

(b) M68 series CPU interface



www.DataSheet4U.com



When Vcc₁ = 2.5 to 3.6 V, Vcc₂ = 2.5 to 3.6 V, Vcc₁ ≥ Vcc₂ (normal mode, R114 and R115 = 03H)

Parameter		Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Address hold time		t _{AH6}	RS	0			ns
Address setup time		t _{AS6}	RS	0			ns
System cycle time		tcyc6		250			ns
Data setup time		t _{DS6}	Do to D ₁₅	80			ns
Data hold time		t DH6	Do to D ₁₅	0			ns
Access time		t _{ACC6}	Do to D ₁₅ , C _L = 100 pF			110	ns
Output disable time		toн6	Do to D ₁₅ , C _L = 5 pF	10		100	ns
Enable high pulse width	Read	tewnr	Е	140			ns
	Write	tewnw	E	120			ns
Enable low pulse width	Read	tewlr	Е	80			ns
	Write	tewLw	Е	60			ns

Note TYP. values are reference values when $T_A = 25^{\circ}C$.

Remarks 1. The rise and fall times (t_r and t_f) of input signals are rated at 15 ns or less. When using a fast system cycle time, the rated value range is either ($t_r + t_f$) < (t_{CYC6} -tewlr-tewhr) or ($t_r + t_f$) < (t_{CYC6} -tewlr-tewhr).

2. All timing is rated based on 20 to 80% of Vcc2.

When Vcc1 = 2.5 to 3.6 V, Vcc2 = 1.7 to 2.5 V, Vcc1 ≥ Vcc2 (normal mode, R114 and R115 = 03H)

Parameter		Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Address hold time		t _{AH6}	RS	0			ns
Address setup time		t _{AS6}	RS	0			ns
System cycle time		tcyc6		333			ns
Data setup time		t _{DS6}	Do to D ₁₅	100			ns
Data hold time		t _{DH6}	Do to D ₁₅	0			ns
Access time		t _{ACC6}	Do to D ₁₅ , C _L = 100 pF			150	ns
Output disable time		toн6	Do to D ₁₅ , C _L = 5 pF	10		150	ns
Enable high pulse width	Read	tewhr	Е	160			ns
Sheet4U.com	Write	tewnw	E	120			ns
Enable low pulse width	Read	tewlr	E	140			ns
	Write	tewlw	Е	100			ns

www.DataS

Note TYP. values are reference values when $T_A = 25^{\circ}C$.

Remarks 1. The rise and fall times (t_r and t_f) of input signals are rated at 15 ns or less. When using a fast system cycle time, the rated value range is either ($t_r + t_f$) < (t_{CYC6} -tewlr-tewhr) or ($t_r + t_f$) < (t_{CYC6} -tewlr-tewhr).

2. All timing is rated based on 20 to 80% of Vcc2.

When Vcc1 = 2.5 to 3.6 V, Vcc2 = 2.5 to 3.6 V, Vcc1 ≥ Vcc2 (high-speed RAM write mode, valid only for writing data, R114 and R115 = 03H)

	Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
	Address hold time	t _{AH6}	RS	0			ns
	Address setup time	tase	RS	0			ns
	System cycle time	tcyc6		62			ns
*	Data setup time	t _{DS6}	Do to D ₁₅	20			ns
	Data hold time	t _{DH6}	Do to D ₁₅	0			ns
	Enable high pulse width	tewnr	Е	35			ns
	Enable low pulse width	tewlr	Е	20			ns

Note TYP. values are reference values when $T_A = 25^{\circ}C$.

Remarks 1. The rise and fall times (t_r and t_f) of input signals are rated at 15 ns or less. When using a fast system cycle time, the rated value range is either ($t_r + t_f$) < (t_{CYC6} -tewlr-tewhr) or ($t_r + t_f$) < (t_{CYC6} -tewlw-tewhw).

2. All timing is rated based on 20 to 80% of Vcc2.

When Vcc₁ = 2.5 to 3.6 V, Vcc₂ = 1.7 to 2.5 V, Vcc₁ ≥ Vcc₂ (high-speed RAM write mode, valid only for writing data)

	Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
	Address hold time	t _{AH6}	RS	0			ns
	Address setup time	t _{AS6}	RS	0			ns
	System cycle time	tcyc6		83			ns
*	Data setup time	t _{DS6}	D ₀ to D ₁₅	30			ns
	Data hold time	t _{DH6}	D ₀ to D ₁₅	0			ns
	Enable high pulse width	tewhr	Е	40			ns
	Enable low pulse width	tewlr	Е	30			ns

Note TYP. values are reference values when $T_A = 25^{\circ}C$.

Remarks 1. The rise and fall times (t_r and t_f) of input signals are rated at 15 ns or less. When using a fast system www.DataSheet4U.com cycle time, the rated value range is either ($t_r + t_f$) < (tcyc6-tewle-tewher) or ($t_r + t_f$) < (tcyc6-tewle-tewher).


2. All timing is rated based on 20 to 80% of V_{CC2} .

Data Sheet S15649EJ2V0DS

98



(c) Serial interface



 V_{CC1} = 2.5 to 3.6 V, V_{CC2} = 1.7 to 2.5 V, $V_{\text{CC1}} \ge V_{\text{CC2}}$

Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Serial clock cycle	tscyc	SCL	250			ns
SCL high-level pulse width	tsнw	SCL	100			ns
SCL low-level pulse width	tslw	SCL	100			ns
Address hold time	t sah	RS	150			ns
Address setup time	tsas	RS	150			ns
Data setup time	tsps	SI	100			ns
Data hold time	t sdH	SI	100			ns
CS - SCL time	tcss	/CS	150			ns
	tсsн	/CS	150			ns

Note TYP. values are reference values when $T_A = 25^{\circ}C$.

www.DataSMcQ45.265 to 3.6 V, Vcc2 = 2.5 to 3.6 V, Vcc1 \geq Vcc2

Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Serial clock cycle	tscyc	SCL	150			ns
SCL high-level pulse width	t shw	SCL	60			ns
SCL low-level pulse width	tslw	SCL	60			ns
Address hold time	t sah	RS	90			ns
Address setup time	tsas	RS	90			ns
Data setup time	tsps	SI	60			ns
Data hold time	t sdH	SI	60			ns
CS - SCL time	tcss	/CS	90			ns
	t csH	/CS	90			ns

Note TYP. values are reference values when $T_A = 25^{\circ}C$.

Remarks 1. The rise and fall times of input signal (tr and tr) are rated as 15 ns or less.

2. All timing is rated based on 20 to 80% of Vcc2.



(d) Common

	Parameter	Symbol	Condition	MIN.	TYP. Note1	MAX.	Unit
	Oscillation frequency	fosc ₁	Internal oscillator (Rsel = L)	250	450	750	kHz
		fosc2	External resistance connection oscillator (Rsel = H), R = 51 k Ω Note2		450		kHz
*	Calibration setting time	tcal	Note3	44	82.2	184	μs
	(frame frequency)	(fframeo)		(128.4)	(68.7)	(32.6)	(Hz)
	Frame frequency	fFRAME1	Uncalibrated	38	70	115	Hz
		fFRAME2	Calibrated Note4	72	80	88	Hz
		frame3	Calibrated Note5	77	80	83	Hz
	Reset pulse width at power on	tvr	Vcc₁ or Vcc₂ to /RESET↑	100			ns
	Reset pulse width	trw		100			ns
	Reset time	t R	/RESET↑ to interface operation	100			ns

Notes 1. TYP. values are reference values when $T_A = 25^{\circ}C$.

- **2.** The resistor value of "R" is depending on the characteristic of the parasitism capacity such as wiring. It is recommended to determine this value after through evaluation with actual system.
- 3. The relationship between the frame frequency and the calibration setting time is as follows.


 $f_{FRAME0} = 1/t_{cal} \times 177$

- **4.** Measured at $T_A = -40$ to +85°C, after calibration at frame frequency = 80 Hz, $T_A = 25$ °C exactly.
- **5.** Measured at $\pm 5^{\circ}$ C, after calibration at frame frequency = 80 Hz exactly.

www.DataSheet4U.com

9. μ PD161622, 161640, and 161660 CONNECTION DIAGRAM EXAMPLE

Connection diagram examples for the μ PD161622, 161640, and 161660 are show below.




10. EXAMPLE of μ PD161622 and CPU CONNECTION


Examples of μ PD161622 and CPU connection are shown below.

In the example below, RS pin control in parallel interface mode is described for the case when the least significant bit of the address bus is being used.

(1) i80 series format



(2) M68 series format



www.DataSheet4U.com

NOTES FOR CMOS DEVICES -

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does www.DataSheet4U. not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.