

**NEC****MOS INTEGRATED CIRCUIT**  
 **$\mu$ PD160040****384-OUTPUT TFT-LCD SOURCE DRIVER**  
**(COMPATIBLE WITH 256-GRAY SCALES)****DESCRIPTION**

The  $\mu$ PD160040 is a source driver for TFT-LCDs capable of dealing with displays with 256-gray scales. Data input is based on digital input configured as 8 bits by 6 dots (2 pixels), which can realize a full-color display of 16,777,216 colors by output of 256 values  $\gamma$ -corrected by an internal D/A converter and 8-by-2 external power modules.

Because the output dynamic range is as large as  $V_{SS2} + 0.2$  V to  $V_{DD2} - 0.2$  V, level inversion operation of the LCD's common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion, n-line inversion and column line inversion when mounted on a single side, this source driver is equipped with a built-in 8-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity.

**FEATURES**

- CMOS level input
- 384 outputs
- Input of 8 bits (gray scale data) by 6 dots
- Capable of outputting 256 values by means of 8-by-2 external power modules (16 units) and a D/A converter
- Logic power supply voltage ( $V_{DD1}$ ): 2.5 to 3.6 V
- Driver power supply voltage ( $V_{DD2}$ ): 12.5 to 15.5 V (switchable,  $V_{SEL}$ )
- Output dynamic range:  $V_{SS2} + 0.2$  V to  $V_{DD2} - 0.2$  V
- High-speed data transfer:  $f_{CLK} = 55$  MHz MAX. (internal data transfer speed when operating at  $3.0$  V  $\leq V_{DD1} \leq 3.6$  V)  
 $f_{CLK} = 40$  MHz MAX. (internal data transfer speed when operating at  $2.5$  V  $\leq V_{DD1} < 3.0$  V)
- Apply for dot-line inversion, n-line inversion and column line inversion
- Output voltage polarity inversion function (POL)
- Output inversion function (POL21, POL 22)
- Output reset control is possible (MODE)
- Through-rate control is possible (SRC)
- Output resistance control is possible (ORC)
- Single bank arrangement is possible (loaded with slim TCP)


**ORDERING INFORMATION**

Part Number	Package
$\mu$ PD160040N-xxx	TCP (TAB package)

**Remark** The TCP's external shape is customized. To order the required shape, so please contact one of our sales representatives.


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.  
Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

1. BLOCK DIAGRAM




Remark /xxx indicates active low signal.

2. RELATIONSHIP BETWEEN OUTPUT CIRCUIT AND D/A CONVERTER



3. PIN CONFIGURATION (μPD160040N-xxx) (Copper Foil Surface, Face-up)



**Remark** This figure does not specify the TCP package.

4. PIN FUNCTIONS

Pin Symbol	Pin Name	I/O	Description
S <sub>1</sub> to S <sub>384</sub>	Driver	Output	The D/A converted 256-gray-scale analog voltage is output.
D <sub>00</sub> to D <sub>07</sub>	Port 1 display data	Input	The display data is input with a width of 48 bits, viz., the gray scale data (8 bits) by 6 dots (2 pixels). D <sub>x0</sub> : LSB, D <sub>x7</sub> : MSB
D <sub>10</sub> to D <sub>17</sub>			
D <sub>20</sub> to D <sub>27</sub>			
D <sub>30</sub> to D <sub>37</sub>	Port 2 display data	Input	
D <sub>40</sub> to D <sub>47</sub>			
D <sub>50</sub> to D <sub>57</sub>			
R,/L	Shift direction control	Input	The shift direction control pin of shift register. The shift directions of the shift registers are as follows. R,/L = H (right shift): STHR input, S <sub>1</sub> →S <sub>384</sub> , STHL output R,/L = L (left shift): STHL input, S <sub>384</sub> →S <sub>1</sub> , STHR output
★ STHR	Right shift start pulse	I/O	These are the start pulse input/output pins when connected in cascade. Loading of display data starts when a H level is read at the rising edge of CLK. A H level should be input at the pulse of one cycle of the clock signal. If the start pulse input is more than 2 CLK, the first 1 CLK of the H-level input is valid. For right shift, STHR is input and STHL is output. For left shift, STHL is input and STHR is output.
★ STHL	Left shift start pulse	I/O	
CLK	Shift clock	Input	The shift clock input pin of shift register. The display data is loaded into the data register at the rising edge. When 66-clock pulses are input after input of the start pulse, input of display data is halted automatically. The contents of the shift register are cleared at the STB's rising edge.
STB	Latch	Input	The contents of the data register are transferred to the latch circuit at the rising edge. In addition, at the falling edge, the gray scale voltage is supplied to the driver. It is necessary to ensure input of one pulse per horizontal period.
SRC	Through rate control	Input	SRC = H: High-through-rate period (large current consumption) SRC = L: Low-through-rate period (small current consumption) SRC is pulled up to the V <sub>DD1</sub> in the IC.
ORC	Output resistance control	Input	ORC = H: Low output resistance period ORC = L: High output resistance period ORC is pulled up to the V <sub>DD1</sub> in the IC.
POL	Polarity input	Input	POL = L: The S <sub>2n-1</sub> output uses V <sub>0</sub> -V <sub>7</sub> as the reference supply. The S <sub>2n</sub> output uses V <sub>8</sub> -V <sub>15</sub> as the reference supply. POL = H: The S <sub>2n-1</sub> output uses V <sub>8</sub> -V <sub>15</sub> as the reference supply. The S <sub>2n</sub> output uses V <sub>0</sub> -V <sub>7</sub> as the reference supply. S <sub>2n-1</sub> indicates the odd output and S <sub>2n</sub> indicates the even output. Input of the POL signal is allowed the setup time (t <sub>POL-STB</sub> ) with respect to STB's rising edge. When it switches such as POL = H→L or L→H, all output pins are output reset during STB = H. When it does not switch, all output pins become Hi-Z (high impedance) during STB = H. Refer to 7. <b>RELATIONSHIP BETWEEN MODE, STB, SRC, ORC, POL, AND OUTPUT WAVEFORM</b> for details.

Pin Symbol	Pin Name	I/O	Description
MODE	Output reset control	Input	MODE = H or open: Output reset MODE = L: No output reset MODE is pulled up to the V <sub>DD1</sub> in the IC.
POL21, POL22	Data inversion	Input	Select of inversion or no inversion for input data. POL21: Data inversion or no inversion of Port1. POL22: Data inversion or no inversion of Port2 POL21, POL22 = H: Data are inverted in the IC. POL21, POL22 = L: Data are not inverted in the IC.
V <sub>SEL</sub>	Driver voltage select	Input	The driver voltage can be switched by controlling the stationary bias current of the output amplifier via V <sub>SEL</sub> . V <sub>SEL</sub> = H: V <sub>DD2</sub> = 12.5 to (14.0 V) (large bias current) V <sub>SEL</sub> = L or open: V <sub>DD2</sub> = (14.0 V) to 15.0 V (small bias current) LPC is pulled down to the V <sub>SS1</sub> in the IC.
TEST	Test	Input	Normally, set the TEST pin to H or leave open. This pin is pulled up to V <sub>DD1</sub> in the IC.
V <sub>0</sub> -V <sub>15</sub>	γ-corrected power supplies	–	Input the γ-corrected power supplies from outside by using operational amplifier. During the gray scale voltage output, be sure to keep the gray scale level power supply at a constant level. Make sure to maintain the following relationships. V <sub>DD2</sub> – 0.2 V ≥ V <sub>0</sub> > V <sub>1</sub> > V <sub>2</sub> > V <sub>1</sub> > V <sub>2</sub> >... ... > V <sub>6</sub> > V <sub>7</sub> ≥ 0.5 V <sub>DD2</sub> + 0.5 V 0.5 V <sub>DD2</sub> – 0.5 V ≥ V <sub>8</sub> > V <sub>9</sub> > V <sub>10</sub> > ... > V <sub>14</sub> > V <sub>15</sub> ≥ V <sub>SS2</sub> + 0.2 V
V <sub>DD1</sub>	Logic power supply	–	2.5 to 3.6 V
V <sub>DD2</sub>	Driver power supply	–	12.5 to 15.5 V
V <sub>SS1</sub>	Logic ground	–	Grounding
V <sub>SS2</sub>	Driver ground	–	Grounding

- Cautions 1. The power start sequence must be V<sub>DD1</sub>, logic input, and V<sub>DD2</sub> & V<sub>0</sub>-V<sub>15</sub> in that order. Reverse this sequence to shut down.**
- 2. To stabilize the supply voltage, please be sure to insert a 0.47 μF bypass capacitor between V<sub>DD1</sub>-V<sub>SS1</sub> and V<sub>DD2</sub>-V<sub>SS2</sub>. Furthermore, for increased precision of the D/A converter, insertion of a bypass capacitor of about 0.1 μF is also advised between the γ-corrected power supply terminals (V<sub>0</sub>, V<sub>1</sub>, V<sub>2</sub>,... ..., V<sub>15</sub>) and V<sub>SS2</sub>.**

5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

The μPD160040 incorporates a 8-bit D/A converter whose odd output pins and even output pins output respectively gray scale voltages of differing polarity with respect to the LCD's counter electrode voltage. The D/A converter consists of ladder resistors and switches.

The ladder resistors (r<sub>0</sub> to r<sub>253</sub>) are designed so that the ratio of LCD panel (γ-compensated voltages to V<sub>0</sub>'-V<sub>255</sub>' and V<sub>0</sub>"-V<sub>255</sub>" is almost equivalent as shown in Figure 5-2. For the 2 sets of eight γ-compensated power supplies, V<sub>0</sub>-V<sub>7</sub> and V<sub>8</sub>-V<sub>15</sub>, respectively, input gray scale voltages of the same polarity with respect to the 0.5 V<sub>DD2</sub>.

Figure 5-1 shows the relationship between the driving voltages such as liquid-crystal driving voltages V<sub>DD2</sub>, V<sub>SS2</sub> and 0.5 V<sub>DD2</sub>, and γ-corrected voltages V<sub>0</sub> to V<sub>15</sub> and the input data. Be sure to maintain the voltage relationships below.

$$V_{DD2} - 0.2 V \geq V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 \geq 0.5 V_{DD2} + 0.5 V$$

$$0.5 V_{DD2} - 0.5 V \geq V_8 > V_9 > V_{10} > V_{11} > V_{12} > V_{13} > V_{14} > V_{15} \geq V_{SS2} + 0.2 V$$

Also, V<sub>6</sub>-V<sub>7</sub> and V<sub>8</sub>-V<sub>9</sub> are left open in the IC. Be sure to input the gray scale level power supply at a constant level to the all pins, as V<sub>0</sub>-V<sub>15</sub>.

Figure 5-3 shows the relationship between the input data and the output voltage.

Figure 5-1. Relationship between Input Data and γ-corrected Power Supplies





Figure 5-2.  $\gamma$ -Corrected Voltages and Ladder Resistors Ratio



m	Ratio1	Ratio2	Value	m	Ratio1	Ratio2	Value	m	Ratio1	Ratio2	Value	m	Ratio1	Ratio2	Value
r0	3.58	0.0084	86	r64	1.33	0.0031	32	r128	1.00	0.0023	24	r192	1.25	0.0029	30
r1	3.58	0.0084	86	r65	1.33	0.0031	32	r129	1.08	0.0025	26	r193	1.25	0.0029	30
r2	3.58	0.0084	86	r66	1.33	0.0031	32	r130	1.00	0.0023	24	r194	1.33	0.0031	32
r3	3.58	0.0084	86	r67	1.33	0.0031	32	r131	1.00	0.0023	24	r195	1.33	0.0031	32
r4	3.58	0.0084	86	r68	1.33	0.0031	32	r132	1.00	0.0023	24	r196	1.33	0.0031	32
r5	3.50	0.0082	84	r69	1.33	0.0031	32	r133	1.00	0.0023	24	r197	1.33	0.0031	32
r6	3.50	0.0082	84	r70	1.25	0.0029	30	r134	1.08	0.0025	26	r198	1.33	0.0031	32
r7	3.42	0.0080	82	r71	1.25	0.0029	30	r135	1.08	0.0025	26	r199	1.33	0.0031	32
r8	3.42	0.0080	82	r72	1.25	0.0029	30	r136	1.08	0.0025	26	r200	1.33	0.0031	32
r9	3.33	0.0078	80	r73	1.25	0.0029	30	r137	1.08	0.0025	26	r201	1.42	0.0033	34
r10	3.25	0.0076	78	r74	1.25	0.0029	30	r138	1.08	0.0025	26	r202	1.42	0.0033	34
r11	3.25	0.0076	78	r75	1.25	0.0029	30	r139	1.08	0.0025	26	r203	1.42	0.0033	34
r12	3.17	0.0074	76	r76	1.25	0.0029	30	r140	1.08	0.0025	26	r204	1.42	0.0033	34
r13	3.08	0.0072	74	r77	1.25	0.0029	30	r141	1.08	0.0025	26	r205	1.42	0.0033	34
r14	3.08	0.0072	74	r78	1.25	0.0029	30	r142	1.08	0.0025	26	r206	1.42	0.0033	34
r15	3.00	0.0070	72	r79	1.25	0.0029	30	r143	1.08	0.0025	26	r207	1.50	0.0035	36
r16	2.92	0.0068	70	r80	1.17	0.0027	28	r144	1.08	0.0025	26	r208	1.50	0.0035	36
r17	2.83	0.0066	68	r81	1.17	0.0027	28	r145	1.08	0.0025	26	r209	1.50	0.0035	36
r18	2.83	0.0066	68	r82	1.17	0.0027	28	r146	1.08	0.0025	26	r210	1.50	0.0035	36
r19	2.75	0.0064	66	r83	1.17	0.0027	28	r147	1.08	0.0025	26	r211	1.50	0.0035	36
r20	2.67	0.0062	64	r84	1.17	0.0027	28	r148	1.08	0.0025	26	r212	1.58	0.0037	38
r21	2.67	0.0062	64	r85	1.17	0.0027	28	r149	1.08	0.0025	26	r213	1.58	0.0037	38
r22	2.58	0.0060	62	r86	1.17	0.0027	28	r150	1.08	0.0025	26	r214	1.58	0.0037	38
r23	2.50	0.0058	60	r87	1.17	0.0027	28	r151	1.08	0.0025	26	r215	1.58	0.0037	38
r24	2.50	0.0058	60	r88	1.17	0.0027	28	r152	1.08	0.0025	26	r216	1.67	0.0039	40
r25	2.42	0.0056	58	r89	1.17	0.0027	28	r153	1.08	0.0025	26	r217	1.67	0.0039	40
r26	2.33	0.0054	56	r90	1.17	0.0027	28	r154	1.08	0.0025	26	r218	1.67	0.0039	40
r27	2.33	0.0054	56	r91	1.17	0.0027	28	r155	1.08	0.0025	26	r219	1.75	0.0041	42
r28	2.25	0.0053	54	r92	1.17	0.0027	28	r156	1.08	0.0025	26	r220	1.75	0.0041	42
r29	2.25	0.0053	54	r93	1.08	0.0025	26	r157	1.08	0.0025	26	r221	1.75	0.0041	42
r30	2.17	0.0051	52	r94	1.08	0.0025	26	r158	1.08	0.0025	26	r222	1.83	0.0043	44
r31	2.17	0.0051	52	r95	1.08	0.0025	26	r159	1.08	0.0025	26	r223	1.83	0.0043	44
r32	2.08	0.0049	50	r96	1.08	0.0025	26	r160	1.08	0.0025	26	r224	1.83	0.0043	44
r33	2.08	0.0049	50	r97	1.08	0.0025	26	r161	1.08	0.0025	26	r225	1.92	0.0045	46
r34	2.00	0.0047	48	r98	1.08	0.0025	26	r162	1.08	0.0025	26	r226	1.92	0.0045	46
r35	2.00	0.0047	48	r99	1.08	0.0025	26	r163	1.08	0.0025	26	r227	2.00	0.0047	48
r36	1.92	0.0045	46	r100	1.08	0.0025	26	r164	1.08	0.0025	26	r228	2.00	0.0047	48
r37	1.92	0.0045	46	r101	1.08	0.0025	26	r165	1.08	0.0025	26	r229	2.08	0.0049	50
r38	1.92	0.0045	46	r102	1.08	0.0025	26	r166	1.08	0.0025	26	r230	2.08	0.0049	50
r39	1.83	0.0043	44	r103	1.08	0.0025	26	r167	1.08	0.0025	26	r231	2.17	0.0051	52
r40	1.83	0.0043	44	r104	1.08	0.0025	26	r168	1.08	0.0025	26	r232	2.17	0.0051	52
r41	1.83	0.0043	44	r105	1.08	0.0025	26	r169	1.08	0.0025	26	r233	2.25	0.0053	54
r42	1.75	0.0041	42	r106	1.08	0.0025	26	r170	1.17	0.0027	28	r234	2.33	0.0054	56
r43	1.75	0.0041	42	r107	1.08	0.0025	26	r171	1.17	0.0027	28	r235	2.33	0.0054	56
r44	1.75	0.0041	42	r108	1.08	0.0025	26	r172	1.17	0.0027	28	r236	2.42	0.0056	58
r45	1.67	0.0039	40	r109	1.08	0.0025	26	r173	1.17	0.0027	28	r237	2.50	0.0058	60
r46	1.67	0.0039	40	r110	1.08	0.0025	26	r174	1.17	0.0027	28	r238	2.58	0.0060	62
r47	1.67	0.0039	40	r111	1.08	0.0025	26	r175	1.17	0.0027	28	r239	2.67	0.0062	64
r48	1.67	0.0039	40	r112	1.08	0.0025	26	r176	1.17	0.0027	28	r240	2.75	0.0064	66
r49	1.58	0.0037	38	r113	1.08	0.0025	26	r177	1.17	0.0027	28	r241	2.83	0.0066	68
r50	1.58	0.0037	38	r114	1.08	0.0025	26	r178	1.17	0.0027	28	r242	2.92	0.0068	70
r51	1.58	0.0037	38	r115	1.08	0.0025	26	r179	1.17	0.0027	28	r243	3.00	0.0070	72
r52	1.58	0.0037	38	r116	1.08	0.0025	26	r180	1.17	0.0027	28	r244	3.17	0.0074	76
r53	1.50	0.0035	36	r117	1.08	0.0025	26	r181	1.17	0.0027	28	r245	3.33	0.0078	80
r54	1.50	0.0035	36	r118	1.08	0.0025	26	r182	1.17	0.0027	28	r246	3.42	0.0080	82
r55	1.50	0.0035	36	r119	2.38	0.0025	26	r183	2.38	0.0027	28	r247	2.38	0.0084	86
r56	1.50	0.0035	36	r120	1.08	0.0025	26	r184	1.25	0.0029	30	r248	3.83	0.0089	92
r57	1.42	0.0033	34	r121	1.08	0.0025	26	r185	1.25	0.0029	30	r249	4.08	0.0095	98
r58	1.42	0.0033	34	r122	1.08	0.0025	26	r186	1.25	0.0029	30	r250	4.33	0.0101	104
r59	1.42	0.0033	34	r123	1.08	0.0025	26	r187	1.25	0.0029	30	r251	4.67	0.0109	112
r60	1.42	0.0033	34	r124	1.08	0.0025	26	r188	1.25	0.0029	30	r252	5.00	0.0117	120
r61	1.42	0.0033	34	r125	1.08	0.0025	26	r189	1.25	0.0029	30	r253	5.50	0.0128	132
r62	1.42	0.0033	34	r126	1.08	0.0025	26	r190	1.25	0.0029	30	Total resistance			10280
r63	1.33	0.0031	32	r127	1.08	0.0025	26	r191	1.25	0.0029	30	Minimum resistance value			24

**Remark** The resistance ratio1 is a relative ratio in the case of setting the minimum resistance value to 1.  
The resistance ratio2 is a relative ratio in the case of setting the total resistance to 1.





Figure 5-3. Relationship between Input Data and Output Voltage (POL21, POL22 = L) (2/2)

★ (Output voltage 2) 0.5 V<sub>DD2</sub> - 0.5 V ≥ V<sub>8</sub> > V<sub>9</sub> > V<sub>10</sub> > V<sub>11</sub> > V<sub>12</sub> > V<sub>13</sub> > V<sub>14</sub> > V<sub>15</sub> ≥ V<sub>SS2</sub> + 0.2 V

Table with 4 columns: Data, Output voltage2, Data, Output voltage2, Data, Output voltage2, Data, Output voltage2. Rows list various input data points (e.g., 00H, 01H, 02H) and their corresponding output voltages (e.g., V8, V9, V12, V13).

6. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

Data format: 8 bits x 2 RGBs (6 dots)

Input width: 48 bits (2-pixel data)

(1) R,/L = H (right shift)

Output	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	...	S <sub>383</sub>	S <sub>384</sub>
Data	D <sub>00</sub> to D <sub>07</sub>	D <sub>10</sub> to D <sub>17</sub>	D <sub>20</sub> to D <sub>27</sub>	D <sub>30</sub> to D <sub>37</sub>	...	D <sub>40</sub> to D <sub>47</sub>	D <sub>50</sub> to D <sub>57</sub>

(2) R,/L = L (left shift)

Output	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	...	S <sub>383</sub>	S <sub>384</sub>
Data	D <sub>00</sub> to D <sub>07</sub>	D <sub>10</sub> to D <sub>17</sub>	D <sub>20</sub> to D <sub>27</sub>	D <sub>30</sub> to D <sub>37</sub>	...	D <sub>40</sub> to D <sub>47</sub>	D <sub>50</sub> to D <sub>57</sub>

POL	S <sub>2n-1</sub> <sup>Note</sup>	S <sub>2n</sub> <sup>Note</sup>
L	V <sub>0</sub> -V <sub>7</sub>	V <sub>8</sub> -V <sub>15</sub>
H	V <sub>8</sub> -V <sub>15</sub>	V <sub>0</sub> -V <sub>7</sub>

**Note** S<sub>2n-1</sub> (odd output), S<sub>2n</sub> (even output), n = 1, 2, ..., 192.

**7. RELATIONSHIP BETWEEN MODE, STB, SRC, ORC, POL, AND OUTPUT WAVEFORM**


When MODE = H or open and STB = H, all outputs are reset (short) and the gray-scale voltage is output to LCD in synchronization with the falling edge of STB.

When MODE = L and STB = H, all outputs became Hi-Z and the gray-scale voltage is output to the LCD in synchronization with the falling edge of STB.


Also, setting the SRC pin to H level allows the bias current value of the output amplifier to rise temporarily, and setting the ORC pin to H level allows the output resistance value of the amplifier to lower temporarily.

For the timing and the processing of STB, SRC, or ORC during a high-level period, We recommend a thorough evaluation of the LCD panel specifications in advance.

**(1) MODE = H or open**



(2) MODE = L



8. ELECTRICAL SPECIFICATIONS

**Absolute Maximum Ratings (T<sub>A</sub> = 25°C, V<sub>SS1</sub> = V<sub>SS2</sub> = 0 V)**

Parameter	Symbol	Ratings	Unit
Logic part supply voltage	V <sub>DD1</sub>	-0.5 to +4.0	V
Driver part supply voltage	V <sub>DD2</sub>	-0.5 to +17.0	V
Logic part input voltage	V <sub>I1</sub>	-0.5 to V <sub>DD1</sub> + 0.5	V
Driver part input voltage	V <sub>I2</sub>	-0.5 to V <sub>DD2</sub> + 0.5	V
Logic part output voltage	V <sub>O1</sub>	-0.5 to V <sub>DD1</sub> + 0.5	V
Driver part output voltage	V <sub>O2</sub>	-0.5 to V <sub>DD2</sub> + 0.5	V
Operating ambient temperature	T <sub>A</sub>	-10 to +75	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Recommended Operating Range (T<sub>A</sub> = -10 to +75°C, V<sub>SS1</sub> = V<sub>SS2</sub> = 0 V)**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
★ Logic part supply voltage	V <sub>DD1</sub>		2.5		3.6	V
Driver part supply voltage	V <sub>DD2</sub>	V <sub>SEL</sub> = H	12.5	13.0	(14.0)	V
		V <sub>SEL</sub> = L or open	(14.0)	15.0	15.5	
High-level input voltage	V <sub>IH</sub>		0.7 V <sub>DD1</sub>		V <sub>DD1</sub>	V
Low-level input voltage	V <sub>IL</sub>		0		0.3 V <sub>DD1</sub>	V
γ-corrected voltage	V <sub>0</sub> -V <sub>7</sub>		0.5 V <sub>DD2</sub> + 0.5		V <sub>DD2</sub> - 0.2	V
	V <sub>8</sub> -V <sub>15</sub>		0.2		0.5 V <sub>DD2</sub> - 0.5	V
Driver part output voltage	V <sub>O</sub>		0.2		V <sub>DD2</sub> - 0.2	V
Clock frequency	f <sub>CLK</sub>	3.0 V ≤ V <sub>DD1</sub> ≤ 3.6 V			55	MHz
		2.5 V ≤ V <sub>DD1</sub> < 3.0 V			40	MHz

**Remark** The value enclosed in parentheses is a reference value.

**Electrical Characteristics (T<sub>A</sub> = -10 to +75°C, V<sub>DD1</sub> = 2.5 to 3.6 V, V<sub>DD2</sub> = 12.5 to 15.5 V, V<sub>SS1</sub> = V<sub>SS2</sub> = 0 V)**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input leakage current	I <sub>IL</sub>				±1.0	μA
High-level output voltage	V <sub>OH</sub>	STHR (STHL), I <sub>OH</sub> = 0 mA	V <sub>DD1</sub> - 0.1			V
Low-level output voltage	V <sub>OL</sub>	STHR (STHL), I <sub>OL</sub> = 0 mA			0.1	V
★ γ-corrected resistance	R <sub>γ</sub>	V <sub>DD2</sub> = 15.0 V, V <sub>0</sub> -V <sub>7</sub> = V <sub>8</sub> -V <sub>15</sub> = 7.0 V	5.14	10.3	15.4	kΩ
★ Driver output current	I <sub>VOH</sub>	V <sub>X</sub> = 12.0 V, V <sub>OUT</sub> = 11.0 V <sup>Note1</sup>			-0.40	mA
	I <sub>VOL</sub>	V <sub>X</sub> = 1.0 V, V <sub>OUT</sub> = 2.0 V <sup>Note1</sup>	0.65			mA
★ Output voltage deviation	ΔV <sub>O</sub>	T <sub>A</sub> = 25°C, V <sub>SS2</sub> + 1.0 V to V <sub>DD2</sub> - 1.0 V		±10	±20	mV
★ Output swing voltage difference deviation	ΔV <sub>P-P1</sub>	V <sub>DD1</sub> = 3.3 V, V <sub>OUT</sub> = 7.0 to 8.0 V <sup>Note1</sup>		±5	±10	mV
	ΔV <sub>P-P2</sub>	V <sub>DD2</sub> = 15.0 V, V <sub>OUT</sub> = 4.0 to 11.0 V <sup>Note1</sup>		±7	±15	mV
	ΔV <sub>P-P3</sub>	T <sub>A</sub> = 25°C, V <sub>OUT</sub> = 1.0 to 14.0 V <sup>Note1</sup>		±10	±20	mV
★ Logic part dynamic current consumption	I <sub>DD1</sub>	V <sub>DD1</sub> <sup>Notes2,3</sup>		1.3	12	mA
★ Driver part dynamic current consumption	I <sub>DD2</sub>	V <sub>DD2</sub> , with no load <sup>Notes3,4</sup>		12	30	mA

**Notes 1.** V<sub>X</sub> refers to the output voltage of analog output pins S<sub>1</sub> to S<sub>384</sub>.

V<sub>OUT</sub> refers to the voltage applied to analog output pins S<sub>1</sub> to S<sub>384</sub>

**2.** f<sub>STB</sub> = 64 kHz, f<sub>CLK</sub> = 54 MHz

**3.** The TYP. values refer to an all black or all white input pattern. The MAX. value refers to the measured values in the dot checkerboard input pattern.

**4.** Refers to the current consumption per driver when cascades are connected under the assumption of SXGA single-sided mounting (10 units).


**Switching Characteristics (T<sub>A</sub> = -10 to +75°C, V<sub>DD1</sub> = 2.5 to 3.6 V, V<sub>DD2</sub> = 12.5 to 15.5 V, V<sub>SS1</sub> = V<sub>SS2</sub> = 0 V)**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Start pulse delay time	t <sub>PLH1</sub>	C <sub>L</sub> = 15 pF, 3.0 V ≤ V <sub>DD</sub> ≤ 3.6 V			17	ns
		C <sub>L</sub> = 15 pF, 2.5 V ≤ V <sub>DD</sub> < 3.0 V			24	ns
★ Driver output delay time	t <sub>PLH2</sub> <sup>Note</sup>	C <sub>L</sub> = 100 pF, R <sub>L</sub> = 10 kΩ			5	μs
	t <sub>PLH3</sub> <sup>Note</sup>				10	μs
	t <sub>PHL2</sub> <sup>Note</sup>				5	μs
	t <sub>PHL3</sub> <sup>Note</sup>				10	μs
Input capacitance	C <sub>I1</sub>	logic input, except STHR (STHL), T <sub>A</sub> = 25°C		5	10	pF
	C <sub>I2</sub>	STHR (STHL), T <sub>A</sub> = 25°C		10	15	pF

**Note** t<sub>PLH2</sub>, t<sub>PHL2</sub> refer to the arrival time from falling edge of STB to target voltage ±10%

t<sub>PLH3</sub>, t<sub>PHL3</sub> refer to the arrival time from falling edge of STB to target voltage ±0.02 V (condition: V<sub>O</sub> = 3.0 V ↔ 12.0 V)

★ <Test Condition>



**Timing Requirements (T<sub>A</sub> = -10 to +75°C, V<sub>DD1</sub> = 2.5 to 3.6 V, V<sub>SS1</sub> = 0 V, t<sub>r</sub> = t<sub>f</sub> = 5.0 ns)**


Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock pulse width	PW <sub>CLK</sub>	3.0 V ≤ V <sub>DD1</sub> ≤ 3.6 V	18			ns
		2.5 V ≤ V <sub>DD1</sub> < 3.0 V	25			ns
Clock pulse high period	PW <sub>CLK (H)</sub>	3.0 V ≤ V <sub>DD1</sub> ≤ 3.6 V	4			ns
		2.5 V ≤ V <sub>DD1</sub> < 3.0 V	6			ns
Clock pulse low period	PW <sub>CLK (L)</sub>		4			ns
Data setup time	t <sub>SETUP1</sub>		0			ns
Data hold time	t <sub>HOLD1</sub>		4			ns
Start pulse setup time	t <sub>SETUP2</sub>		0			ns
Start pulse hold time	t <sub>HOLD2</sub>		4			ns
POL21, POL22 setup time	t <sub>SETUP3</sub>		0			ns
POL21, POL22 hold time	t <sub>HOLD3</sub>		4			ns
STB pulse width	PW <sub>STB</sub>		1.0			μs
Last data timing	t <sub>LDT</sub>		2			CLK
CLK-STB time	t <sub>CLK-STB</sub>	CLK ↑ → STB ↑	4			ns
STB-CLK time	t <sub>STB-CLK</sub>	STB ↑ → CLK ↑	4			ns
Time between STB and start pulse	t <sub>STB-STH</sub>	STB ↑ → STHR (STHL) ↑	2			CLK
POL-STB time	t <sub>POL-STB</sub>	POL ↑ or ↓ → STB ↑	4			ns
STB-POL time	t <sub>STB-POL</sub>	STB ↓ → POL ↓ or ↑	4			ns
STB-SRC time	t <sub>STB-SRC</sub>	STB ↑ → SRC ↑	0			ns
STB-ORC time	t <sub>STB-ORC</sub>	STB ↓ → ORC ↑	0			ns

**Remark** Unless otherwise specified, the input level is defined to be V<sub>IH</sub> = 0.7 V<sub>DD1</sub>, V<sub>IL</sub> = 0.3 V<sub>DD1</sub>.

Switching Characteristic Waveform

(1) R<sub>L</sub>/L = H, MODE = H or open


Unless otherwise specified, V<sub>IH</sub>, V<sub>IL</sub> are defined to be V<sub>IH</sub> = 0.7 V<sub>DD1</sub>, V<sub>IL</sub> = 0.3 V<sub>DD1</sub> (numbers clock and display data are example when in SXGA).





(2) R/L= H, MODE = L

Unless otherwise specified,  $V_{IH}$ ,  $V_{IL}$  are defined to be  $V_{IH} = 0.7 V_{DD1}$ ,  $V_{IL} = 0.3 V_{DD1}$  (Numbers clock and display data are example when in SXGA).



**9. RECOMMENDED MOUNTING CONDITIONS**

The following conditions must be met for mounting conditions of the μPD160040.

For more details, refer to the **Semiconductor Device Mounting Technology Manual (C10535E)**.

Please consult with our sales offices in case other mounting process is used, or in case the mounting is done under different conditions.

μPD160040N-xxx: TCP (TAB Package)

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C, heating for 2 to 3 sec, pressure 100g (per solder).
	ACF (Adhesive Conductive Film)	Temporary bonding 70 to 100°C, pressure 3 to 8 kg/cm <sup>2</sup> , time 3 to 5 sec. Real bonding 165 to 180°C, pressure 25 to 45 kg/cm <sup>2</sup> , time 30 to 40 sec. (When using the anisotropy conductive film SUMIZAC1003 of Sumitomo Bakelite, Ltd.)

**Caution** To find out the detailed conditions for mounting the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more mounting methods at a time.

**NOTES FOR CMOS DEVICES****① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

**② HANDLING OF UNUSED INPUT PINS FOR CMOS**

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

**③ STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.