

UHF QUADRATURE MODULATOR

Typical Applications

- Digital and Spread-Spectrum Systems
- GMSK, QPSK, DQPSK, QAM Modulation
- GSM and D-AMPS Cellular Systems
- AM, SSB, DSB Modulation
- Image-Reject Upconverters

Product Description

The RF2402 is a monolithic integrated universal modulation system capable of generating modulated AM, PM, or compound carriers in the UHF frequency range. The IC contains all of the required components to implement the modulation function including differential amplifiers for the baseband inputs, a 90° hybrid phase splitter, limiting LO amplifiers, two balanced mixers, a combining amplifier, and an output RF amplifier which will drive a 50Ω load. Component matching, which can only be accomplished with monolithic construction, is used to full advantage to obtain excellent amplitude balance and high phase accuracy. The unit features low power consumption, single power supply operation, and adjustment free operation with no external parts required to operate the part as specified.


Optimum Technology Matching® Applied

Si BJT


GaAs HBT

▼ GaAs MESFET

☐ Si Bi-CMOS ☐ SiGe HBT ☐ Si CMOS



Functional Block Diagram



Package Style: SOP-14

Features

- Single 3V to 5V Power Supply
- Low Power and Small Size
- CMOS Compatible Power Down Control
- Excellent Amplitude and Phase Balance
- Low Broadband Noise Floor
- 600MHz to 1000MHz Operation

Ordering Information

RF2402 UHF Quadrature Modulator RF2402 PCBA Fully Assembled Evaluation Board


RF Micro Devices, Inc. 7625 Thorndike Road Greensboro, NC 27409, USA Tel (336) 664 1233 Fax (336) 664 0454 http://www.rfmd.com

Rev B1 010329 5-1

RF2402

Absolute Maximum Ratings

Parameter	Rating	Unit			
Supply Voltage (V _{DD})	-0.5 to +7.5	V_{DC}			
Power Down Voltage	-0.5 to V _{DD} +0.4	V_{DC}			
Input LO and RF Levels	+6	dBm			
Operating Ambient Temperature	-40 to +85	°C			
Storage Temperature	-40 to +150	°C			



RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).

Parameter	Specification		Unit	Condition		
Parameter	Min.	Тур.	Max.	Unit	Condition	
Carrier Input					T=25°C, V _{CC} =5V _{DC} , I&Q inputs=2V _{PP}	
Frequency Range		600 to 1000		MHz		
Power Level		-3 to +6		dBm		
Input VSWR		1.2:1			With external 50Ω termination.	
Input Impedance		200-j200		Ω	At 900 MHz, without external 50Ω termination.	
Modulation Input						
Frequency Range		DC to 100		MHz	Y	
Reference Voltage (V _{REF})		2.0 to 3.0		V		
Modulation (I&Q)		V _{REF} ±2		V	I & Q signals for 0dBm output power.	
Maximum Modulation (I&Q)		V _{REF} ±2.5		V	In-phase and quadrature signals.	
Input Resistance		3000		Ω		
DC Offset		50	150	mV	I _{SIG} -I _{REF} and Q _{SIG} -Q _{REF} for DC balance	
Amplitude Error (I/Q)		0.2		dB		
Quadrature Phase Error		±3		٥	From 800MHz to 1000MHz.	
RF Output					V _{DD} =5V, LO Power=0dBm, LO Freq=900MHz, SSB	
Output Power		0		dBm	1104=00011112, 002	
Output Impedance		50		Ω		
Output VSWR		1.5:1				
Broadband Noise Floor		-155		dBm/Hz		
Sideband Suppression		25		dB		
Carrier Suppression		40		dB	Modulation DC offset externally adjusted for	
					optimum suppression. Suppression is typically better than 25dB without adjustment.	
Power Down					,	
Turn On/Off Time			<100	ns		
PD Input Resistance		>1		$M\Omega$		
Power Down "ON"		V_{CC}		V	Threshold voltage	
Power Down "OFF"		0		V	Threshold voltage	
Power Supply						
Voltage		5		V	Specifications	
		3 to 5.5		V	Operating Limits	
Current		28	39	mA	Operating	
		0.5	2	mA	Power Down	

5-2 Rev B1 010329


Pin	Function	Description	Interface Schematic
1	VDD2	Power supply for the RF Output amplifier. An external RF bypass capacitor is needed. The trace length between the pin and the bypass capacitor should be minimized. The ground side of the capacitor should connect immediately to the ground plane.	
2	VDD1	Power supply for all other circuits. An external RF bypass capacitor is needed.	
3	PD	Power Down control. When this pin is 0 V all circuits are turned off, and when +5 V all circuits are operating. This is a high impedance input, internally connected to the gates of a few FETs. To minimize current consumption in power down mode, this pin should be as close to 0 V as possible. In order to maximize output power this pin should be as close to +5 V as possible during normal operation.	
4	I SIG	Baseband input to the I mixer. This pin is DC coupled. Maximum output power is obtained when the input signal has a peak to peak amplitude of 5V. The DC level supplied to this pin should be 2.5±0.5V. The SIG and REF inputs are inputs of a differential amplifier. Therefore the REF and SIG inputs are interchangeable. If swapping the I SIG and I REF pins, the Q SIG and Q REF also need to be swapped to maintain the correct phase. It is also possible to drive the SIG and REF inputs in a balanced mode. This will increase the gain.	1 \$16 0
5	I REF	Reference voltage for the I mixer. This voltage should be the same as the DC voltage supplied to the I SIG pin. To obtain a carrier suppression of better than 40dB it may be tuned ±0.15V (relative to the I SIG DC voltage). Without tuning, it will typically be better than 25dB.	IREFO—W———————————————————————————————————
6	Q REF	Reference voltage for the Q mixer. This voltage should be the same as the DC voltage supplied to the Q SIG pin. To obtain a carrier suppression of better than 40dB it may be tuned ±0.15V (relative to the Q SIG DC voltage). Without tuning, it will typically be better than 25dB. The SIG and REF inputs are inputs of a differential amplifier. Therefore the REF and SIG inputs are interchangeable. If swapping the I SIG and I REF pins, Q SIG and Q REF also need to be swapped to maintain correct phase. It is also possible to drive the SIG and REF inputs in a balanced mode. This will increase the gain.	Q REF O
7	Q SIG	Baseband input to the Q mixer. This pin is DC coupled. Maximum output power is obtained when the input signal has a peak to peak amplitude of 5 V. The DC level supplied to this pin should be 2.5±0.5 V.	Q SIG O
8	LOIN	The input of the phase shifting network. This high impedance input can be matched with an external 56Ω termination resistor. This pin is internally connected to ground through a $4k\Omega$ resistor. Putting a DC voltage on this pin is not recommended. However, connecting this pin to ground, e.g. through a shunt inductor, is allowed.	LO IN O
9	PHASE	This pin adjusts the phase of the I/Q signals. However, the control is very sensitive and hard to control. Control voltage change for a few degrees adjustment is in the order of 10 mV. Device to device and temperature variation are not characterized. Therefore it is not recommended to use this pin; leave it not connected. Do NOT connect it to ground. For compensating large errors in the I/Q signals supplied to the device or in control loops, this pin may prove useful.	PHASE

Rev B1 010329 5-3

RF2402

Pin	Function	Description	Interface Schematic
10	GND1	Ground connection of the LO phase shift network. This pin should be connected directly to the ground plane.	
11	GND	Ground connection for other circuits. Keep traces short and connect to ground plane immediately.	
12	GND	Same as pin 11.	
13	GND2	Ground connection for the RF output stage. A good ground connection is especially important at this pin to avoid interference with other circuits.	
14	RF OUT	50Ω output. This pin carries a DC voltage, and an external blocking capacitor is recommended.	O RFOUT


Application Schematic



5-4 Rev B1 010329


Evaluation Board Schematic

(Download Bill of Materials from www.rfmd.com.)



Rev B1 010329 5-5

Evaluation Board Layout 2.020" x 2.020"



5-6 Rev B1 010329