The PDSP1601 is a high performance 16 -bit arithmetic logic unit with an independent on-chip 16-bit barrel shifter.

The PDSP1601 supports Multicycle multiprecision operation. This allows a single device to operate at 10 MHz for 16 -bit-bit-fields, 5 MHz for 32 -bit fields and 2.5 MHz for 64 -bit fields. The PDSP1601 can also be cascaded to produce wider words at the 10 MHz rate using the Carry Out and Carry In pins. The Barrel Shifter is capable of extension, for example the PDSP1601 can used to select a 16-bit field from a 32-bit input in 100ns.


Fig. 1 Pin connections

| GC pin | Function | GC pin | Function | GC pin | Function | GC pin | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 80 | VCC | 5 | VCC | 30 | B7 | 55 | A7 |
| 81 | RS2 | 6 | CO | 31 | B6 | 56 | A6 |
| 82 | C0 | 7 | RA0 | 32 | B5 | 57 | A5 |
| 83 | C1 | 8 | RA1 | 33 | B4 | 58 | A4 |
| 84 | C2 | 9 | RA2 | 34 | B3 | 59 | A3 |
| 85 | C3 | 10 | CI | 35 | B2 | 60 | A2 |
| 86 | C4 | 11 | IA0 | 36 | B1 | 61 | A1 |
| 87 | C5 | 12 | IA1 | 37 | B0 | 62 | A0 |
| 88 | C6 | 13 | IA2 | 38 | CEB | 63 | CEA |
| 89 | C7 | 14 | IA3 | 39 | CLK | 64 | MSC |
| 90 | GND | 15 | IA4 | 40 | GND | 65 | IS0 |
| 91 | C8 | 16 | MSB | 41 | MSA0 | 66 | IS1 |
| 92 | C9 | 17 | MSS | 42 | MSA1 | 67 | IS2 |
| 93 | C10 | 18 | B15 | 43 | A15 | 68 | IS3 |
| 94 | C11 | 19 | B14 | 44 | A14 | 69 | SV0 |
| 95 | C12 | 20 | B13 | 45 | A13 | 70 | SV1 |
| 96 | C13 | 21 | B12 | 46 | A12 | 71 | SV2 |
| 97 | C14 | 22 | B11 | 47 | A11 | 72 | SV3 |
| 98 | C15 | 23 | B10 | 48 | A10 | 73 | SVOE |
| 99 | OE | 24 | B9 | 49 | A9 | 74 | RS0 |
| 100 | BFP | 25 | B8 | 50 | A8 | 75 | RS1 |

## FEATURES

- 16-bit, 32 instruction 10 MHz ALU
- 16 -bit, 10 MHz Logical, Arithmetic or Barrel Shifter
- Independent ALU and Shifter Operation
- $4 \times 16$-bit On Chip Scratchpad Registers
- Multiprecision Operation; e.g. 200ns 64-bit Accumulate
- Three Port Structure with Three Internal Feedback Paths Elimates I/O Bottlenecks
- 300 mW Maximum Power Dissipation
- 100-pin Ceramic Quad Flatpack


## APPLICATIONS

- Digital Signal Processing
- Array Processing
- Graphics
- Database Addressing
- High Speed Arithmetic Processors

| Rev | A | B | C | D |
| :--- | :---: | :---: | :---: | :---: |
| Date | MAR 1993 | NOV 1998 |  |  |

## NOTE

Polyimide is used as an inter-layer dielectric and glassivation.

## ORDERING INFORMATION

PDSP1601/MC/GC1R (Ceramic QFP Package MIL STD 883 Class B Screening)

## PIN DESCRIPTIONS

| Symbol | Pin No. <br> (GG100 <br> Package) | Description |
| :---: | :---: | :---: |
| MSB | 16 | ALU B-input multiplexer select control. ${ }^{1}$ This input is latched internally on the rising edge of CLK. |
| MSS | 17 | Shifter Input multiplexer select control. ${ }^{1}$ This input is latched internally on the rising edge of CLK. |
| B15-B0 | $\begin{aligned} & 18-25 \\ & 30-37 \end{aligned}$ | B Port data Input. Data presented to this port is latched into the input register on the rising edge of CLK. B15 is the MSB. |
| $\overline{C E B}$ | 38 | Clock enable, B Port input register. When low the clock to this register is enabled. |
| CLK | 39 | Common clock to all internal registered elements. All registers are loaded, and outputs change on the rising edge of CLK. |
| MSA0 - MSA1 | 41-42 | ALU A-input multiplexer select control. ${ }^{1}$ This input are latched internally on the rising edge of CLK. |
| A15-A0 | $\left\lvert\, \begin{aligned} & 43-50 \\ & 55-62 \end{aligned}\right.$ | A Port data Input. Data presented to this port is latched into the input register on the rising edge of CLK. B15 is the MSB. |
| $\overline{C E A}$ | 63 | Clock enable, A Port input register. When low the clock to this register is enabled. |
| MSC | 64 | C-Port multiplexer select control. 1 This input is latched internally on the rising edge of CLK. |
| IS0 - IS3 | 65-68 | Instruction inputs to Barrel Shifter, IS3 = MSB. ${ }^{1}$ This input is latched internally on the rising edge of CLK. |
| SV0-SV3 | 69-72 | Shift Value I/O Port. This port is used as an input when shift values are supplied form external sources, and as an output when Normalise operations are invoked. The I/O functions are determined by the ISO - IS3 instruction inputs, and by the SVOE control. The shift value is latched internally on the rising edge of CLK. |
| SVOE | 73 | SV Output enable. When high the SV port can only operate as an input. When low the SV port can act as an input or as an output, according to the ISO - IS3 instruction. This pin should be tied high or low, depending upon the application. |
| $\begin{aligned} & \text { RSO, RS1 } \\ & \text { RS2 } \end{aligned}$ | $\begin{array}{\|l} 74-75 \\ 81 \end{array}$ | Instruction inputs to Barrel Shifter registers. ${ }^{1}$ These input are latched internally on the rising edge of CLK. |
| C0-C15 | 82-98 | C Port data output. Data output on this port is selected by the C output multiplexer. C15 is the MSB |
| OE | 99 | Output enable. The C Port outputs are in high impedance condition when this control is high |
| BFP | 100 | Block Floating Point Flag from ALU, active high. |
| CO | 6 | Carry out from MSB of ALU |
| RA0 - RA2 | 7-9 | Instruction inputs to ALU registsers. ${ }^{1}$ These inputs are latched interally on the rising edge of CLK. |
| Cl | 10 | Carry in to LSB of ALU |
| $\begin{aligned} & \text { IAO - IA3 } \\ & \text { IA4 } \end{aligned}$ | 11-14 | Instruction inputs to ALU. ${ }^{1}$ IA4 = MSB. These inputs are latched internally on the rising edge of CLK. |
| Vcc | 80, 5 | +5V supply: Both Vcc pins must be connected. |
| GND | 90 \& 40 | OV supply: Both GND pins must be connected. |

## NOTES

1. All instructions are executed in the cycle commencing with the rising edge of the CLK which latches the inputs.


Fig. 2 PDSP1601 block diagram

## FUNCTIONAL DESCRIPTION

The PDSP1601 contains four main blocks: the ALU, the Barrel Shifter and the two Register Files.

## The ALU

The ALU supports 32 instructions as detailed in Table 1.
The inputs to the ALU are selected by the A and B MUXs. Data will fall through from the selected register through the A or B input MUXs and the ALU to the ALU output register file in 100ns.

The ALU instructions are latched, such that the instruction will not start executing until the rising edge of CLK latches the instruction into the device.

The ALU accepts a carry in from the Cl input and supplies a carry out to the CO output. Additionally, at the end of each cycle, the carry out from the ALU is loaded into an internal 1 bit register, so that it is available as an input to the ALU on the next cycle. In the manner, Multicycle, multiprecisiion operations are supported. (See MULTICYCLE CASCADE OPERATIONS).

## BFP Flag

The ALU has a user programmable BFP flag. This flag may be programmed to become active at any one of four conditions. Two of these conditions are intended to support Block Floating Point operations, in that they provide flags indicating that the ALU result is within a factor of two or four of overflowing the 16 bit number range. For multiprecision operations the flag is only valid whilst the most significant 16 bit byte is being processed. In this manner the BFP flag may be used over any extended word width.

The remaining two conditions detect either an overflow condition or a zero result. For the overflow condition to be
active the ALU result must have overflowed into the 16th (sign) bit, (this flag is only valid whilst the most significant 16 bit byte is being processed). The zero condition is active if the result from the ALU is equal to zero. For multiprecision operations the zero flag must be active for all of the 16 bit bytes of an extended word.

The BFP flag is programmed by executing on of the four SBFXX instructions (see Table 1). During the execution of any of these four instructions, the output of the ALU is forced to zero.

## Multicycle/Cascade Operation

The ALU arithmetic instructions contain two or three options for each arithemtic operation.

The ALU is designed to operate with two's complement arithmetic, requiring a one to be added to the LSB for all subtract operations. The instructions set includes instructions that will force a one into the LSB, e.g. MIAX1, AMBX1, BMAX1 (see Table 1).

These instructions are used for the least significant 16 bits of any subtract operation.

The user has an option of cascading multiple devices, or multicycling a single device to extend the arithmetic precision. Should the user cascade multiple devices, then the cascaded arithmetic instructions using the external CI input should be employed for all but the least significant 16 bits, e.g. MIACI, APBCI, BMACI (see Table 1).

Should the user multicycle a single device, then the Multicycle Arithmetic instructions, using the internally registered CO bit should be employed for all but the least significant 16 bits, e.g. MIACO, APBCO, AMBCO, BMACO (see Table 1).

## PDSP1601 MC

Table 1 ALU instructions
1a. ARITHMETIC INSTRUCTIONS

| Inst | IA4-IA0 | Mnemonic | Operation | Function | Mode |
| :---: | :---: | :---: | :--- | :--- | :---: |
| 00 | 00000 | CLRXX | RESET | CLEAR ALL REGISTERS | -------- |
| 01 | 00001 | MIAX1 | MINUS A | NA Plus 1 | LSBYTE |
| 02 | 00010 | MIACI | MINUS A | NA Plus CI | CASCADE |
| 03 | 00011 | MIACO | MINUS A | NA Plus CO | MULTICYCLE |
| 04 | 00100 | A2SGN | A/2 | A/2 Sign Extend | MSBYTE |
| 05 | 00101 | A2RAL | A/2 | A/2 with Ral LSB | MULTICYCLE |
| 06 | 00110 | A2RAR | A/2 | A/2 with RAR LSB | MULTICYCLE |
| 07 | 00111 | A2RSX | A/2 | A/2 with RSX LSB | MULTICYCLE |
| 08 | 01000 | APBCI | A PLUS B | A Plus B Plus CI | CASCADE |
| 09 | 01001 | APBCO | A PLUS B | A Plus B Plus CO | MULTICYCLE |
| $0 A$ | 01010 | AMBX1 | A MINUS B | A Plus NB Plus 1 | LSBYTE |
| 0B | 01011 | AMBCI | A MINUS B | A Plus NB Plus CI | CASCADE |
| 0C | 01100 | AMBCO | A MINUS B | A Plus NB Plus CO | MULTICYCLE |
| 0D | 01101 | BMAX1 | B MINUS A | NA Plus B Plus 1 | LSBYTE |
| 0E | 01110 | BMACI | B MINUS A | NA Plus B Plus CI | CASCADE |
| 0F | 01111 | BMACO | B MINUS A | NA Plus B Plus CO | MULTICYCLE |

1b. LOGICAL INSTRUCTIONS

| Inst | IA4-AIO | Mnemonic | Operation | Function |
| :---: | :---: | :---: | :--- | :--- |
| 10 | 10000 | ANXAB | A AND B | A. B |
| 11 | 10001 | ANANB | A AND NB | A. NB |
| 12 | 10010 | ANNAB | NA AND B | NA. B |
| 13 | 10011 | ORXAB | A OR B | A + B |
| 14 | 10100 | ORNAB | NA OR B | NA + B |
| 15 | 10101 | XORAB | A XOR B | A XOR B |
| 16 | 10110 | PASXA | PASS A | A |
| 17 | 10111 | PASNA | INVERT A | NA |

1c. CONTROL INSTRUCTIONS

| Inst | IA4-AIO | Mnemonic | Operation |
| :---: | :---: | :---: | :--- |
| 18 | 11000 | SBFOV | Set BFP Flag to OVR, Force ALU output to zero |
| 19 | 11001 | SBFU1 | Set BFP Flag to UND 1 Force ALU output to zero |
| 1A | 11010 | SBFU2 | Set BFP Flag to UND 2 Force ALU output to zero |
| 1B | 11011 | SBFZE | Set BFP Flag to ZERO Force ALU output to zero |
| 1C | 11100 | OPONE | Output 0001 Hex |
| 1D | 11101 | OPBYT | Output 00FF Hex |
| 1E | 11110 | OPNIB | Output 000F Hex |
| 1F | 11111 | OPALT | Output 5555 Hex |


| KEY |  |
| :--- | :--- |
| A | $=$ A input to ALU |
| B | $=$ B input to ALU |
| CI | $=$ External Carry in to ALU |
| CO | $=$ Internally Registered Carry out from ALU |
| RAL | $=$ ALU Register (Left) |
| RAR | $=$ ALU Register (Right) |
| RSX | $=$ Shifter Register (Left or Right) |

MNEMONICS

| CLRXX | Clear All Registers to zero |  |  |
| :--- | :--- | :--- | :--- |
| MIAXX | Minus A, | XX | $=$ Carry in to LSB |
| A2XXX | A Divided by 2, | XXX $=$ Source of MSB |  |
| APBXX | A Plus B, | XX | $=$ Carry in to LSB |
| AMBXX | A Minus B, | XX | $=$ Carry in to LSB |
| BMAXX | B Minus A, | XX | $=$ Carry in to LSB |
| ANX-Y | AND | $X$ | $=$ Operand 1, Y = Operand 2 |
| ORX-Y | OR | $X$ | $=$ Operand 1, Y = Operand 2 |
| XORXY | Exclusive OR | $X$ | $=$ Operand 1, Y = Operand 2 |
| PASXX | Pass | XX | $=$ Operand |
| SBFXX | Set BFP Flag | XX | $=$ Function |
| OPXXX | Output Constant XXX |  |  |

## Divide by Two

The ALU has four (A2SGN, A2RAL, A2RAR, A2RSX) instructions used for right shifting (dividing by two) extended precision words. These words, (up to 64 bits) may be stored in the two on-chip register files. When the least significant 16 bit word is shifted, the vacant MSB must be filled with the LSB from the next most significant 16 bit byte. This is achieved via the A2RAL, A2RAR or A2RSX instructions which indicate the source of the new MSB (see SLU INSTRUCTION SET).

When the most significant 16 bit byte is right shifted, the MSB must be filled with a duplicate of the original MSB so as to maintain the correct sign (Sign Extension). This operation is achieved via the A2SGN instruction (see Table 1).

## Constants

The ALU has four instructions (OPONE, OPBYT, OPNIB, OPALT) that force a constant value onto the ALU output. These values are primarily intended to be used as masks, or the seeds for mask generation, for example, the OPONE instruction will set a single bit in the least significant position. This bit may be rotated any where in the 16 bit field by the Barrel Shifter, allowing the AND function of the ALU to perform bit-pick operations on input data.

## CLR

The ALU instruction CLRXX is used as a Master Reset for the entire device. This instruction has the effect of:

1. Clearing ALU and Barrel Shifter register files to zero.
2. Clearing $A$ and $B$ port input registers to zero.
3. Clearing the R1 and R2 shift control registers to zero.
4. Clearing the internally registered CO bit to zero.
5. Programming the BFP flag to detect overflow conditions.

## The Barrel Shifter

The Barrel Shifter supports 16 instructions as detailed in Table 2. The input to the Barrel Shifter is selected by the $S$ MUX. Data will fall through from the selected register, through the S MUX and the Barrel Shifter to the shifter output register file in 100ns.

The Barrel Shifter instructions are latched, such that the instructions will not start executing until the rising edge of CLK latches the instruction into the device.

The Barrel Shifter is capable of Logical Arithmetic or Barrel Shifts in either direction.
A. Logical shifts discard bits that exit the 16 bit field and fill spaces with zeros.
B. Arithmetic shifts discard bits that exit the 16 bit field and fill spaces with duplicates of the original MSB.
C. Barrel Shifts rotate the 16 bit fields such that bits tha exit the 16 bit field to the left or right reappear in the vacant spaces on the right or left.

The amount of shift applied is encoded onto the 4 bit Barrel Shifter input as illustrated in Table 3. The type of shift and the amount are determined by the shift control block. The shift control block (see Fig.3) accepts and decodes the four bit ISO3 instruction. The shift control block contains a priority encoder and two, user programmable 4 bit registers R1 and R2.

There are four possible sources of shift value that can be passed onto the Barrel Shifter, there are:

1. The Priority Encoder
2. The SV input
3. The R1 register
4. The R2 register

| Inst | IS3-IS0 | Mnemonic | Operation | I/O |
| :---: | :---: | :---: | :--- | :--- |
| 0 | 0000 | LSRSV | Logical Shift Right by SV | I |
| 1 | 0001 | LSLSV | Logical Shift Left by SV | I |
| 2 | 0010 | BSRSV | Barrel Shift Right by SV | I |
| 3 | 0011 | BSLSV | Barrel Shift Left by SV | I |
| 4 | 0100 | LSRR1 | Logical Shift Right by R1 | X |
| 5 | 0101 | LSRR2 | Logical Shift Left by R1 | X |
| 6 | 0110 | LSLR1 | Logical Shift Right by R2 | X |
| 7 | 0111 | LSLR2 | Logical Shift Left by R2 | X |
| 8 | 1000 | LR1SV | Load Register 1 From SV | I |
| 9 | 1001 | LR2SV | Load Register 2 From SV | I |
| A | 1010 | ASRSV | Arithmetic Shift Right by SV | I |
| B | 1011 | ASRR1 | Arithmetic Shift Right by R1 | X |
| C | 1100 | ASRR1 | Arithmetic Shift Right by R2 | X |
| D | 1101 | NRMXX | Normalise Output PE | O |
| E | 1110 | NRMR1 | Normalise Output PE, Load R1 | O |
| F | 1111 | NRMR2 | Normalise Output PE, Load R2 | O |

Table 2 Barrel shifter instructions

| KEY |  |
| :--- | :--- |
| SV | $=$ Shift Value |
| R1 | $=$ Register 1 |
| R2 | $=$ Register 2 |
| PE | $=$ Priority Encoder Output |
| I | => SV Port operates as an Input |
| O | => SV Port operates as an Output |
| X | => SV Port in a High Impedance State |

MNEMONICS
LSXYY Logical Shift, $\quad \mathrm{X}=$ Direction $\mathrm{YY}=$ Source of Shift Value
BSXYY Barrel Shift, $\quad X \quad=$ Direction $Y Y=$ Source of Shift Value
ASXYY Arithmetic Shift, $\mathrm{X}=$ Direction $\mathrm{YY}=$ Source of Shift Value
LXXYY Load $\quad X X=$ Target $Y Y=$ Source
NRMYY Normalise by PE, Output PE value on SV Port, Load YY Reg

## PDSP1601 MC

| SV3 | SV2 | SV1 | SV0 | Shift |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | No shift |
| 0 | 0 | 0 | 1 | 1 place |
| 0 | 0 | 1 | 0 | 2 places |
| 0 | 0 | 1 | 1 | 3 places |
| 0 | 1 | 0 | 0 | 4 places |
| 0 | 1 | 0 | 1 | 5 places |
| 0 | 1 | 1 | 0 | 6 places |
| 0 | 1 | 1 | 1 | 7 places |
| 1 | 0 | 0 | 0 | 8 places |
| 1 | 0 | 0 | 1 | 9 places |
| 1 | 0 | 1 | 0 | 10 places |
| 1 | 0 | 1 | 1 | 11 places |
| 1 | 1 | 0 | 0 | 12 places |
| 1 | 1 | 0 | 1 | 13 places |
| 1 | 1 | 1 | 0 | 14 places |
| 1 | 1 | 1 | 1 | 15 places |

Table 3 Barrel shifter codes

## Priority Encoder

If the priority encoder is selected as the source of the shift value (instructions:- NRMXX, NRMR1, MRMRZ), then within one 200ns cycle or two 100ns cycles, the shift circuitry will:
(1) Priority encode the 16 bit input to the Barrel Shifter and place the 4 bit value in either of the R1 or R2 registers and output the value on the SV port (if enabled by SVOE).
(2) Shift the 16 bit input by the amount indicated by the Priority Encoder such that the output from the Barrel Shifter is a normalised value.

## SV Input

If the SV port is selected as the source of the shift value, then the input to the Barrel Shifter is shifted by the value stored in the internal SV register.

## SVOE

The SV port acts as an input or an output depending upon the ISO-3 instruction. If the user does not wish to use the normalise instructions, then the SV port mat be forced to be input only by typing SVOE control high. In this mode the SV port may be considered an extension of the instruction inputs.

## R1 and R2 Registers

The R1 and R2 registers may be loaded from the Priority Encoder (NRMR1 and NRMR2) or from the SV input (LR1SV, LR2SV).

Whilst the latter two instructions are executing, the Barrel Shifter will pass its input to the output unshifted.


Fig. 3 Shift control block

## The Register Files

There are two on-chip register files (ALU and Shifter), each containing two 16 bit registers and each supporting 8 instructions (see Table 4). The instructions fo the ALU register file and the Barrel Shifter Register file are the same.

The Inputs to the register files come from either the ALU or the Barrel Shifter, and are loaded into the Register files on the rising edge of CLK.

The register file instructions are latched such that the instruction will not start executing until the rising edge of the

CLK latches the instruction into the device.
The register file instructions (see Table 4) allow input data to be loaded into either, neither or both of the registers. Data is loaded at the end of the cycle in which the instruction is executing.

The register file instructions allow the output to be sourced from either of the two registers, the selected output will be valid during the cycle in which the instruction is executing

| ALU REGISTER INSTRUCTIONS |  |  |  |
| :---: | :---: | :---: | :---: |
| Inst | RA2-RA0 | Mnemonic | Operation |
| 0 | 000 | LLRRR | Load Left Reg Output Right Reg |
| 1 | 001 | LRRLR | Load Right Reg Output Left Reg |
| 2 | 010 | LLRLR | Load Left Register, Output Left Reg |
| 3 | 011 | LRRRR | Load Right Register, Output Right Reg |
| 4 | 100 | LBRLR | Load Both Register, Output Left Reg |
| 5 | 101 | NOPRR | No load Operation, Output Right Reg |
| 6 | 110 | NOPLR | No load Operation, Output Left Reg |
| 7 | 111 | NOPPS | No load Operation, Pass ALU Result |
| SHIFTER REGISTER INSTRUCTIONS |  |  |  |
| Inst | RA2-RAO | Mnemonic | Operation |
| 0 | 000 | LLRRR | Load Left Reg Output Right Reg |
| 1 | 001 | LRRLR | Load Right Reg Output Left Reg |
| 2 | 010 | LLRLR | Load Left Register, Output Left Reg |
| 3 | 011 | LRRRR | Load Right Register, Output Right Reg |
| 4 | 100 | LBRLR | Load Both Register, Output Left Reg |
| 5 | 101 | NOPRR | No load Operation, Output Right Reg |
| 6 | 110 | NOPLR | No load Operation, Output Left Reg |
| 7 | 111 | NOPPS | No load Operation, Pass Barrel Shifter Result |

Table 4 ALU and shift register instructions mnemonics

## MNEMONICS

LXXYY Load XX = Target, $\quad$ YY = Source of Output
LBOXX Load Both Registers, XX = Source of Output
NOPXX No Load Operation, XX = Source of Output

## PDSP1601 MC

## Multiplexers

There are four user selectable on-chip multiplexers (AMUX, B-MUX, S-MUX and C-MUX).

These four multiplexers support instructions as tabulated in Table 5.

The MUX instructions are latched such that the instruction will not start executing until the rising edge of CLK latches the instruction onto the device.

|  |  | MSA1 | MSA2 | Output |
| :---: | :---: | :---: | :---: | :---: |
| A-MUX | MARAX MAAPR MABPR MARSX | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | ALU REGISTER FILE OUPUT <br> A-PORT INPUT <br> B-PORT INPUT <br> SHIFTER REGISTER FILE OUTPUT |
| B-MUX |  | MSB |  | Output |
|  |  | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ |  | B-PORT INPUT <br> SHIFTER REGISTER FILE OUTPUT |
| S-MUX |  | MSS |  | Output |
|  |  | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ |  | B-PORT INPUT <br> SHIFTER REGISTER FILE OUTPUT |
| C-MUX |  | MSC |  | Output |
|  |  | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ |  | ALU REGISTER FILE OUTPUT SHIFTER REGISTER FILE OUTPUT |

Table 5

## INSTRUCTION SET

ALU Arithmetic Instructions

| Mnemonic | Op Code | Function |
| :---: | :---: | :---: |
| CLRXX | <00> | On the rising edge of CLK at the end of the cycle in which this instruction is executing, the A Port, B Port, ALU, Barrel Shifter, and Shift Control Registers will be loaded with zeros. The internal registered CO will also be set to zero, and the BFP flag will be set to activate on overflow conditions. |
| MIAX1 | <01> | The A input to the ALU is inverted and a one is added to the LSB. |
| MIACI | <02> | The A input to the ALU is inverted and the CI input is added to the LSB. |
| MIACO | <03> | The A input to the ALU is inverted and the CO output from the ALU on the previous cycle is added to the LSB. |
| A2SGN | <04> | The A input to the ALU is right shifted one bit position. The LSB is discarded, and the vacant MSB is filled by duplicating the original MSB (Sign Extension). |
| A2RAL | <05> | The A input to the ALU is right shifted one bit position. The LSB is discarded, and the vacant MSB is filled with the LSB from the ALU left register. |
| A2RAR | <06> | The A input to the ALU is right shifted one bit position. The LSB is discarded, and the vacant MSB is filled with the LSB from the ALU right register. |
| A2RSX | <07> | The A input to the ALU is right shifted one bit position. The LSB is discarded, and the vacant MSB is filled with the LSB from the B input to the ALU. |
| APBCI | <08> | The A input to the ALU is added to the B input, and the Cl input is added to the LSB. |
| APBCO | <09> | The A input to the ALU is added to the B input, and the CO out from the ALU on the previous cycle is added to the LSB. |
| AMBX1 | <0A> | The $A$ input to the ALU is added to the inverted B input, and a one is added to the LSB. |
| AMBCI | <OB> | The A input to the ALU is added to the inverted B input, and the Cl input is added to the LSB. |
| AMBCO | <0C> | The A input to the ALU is added to the inverted B input, and the CO out from the ALU on the previous cycle is added to the LSB. |
| BMAX1 | <0D> | The inverted $A$ input to the ALU is added to the B input, and a one is added to the LSB. |
| BMACI | <0E> | The inverted A input to the ALU is added to the B input, and the Cl input is added to the LSB. |
| BMACO | <0F> | The inverted A input to the ALU is added to the B input, and the CO out from the ALU on the previous cycle is added to the LSB. |

ALU Logical Instructions

| Mnemonic | Op Code |  |
| :---: | :---: | :--- |
| ANXAB | $<10>$ | The A input to the ALU is logically 'ANDed' with the B input. |
| ANANB | $<11>$ | The A input to the ALU is logically 'ANDed' with the inverse of the B input. |
| ANNAB | $<12>$ | The inverse of the A input to the ALU is logically 'ANDed' with the B input. |
| ORXAB | $<13>$ | The A input to the ALU is logically 'ORed' with the B input. |
| ORNAB | $<14>$ | The inverse A input to the ALU is logically 'ORed' with the B input. |
| XORAB | $<15>$ | The A input to the ALU is logically Exclusive-ORed with the B input. |
| PASXA | $<16>$ | The A input to the ALU is passed to the output. |
| PASNA | $<17>$ | The inverse of the A input to the ALU is passed to the output. |

## PDSP1601 MC

## ALU Control Instructions

| Mnemonic | Op Code | Function |
| :---: | :---: | :---: |
| SBFOV | <18> | The BFP flag is programmed to activate when an ALU operation causes an overflow of the 16 bit number range. This flag is logically the exclusive-or of the carry into and out of the MSB of the ALU. For the most significant Byte this flag indicates that the result of an arithmetic two's complement operation has overflowed into the sign bit. The output of the ALU is forced to zero for the duration of this instruction. |
| SBFU1 | <19> | The BFP flag is programmed to activate when an ALU operation comes within a factor of two of causing an overflow of the 16 bit number range. For the most significant Byte this flag indicates that the result of an arithmetic two's complement operation is within a factor of two of overflowing into the sign bit. The output of the ALU is forced to zero for the duration of this instruction. |
| SBFU2 | $<1$ A $>$ | The BFP flag is programmed to activate when an ALU operation comes within a factor of four of causing an overflow of the 16 bit number range. For the most significant Byte this flag indicates that the result of an arithmetic two's complement operation is within a factor of four of overflowing into the sign bit. The output of the ALU is forced to zero for the duration of this instruction. |
| SBFZE | <1B> | The BFP flag is programmed to activate when an ALU operation causes a result of zero. The output of the ALU is forced to zero for the duration of this instruction. During the execution of this instruction the BFP flag will become active. |
| OPONE | <1C> | The ALU will output the binary value 0000000000000001 , the MSB on the left. |
| OPBYT | <1D> | The ALU will output the binary value 0000000011111111, the MSB on the left. |
| OPNIB | <1E> | The ALU will output the binary value 0000000000001111 , the MSB on the left. |
| OPALT | <1F> | The ALU will output the binary value 0101010101010101 , the MSB on the left. |

## Barrel Shifter Instructions

| Mnemonic | Op Code | Function |
| :---: | :---: | :--- |
| LSRSV | $<0>$ | The 16 bit input to the Barrel Shifter is right shifted by the number of places indicated by <br> the magnitude of the four bit number present in the SV register. The LSBs are discarded, <br> and the vacant MSBs are filled with zeros. |
| BSLSV | $<1>$ | The 16 bit input to the Barrel Shifter is left shifted by the number of places indicated by the <br> magnitude of the four bit number present in the SV register. The MSBs are discarded, and <br> the vacant LSBs are filled with zeros. |
| BSLSV | $<2>$ | The 16 bit input to the Barrel Shifter is rotated to the right shifted by the number of places <br> indicated by the magnitude of the four bit number present in the SV register. The LSBs that <br> exit the 16 bit field to the right, reappear in the vacant MSBs on the left. |
| LSRR1 | $<4>$ | The 16 bit input to the Barrel Shifter is rotated to the left shifted by the number of places <br> indicated by the magnitude of the four bit number present in the SV register. The MSBs <br> that exit the 16 bit field to the left, reappear in the vacant LSBs on the right. |
| Lhe 16 bit input to the Barrel Shifter is right shifted by the number of places indicated by |  |  |
| the magnitude of the four bit number present in the R1 register. The LSBs are discarded, |  |  |
| and the vacant MSBs are filled with zeros. |  |  |


| Mnemonic | Op Code | Function |
| :---: | :---: | :---: |
| LR1SV | <8> | On the rising edge of CLK at the end of the cycle in which this instruction is executing, the R1 register will be loaded with the data present on the SV port. The input to the Barrel Shifter will be passed onto the output unshifted. |
| LR2SV | <9> | On the rising edge of CLK at the end of the cycle in which this instruction is executing, the R2 register will be loaded with the data present on the SV port. The input to the Barrel Shifter will be passed onto the output unshifted. |
| ASRSV | <A> | The 16 bit input to the Barrel Shifter is right shifted by the number of places indicated by the magnitude of the four bit number present in the SV register. The LSBs are discarded, and the vacant MSBs are filled with duplicates of the original MSB. (Sign Extension). |
| ASRR1 | <B> | The 16 bit input to the Barrel Shifter is right shifted by the number of places indicated by the magnitude of the four bit number resident within the R1 register. The LSBs are discarded, and the vacant MSBs are filled with duplicates of the original MSB. (Sign Extension). |
| ASRR2 | <C> | The 16 bit input to the Barrel Shifter is right shifted by the number of places indicated by the magnitude of the four bit number resident within the R2 register. The LSBs are discarded, and the vacant MSBs are filled with duplicates of the original MSB. (Sign Extension). |
| NRMXX | <D> | The 16 bit input to the Barrel Shifter is left shifted by the number of places indicated by the magnitude of the four bit number output from the Priority Encoder. This value is also output on the SV port (provided SVOE is low). <br> The effect of this operation is to left shift the input by the necessary amount (max 15 places) to result in the MSB and the next most significant bit being different. This has the effect of eliminating unnecessary Sign Bits, and hence Normalising the input data. The MSBs shifted out to the left are discarded, and the vacant LSBs on the right are filled with zeros. |
| NRMR1 | <E> | The 16 bit input to the Barrel Shifter is left shifted by the number of places indicated by the magnitude of the four bit number output from the Priority Encoder. This value is also loaded into the R1 register at the end of the cycle, and is output on the SV port (provided SVOE is low). <br> The effect of this operation is to left shift the input by the necessary amount (max 15 places) to result in the MSB and the next most significant bit being different. This has the effect of eliminating unnecessary Sign Bits, and hence Normalising the input data. The MSBs shifted out to the left are discarded, and the vacant LSBs on the right are filled with zeros. |
| NRMR2 | <F> | The 16 bit input to the Barrel Shifter is left shifted by the number of places indicated by the magnitude of the four bit number output from the Priority Encoder. This value is also loaded into the R2 register at the end of the cycle, and is output on the SV port (provided SVOE is low). <br> The effect of this operation is to left shift the input by the necessary amount (max 15 places) to result in the MSB and the next most significant bit being different. This has the effect of eliminating unnecessary Sign Bits, and hence Normalising the input data. The MSBs shifted out to the left are discarded, and the vacant LSBs on the right are filled with zeros. |

## PDSP1601 MC

Barrel Shifterl or ALU Register Instructions

| Mnemonic | Op Code | Function |
| :---: | :---: | :---: |
| LLRRR | <0> | After the rising edge of CLK at the beginning of the cycle in which this instruction is executed, the contents of the Right register will appear on the output. On the rising edge of CLK at the end of the cycle, the data on the register inputs will be loaded into the Left Register. |
| LRRLR | <1> | After the rising edge of CLK at the beginning of the cycle in which this instruction is executed, the contents of the Left register will appear on the output. On the rising edge of CLK at the end of the cycle, the data on the register inputs will be loaded into the Right Register. |
| LLRLR | <2> | After the rising edge of CLK at the beginning of the cycle in which this instruction is executed, the contents of the Left register will appear on the output. On the rising edge of CLK at the end of the cycle, the data on the register inputs will be loaded into the Left Register. |
| LRRRR | <3> | After the rising edge of CLK at the beginning of the cycle in which this instruction is executed, the contents of the Right register will appear on the output. On the rising edge of CLK at the end of the cycle, the data on the register inputs will be loaded into the Right Register. |
| LBRLR | <4> | After the rising edge of CLK at the beginning of the cycle in which this instruction is executed, the contents of the Left register will appear on the output. On the rising edge of CLK at the end of the cycle, the data on the register inputs will be loaded into both Left and Right Registers. |
| NOPRR | <5> | After the rising edge of CLK at the beginning of the cycle in which this instruction is executed, the contents of the Right register will appear on the output. On the rising edge of CLK at the end of the cycle no load operation will occur, the register contents will remain unchanged. |
| NOPLR | <6> | After the rising edge of CLK at the beginning of the cycle in which this instruction is executed, the contents of the Left register will appear on the output. On the rising edge of CLK at the end of the cycle no load operation will occur, the register contents will remain unchanged. |
| NOPPS | <7> | After the rising edge of CLK at the beginning of the cycle in which this instruction is executed, the input to the register will appear on the output. On the rising edge of CLK at the end of the cycle no load operation will occur, the register contents will remain unchanged. |

## TYPICAL APPLICATION

Select a 16 bit field from each word in a block of 32 bit words with a 10 MHz throughput.

The 16 bit field indicated is to be selected from each 32 bit word.

MS Bit


The 32 bit words are fed into the B port of the PDSP1601 in two cycles, MS byte first.

The PDSP1601 shift control is initiated by programming the R1 and R2 registers with n and 16-n respectively.

The shift operation is implemented in three steps:-
(1) The MS byte is logically left shifted (16-n) places, the MSBs being discarded and the LSB spaces being filled with zeros. This shifted data is loaded into the shifter register file left register.
(2) The LS byte is logically right shifted, n-places, the LSBs being discarded and the MSBs being filled with zeros. This shifted data is loaded into the shifter register file left register.

During this cycle the previous contents of this register are passed through the ALU to the ALU register file left register.
(3) While the MS byte of the next 32 bit word is shifted in the Barrel Shifter, the two previous results, resident within the left registers of the ALU and Shifter Register files are 'ORed' by the ALU, the result being the desired 16 bit field is loaded into the ALU register file right register ready to be output on the next cycle.

The instructions from initialisation are given in Table 6.

| CLK | CEB | MSA | MSB | MSS | MSC | IA | IS | SV | RA | RS | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| 1/ | 1 | MARSX | 1 | 0 | 0 | CLRXX | X | X | NOPLR | NOPLR | Clear |
| 2/ | 1 | MARSX | 1 | 0 | 0 | PASXA | LR1SV | $n$ | NOPLR | NOPLR | Load R1 with n |
| 3/ | 0 | MARSX | 1 | 0 | 0 | PASXA | LR2SV | $(16-n)$ | NOPLR | NOPLR | Load R2 with (16-n) |
| 4/ | 0 | MARSX | 1 | 0 | 0 | PASXA | LSLR2 | X | NOPLR | LLRLR | Shift 1st MS byte |
| 5/ | 0 | MARSX | 1 | 0 | 0 | PASXA | LSRR1 | X | LLRRR | LLRLR | Shift 1st LS byte |
| 6/ | 0 | MARAX | 1 | 0 | 0 | ORXAB | LSLR2 | X | LRRLR | LLRLR | OR 1st bytes and <br> shift 2nd MS byte |
| $7 /$ | 0 | MARSX | 1 | 0 | 0 | PASXA | LSRR1 | $X$ | LLRRR | LLRLR | Shift 2nd LS byte <br> and output first result |
| 8/ | 0 | MARAX | 1 | 0 | 0 | ORXAB | LSLR2 | $X$ | LRRLR | LLRLR | Shift 3rd LS byte |

Repeat instruction pair $5 /$ and 6 / until all 16 bit fields have been selected.
Table 6

## ABSOLUTE MAXIMUM RATINGS (Note 1)

| Supply voltage Vcc | -0.5 V to 7.0 V |
| :--- | ---: |
| Input voltage $\mathrm{V}_{\mathbb{N}}$ | -0.9 V to $\mathrm{Vcc}+0.9 \mathrm{~V}$ |
| Output voltage $\mathrm{V}_{\text {out }}$ | -0.9 V to $\mathrm{Vcc}+0.9 \mathrm{~V}$ |
| Clamp diode current per pin $\mathrm{I}_{\mathrm{K}}$ (see note 2) | $\pm 18 \mathrm{~mA}$ |
| Static discharge voltage (HMB) | 500 V |
| Storage temperature $\mathrm{T}_{\mathrm{S}}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient temperature with |  |
| power applied $\mathrm{T}_{\text {amb }}$ |  |
| $\quad$ Military | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Package power dissipation PTOT |  |
| GC | 1000 mW |

## NOTES

1. Exceeding these ratings may cause permanent damage.

Functional operation under these conditions is not implied.
2. Maximum dissipation or 1 second should not be exceeded, only one output to be tested at any one time.

THERMAL CHARACTERISTICS
Package type $\quad \Theta \mathrm{sc}{ }^{\circ} \mathrm{C} / \mathrm{W}$
GC
12

## PDSP1601 MC

## ELECTRICAL CHARACTERISTICS

## Operating Conditions (unless otherwise stated)

$\mathrm{T}_{\text {AMB }}$ (Military) $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$, Ground $=0 \mathrm{~V}$

Static Characteristics

| Characteristic | Symbol | Value |  |  | Units | Sub group | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |  |
| * Output high voltage | $\mathrm{V}_{\text {OH }}$ | 2.4 |  |  | V | 1, 2, 3 | $\mathrm{I}_{\text {OH }}=8 \mathrm{~mA}$ |
| * Output low voltage | $\mathrm{V}_{\text {OL }}$ |  |  | 0.4 | V | 1,2, 3 | $\mathrm{I}_{\mathrm{OL}}=-8 \mathrm{~mA}$ |
| * Input high voltage | $\mathrm{V}_{\text {IH }}$ | 2.5 |  |  | V | 1, 2, 3 |  |
| * Input low voltage | $\mathrm{V}_{\text {IL }}$ |  |  | 0.8 | V | 1,2, 3 |  |
|  | $\mathrm{V}_{\text {IH }}$ | Vdd -1 |  |  | V | 1, 2, 3 | CLOCK, OE |
|  | $V_{1 L}$ |  |  | 0.5 | V | 1, 2, 3 | CLOCK, OE |
| * Input leakage current | $1{ }_{1 /}$ | -10 |  | +10 | $\mu \mathrm{A}$ | 1,2, 3 | GND $<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {cc }}$ |
| * Vcc current | $1{ }_{\text {cc }}$ |  |  | 60 | mA | 1,2, 3 | $\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| * Output leakage current | loz | -50 |  | +50 | $\mu \mathrm{A}$ | 1,2,3 | GND $<\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\text {cc }}$ |
| $\dagger$ Output S/C current | $\mathrm{I}_{\text {sc }}$ | 12 |  | 80 | mA |  | $\mathrm{V}_{\text {cC }}=\mathrm{Max}$ |
| $\dagger$ Input capacitance | $\mathrm{C}_{\text {IN }}$ |  | 5 |  | pF |  |  |

Switching Characteristics

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Characteristics} \& \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Value
PDSP1601}} \& \multirow{3}{*}{Units} \& \multirow[b]{3}{*}{Sub group} \& \multirow{3}{*}{Conditions} \\
\hline \& \& \& \& \& \\
\hline \& Min. \& Max. \& \& \& \\
\hline \multirow[t]{22}{*}{\begin{tabular}{l}
\(\dagger\) CLK rising edge to C-PORT \\
\(\dagger\) CLK rising edge to CO \\
\(\dagger\) CLK rising edge to BFP \\
\(\dagger\) Setup \(\overline{C E A}\) or \(\overline{C E B}\) to CLK rising edge \\
\(\dagger\) Hold CEA or CEB to CLK rising edge \\
\(\dagger\) Setup A or B port inputs to CLK rising edge \\
\(\dagger\) Hold A or B port inputs to CLK rising edge \\
\(\dagger\) Setup MSA0-1, MSB, MSS, MSC, RA2-0, RS0-2, IA0-4, \\
IS0-3, to CLK rising edge \\
\(\dagger\) Hold RSO-2, IAO-4 to CLK rising edge \\
\(\dagger\) Hold IS0-3 to CLK rising edge \\
\(\dagger\) Hold MSA0-1, MSB, MSS, MSC, RA0-2 to CLK rising edge \\
\(\dagger\) Setup SV to CLK rising edge \\
\(\dagger\) Hold SV to CLK rising edge \\
\(\dagger\) CLK rising edge to SV \\
\(\dagger \overline{O E}-\) C-PORT \(\llcorner Z\) \\
\(\dagger \overline{\mathrm{OE}}-\mathrm{C}-\mathrm{PORT}-\mathrm{Z}\) \\
\(\dagger \overline{O E}\) C-PORT Z- \\
\(\dagger \overline{\mathrm{OE}}\) LC-PORT Z \(\quad\) \\
\(\dagger\) Clock period (ALU \& Barrel Shifter, serial mode) \\
* Clock period (ALU \& Barrel Shifter, parallel mode) \\
\(\dagger\) Clock high time \\
\(\dagger\) Clock low time
\end{tabular}} \& 5 \& 40 \& ns \& \multirow{22}{*}{9, 10, 11} \& \multirow[t]{22}{*}{\(2 \times\) LSTTL + 20pF
\(1 \times\) LSTTL + 5pF
\(1 \times\) LSTTL +5 pF

Input mode} <br>
\hline \& 5 \& 100 \& ns \& \& <br>
\hline \& 5 \& 100 \& ns \& \& <br>
\hline \& 30 \& \& ns \& \& <br>
\hline \& \& 0 \& ns \& \& <br>
\hline \& 40 \& \& ns \& \& <br>
\hline \& \& 0 \& ns \& \& <br>
\hline \& 40 \& \& ns \& \& <br>
\hline \& \& 0 \& ns \& \& <br>
\hline \& \& 3 \& ns \& \& <br>
\hline \& \& 0 \& ns \& \& <br>
\hline \& 40 \& \& ns \& \& <br>
\hline \& \& 3 \& ns \& \& <br>
\hline \& 5 \& 100 \& ns \& \& <br>
\hline \& \& 40 \& ns \& \& <br>
\hline \& \& 40 \& ns \& \& <br>
\hline \& \& 40 \& ns \& \& <br>
\hline \& \& 40 \& ns \& \& <br>
\hline \& 200 \& \& ns \& \& <br>
\hline \& 100 \& \& ns \& \& <br>
\hline \& 40 \& \& ns \& \& <br>
\hline \& 40 \& \& sn \& \& <br>
\hline
\end{tabular}

All parameter marked * are tested during production.
Parameters marked $\dagger$ are guaranteed by design and characterisation

| Part No: <br> Package Type: |  | PDSP1601 MC ALU and Barrel Shifter GC100 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin No. | Volt. | Pin No. | Volt. | Pin No. | Volt. | Pin No. | Volt. |
| 1 | N/C | 26 | N/C | 51 | N/C | 76 | N/C |
| 2 | N/C | 27 | N/C | 52 | N/C | 77 | N/C |
| 3 | N/C | 28 | N/C | 53 | N/C | 78 | N/C |
| 4 | N/C | 29 | N/C | 54 | N/C | 79 | N/C |
| 5 | V1 | 30 | V1 | 55 | OV | 80 | N/C |
| 6 | N/C | 31 | V1 | 56 | OV | 81 | OV |
| 7 | OV | 32 | V1 | 57 | OV | 82 | N/C |
| 8 | OV | 33 | V1 | 58 | OV | 83 | N/C |
| 9 | OV | 34 | V1 | 59 | OV | 84 | N/C |
| 10 | V1 | 35 | V1 | 60 | OV | 85 | N/C |
| 11 | V1 | 36 | V1 | 61 | OV | 86 | N/C |
| 12 | V1 | 37 | V1 | 62 | OV | 87 | N/C |
| 13 | V1 | 38 | V1 | 63 | V1 | 88 | N/C |
| 14 | V1 | 39 | V1 | 64 | V1 | 89 | N/C |
| 15 | V1 | 40 | OV | 65 | V1 | 90 | OV |
| 16 | OV | 41 | OV | 66 | V1 | 91 | N/C |
| 17 | OV | 42 | V1 | 67 | OV | 92 | N/C |
| 18 | OV | 43 | V1 | 68 | OV | 93 | N/C |
| 19 | OV | 44 | V1 | 69 | V1 180K | 94 | N/C |
| 20 | OV | 45 | V1 | 70 | V1 180K | 95 | N/C |
| 21 | OV | 46 | V1 | 71 | OV 180K | 96 | N/C |
| 22 | OV | 47 | V1 | 72 | OV 180K | 97 | N/C |
| 23 | OV | 48 | V1 | 73 | V1 | 98 | N/C |
| 24 | OV | 49 | V1 | 74 | V1 | 99 | V1 |
| 25 | OV | 50 | V1 | 75 | OV | 100 | N/C |
| VDD max $=+5.0 \mathrm{~V}=\mathrm{V} 1$ |  |  |  |  |  |  |  |
| $\mathrm{N} / \mathrm{C}=$ not connected |  |  |  |  |  |  |  |

Fig. 4 Life Test/Burn-in connections
NOTE: PDA is $5 \%$ and based on groups 1 and 7


| Symbol | Control Dimensions in millimetres |  | Altern. Dimensions in inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | --- | 3.25 | --- | 0.128 |
| A1 | 0.15 | --- | 0.006 | 0, |
| A2 | --- | 2.84 | . | 0.112 |
| D | 23.4 | 24.15 | 0.921 | 0.951 |
| D1 |  | . 0 |  | 787 |
| D3 | 18.8 | REF | 0.742 | REF |
| E | 17.4 | 18.15 | 0.685 | 0.715 |
| E1 |  | 0 |  | . 551 |
| E3 | 12.6 | REF | 0.486 | REF |
| L | 0.50 | 1.10 | 0.020 | 0.043 |
| e | 0.65 | BSC | 0.026 | BSC |
| B | 0.30 | 0.46 | 0.012 | 0.018 |
| C | 0.13 | 0.23 | 0.005 | 0.009 |
|  | Pin features |  |  |  |
| N | 100 |  |  |  |
| ND | 30 |  |  |  |
| NE | 20 |  |  |  |
| NOTE | RECTANGULAR |  |  |  |



ORIGINATING SITE: Swindon
Title: Outline Drawing for 100 Lead CQFP (GG)
MITEL SEMICONDUCTOR

NOTES:

1. PIN 1 IDENTIFICATION WILL BE EITHER A DOT OR A CUTOUT
2. This drawing supersedes $418 / E D / 51380 / 005$ issue 9

Drowing Number
GPD00601


## http://www.mitelsemi.com

## World Headquarters - Canada

Tel: +1 (613) 5922122
Fax: +1 (613) 5926909

North America<br>Tel: +1 (770) 4860194<br>Fax: +1 (770) 6318213

Asia/Pacific<br>Tel: +65 3336193<br>Fax: +65 3336192

Information relating to products and services furnished herein by Mitel Corporation or its subsidiaries (collectively "Mitel") is believed to be reliable. However, Mitel assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Mitel or licensed from third parties by Mitel, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Mitel, or non-Mitel furnished goods or services may infringe patents or other intellectual property rights owned by Mitel.

This publication is issued to provide information only and (unless agreed by Mitel in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Mitel without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Mitel's conditions of sale which are available on request.

M Mitel (design) and ST-BUS are registered trademarks of MITEL Corporation
Mitel Semiconductor is an ISO 9001 Registered Company
Copyright 1999 MITEL Corporation
All Rights Reserved
Printed in CANADA

