

MM5241 3072-Bit (64 × 6 × 8) ROM

General Description

The MM5241 3072-bit static read only memory is a P-channel enhancement mode monolithic MOS integrated circuit utilizing a low threshold voltage technology to achieve bipolar compatibility. TRI-STATE® outputs provide wire ORed capability without loading common data lines or reducing system access times. The ROM is organized in a 64 × 6 word by 8-bit memory organization. Programmable Chip Enables (CE₁ and CE₂) provide logic control of multiple packages without external logic. A separate output supply lead is provided to reduce internal power dissipation in the output stages.


Features

- Bipolar compatibility
 - Standard supplies
 - Bus ORable output
 - Static operation
 - Multiple ROM control
- No external components required
+5V, -12V
TRI-STATE outputs
No clocks required
Two programmable Chip Enable lines


Applications

- Character generator
- Random logic synthesis
- Microprogramming
- Table look-up

Block and Connection Diagrams



Dual-In-Line Package



Order Number MM5241J
See NS Package J24A

Order Number MM5241N
See NS Package N24B

Typical Applications




FIGURE 1. Power Saver for Small Memory Arrays





FIGURE 2. Power Saver for Large Memory Arrays



ASSUME: $V_{LL} = \text{MIN} = -12\text{V}$
 $V_{DD} - V_{LL} = N$ (1.8 mA) (N) where N = 7 for 5 × 7 foot,
N = 8 for 6 × 8 foot.

Note: Both chip enables may be programmed to provide any of four combinations. Example: If CE₁ = 1 and CE₂ = 1 outputs (Negative Logic) would be enabled only when device pins 2 and 3 are negative (Logic "1"). The outputs will be in the third state when disabled. L₀, L₁ and L₂ (device pins 11, 13 and 14) are in positive logic (1 = most positive voltage levels = V_S - 2V; 0 = most negative voltage level = V_{SS} - 4V).

Note: For programming information see Memory Applications Handbook, page 4-6.

Absolute Maximum Ratings

V_{GG} Supply Voltage	$V_{SS} - 20V$
V_{LL} Supply Voltage	$V_{SS} - 20V$
Input Voltage	$(V_{SS} - 20) V < V_{IN} < (V_{SS} + .03)V$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Lead Temperature (Soldering, 10 sec)	$300^{\circ}C$

Operating Conditions

Operating Temperature Range $-25^{\circ}C$ to $+70^{\circ}C$

Electrical Characteristics (Negative Logic) (Note 5)

T_A within operating temperature range, $V_{SS} = +5.0V \pm 5\%$, $V_{GG} = V_{LL} = -12V \pm 5\%$, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage Levels					
Logical "1"	$I_L = 1.6$ mA sink			.4	V
Logical "0"	$I_L = 100$ μ A source	2.4			V
Input Voltage Levels					
Logical "1"				$V_{SS} - 4.0$	V
Logical "0"		$V_{SS} - 2.0$			V
Power Supply Current					
I_{SS} (Note 4)	$V_{SS} = 5$, $V_{GG} = -12$, $V_{LL} = -12$, $T_A = 25^{\circ}C$		23	50	mA
Input Leakage	$V_{IN} = V_{SS} - 10V$			1	μ A
Input Capacitance (Note 1)	$f = 1.0$ MHz, $V_{IN} = 0V$		5	15	pF
Output Capacitance (Note 1)	$f = 1.0$ MHz, $V_{IN} = 0V$		4	10	pF
Address Time (Note 2)	$T_A = 25^{\circ}C$, $V_{SS} = 5$	150	700	900	ns
T_{ACCESS}	$V_{GG} = V_{LL} = -12V$				
Output AND Connections (Note 3)				20	

Note 1: Address time is measured from the change of data on any input or Chip Enable line to the output of a TTL gate. (See Timing Diagram.) See curves for guaranteed limit over temperature.





Note 2: Capacitances are measured periodically only.

Note 3: The address time follows the following equation: $T_{ACCESS} = \text{the specified limit} + (N - 1) \times 25$ ns where N = Number of AND connections.

Note 4: Outputs open.

Note 5: All addresses and outputs are in negative true logic with the exception of L_0 , L_1 , and L_2 which are in positive logic.

Performance Characteristics



Timing Diagram/Address Time

