

## MM5240 2560-Bit Static Character Generator

### General Description

The MM5240 2560-bit static read only memory is a P-channel enhancement mode monolithic MOS integrated circuit utilizing a low threshold voltage technology to achieve bipolar compatibility. TRI-STATE® outputs provide wire ORed capability without loading common data lines or reducing system access times. The ROM is organized in a 64 x 8 word by 5-bit memory organization.

The MM5240 may be used as a 512 x 5-bit read only memory for applications other than character generation.


### Features

- Bipolar compatibility
- High speed operation—500 ns max
- ±12 volt power supplies
- Static operation—no clocks required
- Multiple ROM logic application—chip enable output control
- Standard fonts available—off-the-shelf delivery


### Applications

- Character generation
- Random logic synthesis
- Micro-programming
- Table look-up

### Connection Diagram



### Typical Application



**Absolute Maximum Ratings****Operating Conditions**

$V_{GG}$ Supply Voltage	$V_{SS} - 30V$	Operating Temperature	$0^{\circ}C$ to $+70^{\circ}C$
$V_{DD}$ Supply Voltage	$V_{SS} - 15V$		
Input Voltage	$(V_{SS} - 20)V < V_{IN} < (V_{SS} + 0.3)V$		
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$		
Lead Temperature (Soldering, 10 sec)	$300^{\circ}C$		

**Electrical Characteristics** (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage Levels MOS to MOS Logical "1" Logical "0"	$1M\Omega$ to GND	$V_{SS} - 1.0$		$V_{SS} - 9.0$	V
MOS to TTL Logical "1" Logical "0"	$6.8 k\Omega$ to $V_{GG}$ Plus One Standard Series 54/74 Gate	+2.5		+0.4	V
Output Current Capability Logical "0"	$V_{OUT} = V_{SS} - 6.0V$	2.5			mA
Input Voltage Levels Logical "1" Logical "0"		$V_{SS} - 2.0$		$V_{SS} - 8.0$	V
Power Supply Current $I_{DD}$ $I_{GG}$ (Note 2)	$T_A = 25^{\circ}C$ MOS Load		25	55	mA
				1	$\mu A$
Input Leakage	$V_{IN} = V_{SS} - 12V$			1	$\mu A$
Input Capacitance (Note 5) $V_{GG}$ Capacitance (Note 5)	$f = 1.0$ MHz, $V_{IN} = 0V$ $f = 1.0$ MHz, $V_{IN} = 0V$		5 25	8 40	pF
Address Time (Note 3) $T_{ACCESS}$	See Timing Diagram $T_A = 25^{\circ}C$	150	425	500	ns
Output AND Connection (Note 4)	MOS Load TTL Load			4 10	

Note 1: These specifications apply for  $V_{SS} = +12V \pm 5\%$ ,  $V_{GG} = -12V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$  unless otherwise specified.

Note 2: The  $V_{GG}$  supply may be clocked to reduce device power without affecting access time.

Note 3: Address time is measured from the change of data on any input or Chip Enable line to the output of a TTL gate. (See Timing Diagram). See curves for guaranteed limit over temperature.

Note 4: The address time in the TTL load configuration follows the equation:





$T_{ACCESS} = \text{The specified limit} + (N - 1) (50)$  ns

Where N = Number of AND connections.

The number of AND ties in the MOS load configuration can be increased at the expense of MOS "0" level.

Note 5: Guaranteed by design.

## Performance Characteristics



## Timing Diagram/Address Time

