

# HT46RB50 A/D Type USB 8-Bit MCU

## **Technical Document**

- <u>Tools Information</u>
- FAQs
- Application Note

## Features

- Operating voltage: f<sub>SYS</sub>=6MHz: 2.2V~5.5V f<sub>SYS</sub>=12MHz: 2.7V~5.5V
- 38 bidirectional I/O lines (max.)
- 1 interrupt input shared with an I/O line
- One 16-bit programmable timer/event counter with overflow interrupt
- One 8-bit programmable timer/event counter with overflow interrupt and 7 stage prescaler
- Only crystal oscillator (6MHz or 12MHz)
- Watchdog Timer
- 4096×15 program memory
- 192×8 data memory RAM
- HALT function and wake-up feature reduce power consumption
- Up to  $0.33 \mu s$  instruction cycle with 12MHz system clock at  $V_{DD}{=}5V$

- 6-level subroutine nesting 8 channels 10-bit resolution A/D converter
- 2-channel 8-bit PWM output shared with two I/O lines
- SIO (synchronous serial I/O) function
- Supports Interrupt, Control, Bulk transfer
- USB 1.1 full speed function compatible
- 4 endpoints supported (endpoint 0 included)
- Total FIFO size is 88 byte (8, 8, 8, 64 for EP0~EP3)
- Bit manipulation instruction
- 15-bit table read instruction
- 63 powerful instructions
- All instructions in one or two machine cycles
- Low voltage reset function
- 28-pin SOP/SKDIP, 48-pin SSOP package


## **General Description**

This device is an 8-bit high performance RISC architecture microcontroller designed for USB product applications. It is particularly suitable for use in products such as USB and/or SPI touch-panels, USB and/or SPI

touch-pads, PS II joysticks, XBOX joysticks, USB Mice keyboards and joystick. A HALT feature is included to reduce power consumption.



# **Block Diagram**





## **Pin Assignment**

28 🗖 PA4

27 🗖 PA5

26 🏳 PA6

25 🗆 PA7

18 🗖 UDP

17 🗖 UDN

HT46RB50 -28 SOP-A/SKDIP-A

15 PE1/CLK

25 PA7 24 RES 23 VDD/AVDD 22 VSS/AVSS 21 OSC1 20 OSC2 19 V330 42 UDD

PA3 🗆 1 PA2 2

PA1 🗆 3

PA0 4

PD1/PWM1 🗆 5 PD0/PWM0 C6

PB5/AN5 7 PB4/AN4 8 PB3/AN3 9

PB2/AN2 10 PB1/AN1 [11

PB0/AN0 12

PE3/SDO

PE2/SDI 🗆 14

	_			1
PA3	Ч	1	48	DPA4
PA2	d:	2	47	🗆 PA5
PA1	d:	3	46	] PA6
PA0	d,	4	45	🗆 PA7
PD3	d:	5	44	DPD4
PD2	d.	6	43	DPD5
PD1/PWM1	d;	7	42	DPD6
PD0/PWM0	d۱	8	41	DPD7
PB7/AN7	d:	9	40	RES
PB6/AN6	d٠	10	39	_ AVDD
PB5/AN5	ď	11	38	
PB4/AN4	ď	12	37	_ AVSS
PC7	d٠	13	36	⊐ vss
PC6	d٠	14	35	□ OSC1
PC5	d٠	15	34	□ OSC2
PC4	d٠	16	33	DPE4
PB3/AN3	ď	17	32	DPE5
PB2/AN2	d٠	18	31	□ V33O
PB1/AN1	d٠	19	30	UDP
PB0/AN0	d:	20	29	
PE3/SDO	d:	21	28	PC0/INT
PE2/SDI	d:	22	27	PC1/TMR0
PE1/CLK	d:	23	26	PC2/TMR1
PE0/SCS	d:	24	25	🗆 PC3
	_	HT46RB - 48 SSO	~~	I

# **Pin Description**

Pin Name	I/O	Options	Description
PA0~PA7	I/O	Pull-high (bit option) Wake-up (bit option)	Bidirectional 8-bit input/output port. Each bit can be configured as a wake-up input by ROM code option. The input or output mode is controlled by PAC (PA control register, bit option). Pull-high resistor options: PA0~PA7, bit option, wake-up options: PA0~PA7.
PB0/AN0~ PB7/AN7	I/O	Pull-high (bit option)	Bidirectional 8-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options: bit option). The PB can be used as analog input of the analog to digital converter.
PC0/INT PC1/TMR0 PC2/TMR1 PC3~PC7	I/O	Pull-high (nibble option)	Bidirectional I/O lines. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options: nibble option). The PC0, PC1 PC2 are pin-shared with INT, TMR0 or TMR1, respectively.
PD0/PWM0~ PD1/PWM1 PD2~PD7	I/O	Pull-high (nibble option) I/O or PWM	Bidirectional I/O lines. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options: nibble option). The PD0/PD1 are pin-shared with PWM0/PWM1 (dependent on PWM options).
PE0/SCS	I/O	Pull-high (nibble option)	Bidirectional I/O lines. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options: nibble option). The PE0 is pin-shared with SCS. SCS is a chip select pin of the Serial interface, Master mode is output, Slave mode is input.
PE1/CLK	I/O	Pull-high (nibble option)	Bidirectional I/O lines. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options: nibble option). The PE1 is pin-shared with CLK. CLK is a Serial interface serial clock input/output (Initial is input).



Pin Name	I/O	Options	Description
PE2/SDI	I/O	Pull-high (nibble option)	Bidirectional I/O lines. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options: nibble option). The PE2 is pin-shared with SDI. SDI is Serial interface serial input.
PE3/SDO	I/O	Pull-high (nibble option)	Bidirectional I/O lines. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options: nibble option). The PE3 is pin-shared with SDO. SDO is a Serial interface serial output.
PE4~PE5	I/O	Pull-high (nibble option)	Bidirectional I/O lines. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options: nibble option).
RES	Ι		Schmitt trigger reset input, active low
VSS			Negative power supply, ground
AVSS			ADC negative power supply, ground
VDD	_		Positive power supply
AVDD	_		ADC positive power supply, AVDD should be externally connected to VDD.
OSC1 OSC2	 0		OSC1 and OSC2 are connected to a 6MHz or 12MHz Crystal/resonator (de- termined by software instructions) for the internal system clock.
V33O	0		3.3V regulator output.
UDP	I/O		UDP is USBD+ line USB function is controlled by software control register.
UDN	I/O		UDN is USBD- line USB function is controlled by software control register.

## Absolute Maximum Ratings

Supply Voltage	$\dots$ V <sub>SS</sub> –0.3V to V <sub>SS</sub> +6.0V
Input Voltage	$V_{SS}$ –0.3V to V <sub>DD</sub> +0.3V
I <sub>OL</sub> Total	150mA
Total Power Dissipation	500mW

Storage Temperature	–50°C to 125°C
Operating Temperature	–40°C to 85°C
I <sub>OH</sub> Total	–100mA

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

## **D.C. Characteristics**

Ta=25°C

Cumbel.	Demonster		Test Conditions	Min	<b>T</b>	Maria	11 14	
Symbol	Parameter	$V_{\text{DD}}$	Conditions	Min.	Тур.	Max.	Unit	
V			f <sub>SYS</sub> =6MHz	2.2		5.5	V	
V <sub>DD</sub>	Operating Voltage		f <sub>SYS</sub> =12MHz	2.7		5.5	V	
I <sub>DD1</sub>	Operating Current (6MHz Crystal)	5V	No load, f <sub>SYS</sub> =6MHz	_	6.5	12	mA	
1			No load, f <sub>SYS</sub> =12MHz	_	3.6	10	mA	
I <sub>DD2</sub>	Operating Current (12MHz Crystal)	5V	No load, ISYS- IZIVII IZ		7.5	16	mA	
1	Otomolou Ourrout (MDT Enchlad)	3V	No load, system HALT,	_		5	μA	
I <sub>STB1</sub>	Standby Current (WDT Enabled)	5V	USB suspended	_		10	μA	
		3V	No load, system HALT,	_		1	μA	
I <sub>STB2</sub>	Standby Current (WDT Disabled)		USB suspended	_	_	2	μA	



Complete L	Demension		Test Conditions	Min	<b>T</b>	Max	11	
Symbol	Symbol Parameter		Conditions	Min.	Тур.	Max.	Unit	
I <sub>STB3</sub>	Standby Current (WDT Disabled)		No load, system HALT, USB transceiver and 3.3V regulator On	_	150	200	μΑ	
V <sub>IL1</sub>	Input Low Voltage for I/O Ports	_		0	_	$0.3V_{DD}$	V	
V <sub>IH1</sub>	Input High Voltage for I/O Ports	_		$0.7V_{DD}$	_	V <sub>DD</sub>	V	
V <sub>IL2</sub>	Input Low Voltage (RES)		_	0	_	$0.4V_{DD}$	V	
V <sub>IH2</sub>	Input High Voltage (RES)		_	0.9V <sub>DD</sub>	_	V <sub>DD</sub>	V	
1			V -0 1V	4	8		mA	
I <sub>OL</sub>	I/O Port Sink Current	5V	V <sub>OL</sub> =0.1V <sub>DD</sub>	10	20		mA	
1	I/O Port Source Current	3V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-2	-4		mA	
I <sub>OH</sub>	I/O Port Source Current	5V	VOH-0.9VDD	-5	-10		mA	
D	Dull bish Desistance	3V		20	60	100	kΩ	
R <sub>PH</sub>	Pull-high Resistance			10	30	50	kΩ	
V <sub>LVR</sub>	Low Voltage Reset Voltage		Option 3.0V	2.7	3	3.3	V	
V <sub>V33O</sub>	3.3V Regulator Output		I <sub>V33O</sub> =-5mA	3	3.3	3.6	V	
E <sub>AD</sub>	A/D Conversion Error	_		_	±0.5	±1	LSB	

# A.C. Characteristics

Ta=25°C

Cumb al	Demonster		Test Conditions	Min	<b>T</b>	Maria	Unit	
Symbol	Parameter	$V_{\text{DD}}$	Conditions	Min.	Тур.	Max.	Unit	
f	System Clask		2.2V~5.5V	400		6000	kHz	
f <sub>SYS</sub>	System Clock		3.3V~5.5V	400		12000	kHz	
f			2.2V~5.5V	0	_	6000	kHz	
TIMER	TIMER Timer I/P Frequency (TMR0/TMR1)		3.3V~5.5V	0		12000	kHz	
+				45	90	180	μs	
t <sub>WDTOSC</sub>	Watchdog Oscillator Period	5V		32	65	130	μs	
t <sub>RES</sub>	External Reset Low Pulse Width			1	_		μs	
t <sub>SST</sub>	System Start-up Timer Period		Wake-up from HALT	_	1024		*t <sub>SYS</sub>	
t <sub>INT</sub>	Interrupt Pulse Width			1	_		μs	
t <sub>AD</sub>	A/D Clock Period			1	_		μs	
t <sub>ADC</sub>	A/D Conversion Time			_	76	_	t <sub>AD</sub>	
t <sub>ADCS</sub>	A/D Sampling Time			_	32	_	t <sub>AD</sub>	

Note: \*t<sub>SYS</sub>=1/f<sub>SYS</sub>



## **Functional Description**

#### **Execution Flow**

The system clock is derived from a crystal. It is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles. Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. The pipelining scheme makes it possible for each instruction to be effectively executed in a cycle. If an instruction changes the value of the program counter, two cycles are required to complete the instruction.


#### Program Counter – PC

The program counter (PC) is 12 bits wide and it controls the sequence in which the instructions stored in the program ROM are executed. The contents of the PC can specify a maximum of 4096 addresses. After accessing a program memory word to fetch an instruction code, the value of the PC is incremented by 1. The PC then points to the memory word containing the next instruction code. When executing a jump instruction, conditional skip execution, loading a PCL register, a subroutine call, an initial reset, an internal interrupt, an external interrupt, or returning from a subroutine, the PC manages the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get a proper instruction, otherwise proceed to the next instruction.

The lower byte of the PC (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination is within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.



Mode		Program Counter												
Mode	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0		
Initial Reset	0	0	0	0	0	0	0	0	0	0	0	0		
External Interrupt	0	0	0	0	0	0	0	0	0	1	0	0		
Timer/Event Counter 0 Overflow	0	0	0	0	0	0	0	0	1	0	0	0		
Timer/Event Counter 1 Overflow	0	0	0	0	0	0	0	0	1	1	0	0		
USB Interrupt	0	0	0	0	0	0	0	1	0	0	0	0		
A/D Converter Interrupt	0	0	0	0	0	0	0	1	0	1	0	0		
Serial Interface Interrupt	0	0	0	0	0	0	0	1	1	0	0	0		
Skip					Pro	gram (	Counte	r+2						
Loading PCL	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0		
Jump, Call Branch	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0		
Return from Subroutine	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0		

#### **Program Counter**

Note: \*11~\*0: Program counter bits #11~#0: Instruction code bits S11~S0: Stack register bits @7~@0: PCL bits



#### **Program Memory – EPROM**

The program memory (EPROM) is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into  $4096 \times 15$  bits which are addressed by the Program Counter and table pointer.

Certain locations in the ROM are reserved for special usage:

Location 000H


Location 000H is reserved for program initialization. After a chip reset, the program always begins execution at this location.

Location 004H

Location 004H is reserved for the external interrupt service program. If the  $\overline{\text{INT}}$  input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 004H.

Location 008H

Location 008H is reserved for the Timer/Event Counter 0 interrupt service program. If a timer interrupt results from a Timer/Event Counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.



Program Memory

#### • Location 00CH

Location 00CH is reserved for the Timer/Event Counter 1 interrupt service program. If a timer interrupt results from a Timer/Event Counter 1 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.

Location 010H

Location 010H is reserved for the USB interrupt service program. If the USB interrupt is activated, the interrupt is enabled and the stack is not full, the program begins execution at location 010H.

Location 014H

Location 014H is reserved for the A/D converter interrupt service program. If an A/D converter interrupt results from an end of A/D conversion, and the stack is not full, the program begins execution at location 014H.

Location 018H

Location 018H is reserved when 8 bits data have been received or transmitted successfully from serial interface, and the related interrupts are enabled, and the stack is not full, the program begins execution at location 018H.

Table location

Any location in the ROM can be used as a look-up table. The instructions "TABRDC [m]" (the current page, page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the contents of the higher-order byte to TBLH (Table Higher-order byte register) (08H). Only the destination of the lower-order byte in the table is well-defined; the other bits of the table word are all transferred to the lower portion of TBLH. The TBLH is read only, and the table pointer (TBLP) is a read/write register (07H), indicating the table location. Before accessing the table, the location should be placed in TBLP. All the table related instructions require 2 cycles to complete the operation. These areas may function as a normal ROM depending upon users requirements.

#### Stack Register – STACK

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 6 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable.

la cóm cólica	Table Location											
Instruction	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

#### Table Location

Note: \*11~\*0: Table location bits @7~@0: Table pointer bits P11~P8: Current program counter bits



At a subroutine call or an interrupt acknowledgment, the contents of the program counter are pushed onto the stack. At the end of the subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledgment will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt is serviced. This feature prevents stack overflow, allowing the programmer to use the structure more easily. If the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 6 return addresses are stored).

#### Data Memory - RAM

The data memory (RAM) is designed with 238×8 bits, and is divided into two functional groups, namely; special function registers (46×8 bits) and general purpose data memory (192×8 bits) most of which are readable/writeable, although some are read only.

The remaining space before 40H is reserved for future expanded usage and reading these locations will get "00H". The general purpose data memory, addressed from 40H to FFH, is used for data and control information under instruction commands.

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer registers (MP0;01H/MP1;03H).

#### Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] accesses the RAM pointed to by MP0 (01H) and MP1 (03H) respectively. Reading location 00H or 02H indirectly returns the result 00H. While, writing into it, indirectly leads to no operation. The function of data movement between two indirect addressing registers is not supported. The memory pointer registers, MP0 and MP1, are both 8-bit registers used to access the RAM by combining corresponding indirect addressing registers.

#### Accumulator – ACC

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the RAM and capable of operating with immediate data. The data movement between two data memory locations must pass through the accumulator.

00H Indirect Addressing Register 0 01H MP0 Indirect Addressing Register 1 02H MP1 03H 04H 05H ACC 06H PCL 07H TBLP 08H TBLH 09H 0AH STATUS 0BH INTC0 0CH 0DH TMR0 0EH TMR0C 0FH TMR1H 10H TMR1L 11H TMR1C 12H PA 13H PAC 14H PΒ 15H PBC 16H PC 17H PCC 18H PD 19H PDC 1AH PE 1BH PEC 1CH 1DH Special Purpose Data Memory 1EH INTC1 1FH 20H USC 21H USR 22H UCC 23H AWR 24H STALL 25H SIES 26H MISC 27H SETIO 28H FIFO0 29H FIFO1 2AH FIFO2 2BH FIFO3 2CH 2DH 2EH 2FH 30H ADRL 31H ADRH 32H ADCR 33H ACSR 34H PWM0 35H PWM1 36H 37H 38H SBCR 39H SBDR 3AH 3ĖH 40F General Purpose : Unused Data Memory (192 Bytes) Read as "00" FÉH

**RAM Mapping** 



#### Arithmetic and Logic Unit - ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ, etc.)

The ALU not only saves the results of a data operation but also changes the status register.

#### Status Register – STATUS

The status register (0AH) is 8 bits wide and contains, a carry flag (C), an auxiliary carry flag (AC), a zero flag (Z), an overflow flag (OV), a power down flag (PDF), and a Watchdog time-out flag (TO). It also records the status information and controls the operation sequence. Except for the TO and PDF flags, bits in the status register can be altered by instructions similar to other registers. Data written into the status register does not alter the TO or PDF flags. Operations related to the status register, however, may yield different results from those intended. The TO and PDF flags can only be changed by a Watchdog Timer overflow, chip power-up, or clearing the Watchdog Timer and executing the "HALT" instruction.

The Z, OV, AC, and C flags reflect the status of the latest operations. On entering the interrupt sequence or executing a subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status is important, and if the subroutine is likely to corrupt the status register, the programmer should take precautions and save it properly.

#### Interrupts

This device provides external interrupts ( $\overline{INT}$  pin interrupt, A/D Converter interrupt, Serial Interface interrupt) and internal timer/event counter interrupts. The Interrupt Control Register0 (INTC0;0BH) and interrupt control register1 (INTC1:1EH) both contain the interrupt control bits that are used to set the enable/disable status and interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC0 or INTC1 may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts can are triggered by a falling edge transition of  $\overline{\text{INT}}$ ), and the related interrupt request flag (EIF; bit4 of the INTC0) is set as well. After the interrupt is enabled, the stack is not full, and the external interrupt is active ( $\overline{\text{INT}}$  pin), a subroutine call at location 04H occurs. The interrupt flag (EIF) and EMI bits are all cleared to disable other maskable interrupts.

Bit No.	Label	Function
0	С	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation, otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction, otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logic operation is zero, otherwise Z is cleared.
3	OV	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa, otherwise OV is cleared.
4	PDF	PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	то	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
6~7		Unused bit, read as "0"

#### Status (0AH) Register

The internal Timer/Event Counter 0 interrupt is initialized by setting the Timer/Event Counter 0 interrupt request flag (bit 5 of the INTCO), caused by a Timer 0 overflow. When the interrupt is enabled, the stack is not full and the TOF bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (TOF) will be reset and the EMI bit cleared to disable further interrupts.

The internal Timer/Event Counter 1 interrupt is initialized by setting the Timer/Event Counter 1 interrupt request flag (bit 6 of the INTCO), caused by a Timer 1 overflow. When the interrupt is enabled, the stack is not full and the T1F is set, a subroutine call to location 0CH will occur. The related interrupt request flag (T1F) will be reset and the EMI bit cleared to disable further interrupts.

USB interrupts are triggered by the following USB events and the related interrupt request flag (USBF; bit 4 of the INTC1) will be set.

- The access of the corresponding USB FIFO from PC
- The USB suspend signal from the PC
- The USB resume signal from the PC
- USB Reset signal

When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 10H will occur. The interrupt request flag (USBF) and EMI bits will be cleared to disable other interrupts. When PC Host access the FIFO of the HT46RB50, the corresponding request bit of USR is set, and a USB interrupt is triggered. So user can easily determine which FIFO is accessed. When the interrupt has been served, the corresponding bit should be cleared by firmware. When the HT46RB50 receives a USB Suspend signal from the Host PC, the suspend line (bit0 of the USC) of the HT46RB50 is set and a USB interrupt is also triggered.

Also when the HT46RB50 receives a Resume signal from the Host PC, the resume line (bit3 of the ) of the HT46RB50 is set and a USB interrupt is triggered.

Whenever a USB reset signal is detected, a USB interrupt is triggered.

The A/D converter interrupt is controlled by setting the A/D interrupt control bit (EADI; bit 1 of the INTC1). When the interrupt is enabled, the stack is not full and the A/D conversion is finished, a subroutine call to location 14H will occur. The related interrupt request flag ADF (bit5 of the INTC1) will be reset and the EMI bit cleared to disable further interrupts.

The serial interface interrupt is indicated by the interrupt flag (SIF; bit 6 of the INTC1), that is caused by a reception or a complete transmission of an 8-bit data between the HT46RB50 and an external device. The serial interface interrupt is controlled by setting the Serial interface interrupt control bit (ESII; bit 2 of the INTC1). After the

Bit No.	Label	Function
0	EMI	Controls the master (global) interrupt (1= enable; 0= disable)
1	EEI	Controls the external interrupt (1= enable; 0= disable)
2	ET0I	Controls the Timer/Event Counter 0 interrupt (1= enable; 0= disable)
3	ET1I	Controls the Timer/Event Counter 1 interrupt (1= enable; 0= disable)
4	EIF	External interrupt request flag (1= active; 0= inactive)
5	TOF	Internal Timer/Event Counter 0 request flag (1= active; 0= inactive)
6	T1F	Internal Timer/Event Counter 1 request flag (1= active; 0= inactive)
7		Unused bit, read as "0"

#### INTC0 (0BH) Register

Bit No.	Label	Function	
0	EUI	Control the USB interrupt (1= enable; 0= disable)	
1	EADI	Control the A/D converter interrupt (1= enable; 0=disable)	
2	ESII	ntrol Serial interface interrupt (1= enable; 0= disable)	
3, 7	_	Unused bit, read as "0"	
4	USBF USB interrupt request flag (1= active; 0= inactive)		
5	ADF	A/D converter request flag (1= active; 0= inactive)	
6	SIF	Serial interface interrupt request flag (1= active; 0= inactive)	

### INTC1 (1EH) Register

interrupt is enabled (by setting SBEN; bit 4 of the SBCR), and the stack is not full and the SIF is set, a sub-routine call to location 18H occurs.

During the execution of an interrupt subroutine, other interrupt acknowledge signals are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

Interrupt Source	Priority	Vector
External Interrupt	1	04H
Timer/Event Counter 0 Overflow	2	08H
Timer/Event Counter 1 Overflow	3	0CH
USB Interrupt	4	10H
A/D Converter Interrupt	5	14H
Serial Interface Interrupt	6	18H

It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

#### **Oscillator Configuration**

There is an oscillator circuit in the microcontroller.



System Oscillator

This oscillator is designed for system clocks. The HALT mode stops the system oscillator and ignores an external signal to conserve power.

A crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator. No other external components are required. Instead of a crystal, a resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required. The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters a power down mode and the system clock is stopped, but the WDT oscillator still works. The WDT oscillator can be disabled by ROM code option to conserve power.

#### Watchdog Timer - WDT


The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator) or instruction clock (system clock divided by 4) determined by options. This timer is designed to prevent a software malfunction or sequence jumping to an unknown location with unpredictable results. The watchdog timer can be disabled by options. If the watchdog timer is disabled, all executions related to the WDT results in no operation.

Once an internal WDT oscillator (RC oscillator with a period of  $65\mu$ s, normally at 5V) is selected, it is divided by  $2^{12}$ ~ $2^{15}$  (by option to get the WDT time-out period). The WDT time-out minimum period is 300ms~600ms. This time-out period may vary with temperature, VDD and process variations. By selection from the WDT option, longer time-out periods can be realized. If the WDT time-out is selected as  $2^{15}$ , the maximum time-out period is divided by  $2^{15}$ ~ $2^{16}$  which about 2.3s~4.7s.

If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operates in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic. If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

The WDT overflow under normal operation will initialize a "chip reset" and set the status bit TO. Whereas in the HALT mode, the overflow will initialize a "warm reset" and only the Program Counter and SP are reset to zero. To clear the contents of WDT, three methods are adopted; external reset (a low level to RES), software instructions, or a HALT instruction. The software instructions include "CLR WDT" and the other set "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the option -"CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLRWDT times equal one), any execution of the "CLR WDT" instruction will clear the WDT. In case "CLR WDT1" and "CLR WDT2" are chosen (i.e. "CLRWDT" times equal two), these two instructions must be executed to clear the WDT, otherwise, the WDT may reset the chip due to time-out.





#### Watchdog Timer

#### **Power Down Operation – HALT**

The HALT mode is initialized by the "HALT" instruction and results in the following:

- The system oscillator is turned off but the WDT oscillator keeps running (if the WDT oscillator or the real time clock is selected).
- The contents of the on-chip RAM and registers remain unchanged.
- The WDT will be cleared and start recounting (if the WDT clock source is from the WDT oscillator or the real time clock).
- All of the I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.

The system can quit the HALT mode in many ways, by an external reset, an interrupt, an external falling edge signal on Port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". After examining the TO and PDF flags, the cause for a chip reset can be determined. The PDF flag is cleared by a system power-up or by executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. On the other hand, the TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the Program Counter and SP; and leaves the others in their original status.

The Port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in Port A can be independently selected to wake-up the device by option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it awakens from an interrupt, two sequences may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. But if the interrupt is enabled and the stack is not full, a regular interrupt response takes place. When an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. If a wake-up event occurs, it takes  $1024 f_{SYS}$  (system clock period) to resume normal operation. In other words, a dummy period is inserted after wake-up. If the wake-up results from an interrupt acknowledge, the actual interrupt subroutine execution is delayed by more than one cycle. However, if the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.

#### Reset

There are three ways in which a reset may occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation


The WDT time-out during HALT differs from other chip reset conditions, for it can perform a "warm reset" that resets only the Program Counter and SP, leaving the other circuits in their original state. Some registers remain unaffected during any other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. Examining the PDF and TO flags, the program can distinguish between different "chip resets".

то	PDF	RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES wake-up at HALT
1	u	WDT time-out during normal operation
1	1	WDT wake-up at HALT


#### Note: "u" stands for "unchanged"

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system awakes from the HALT state or during power up.






Note: "\*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.



Reset Configuration



HT46RB50

**Reset Timing Chart** 

Awaking from the HALT state or system power up, an SST delay is added. An extra SST delay is added during power up period, and any wake-up from HALT may enable only the SST delay. The functional unit chip reset status are shown below.

Program Counter	000H
Interrupt	Disable
Prescaler, Divider	Cleared
WDT	Clear. After master reset, WDT begins counting
Timer/event Counter	Off
Input/output Ports	Input mode
Stack Pointer	Points to the top of the stack

Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*	USB Reset (Normal)	USB Reset (HALT)
TMR0	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน	XXXX XXXX	XXXX XXXX
TMR0C	00-0 1000	00-0 1000	00-0 1000	00-0 1000	uu-u uuuu	00-0 1000	00-0 1000
TMR1H	XXXX XXXX	XXXX XXXX	xxxx xxxx	xxxx xxxx	นนนน นนนน	xxxx xxxx	xxxx xxxx
TMR1L	XXXX XXXX	XXXX XXXX	xxxx xxxx	XXXX XXXX	นนนน นนนน	XXXX XXXX	XXXX XXXX
TMR1C	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u	00-0 1	00-0 1
Program Counter	000H	000H	000H	000H	000H	000H	000H
MP0	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
MP1	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
ACC	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLP	xxxx xxxx	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLH	-xxxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu	uu uuuu	01 uuuu
INTC0	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu	-000 0000	-000 0000
INTC1	-000 -000	-000 -000	-000 -000	-000 -000	-uuu -uuu	-000 -000	-000 -000
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111

The registers states are summarized in the following table.



Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*	USB Reset (Normal)	USB Reset (HALT)
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
РВ	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
PBC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
PC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
PCC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
PD	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
PDC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
PE	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
PEC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	1111 1111	1111 1111
AWR	0000 0000	นนนน นนนน	0000 0000	0000 0000	นนนน นนนน	0000 0000	0000 0000
STALL	1110	uuuu	1110	1110	uuuu	1110	1110
MISC	0xx000	uxxuuu	0xx000	0xx000	uxxuuu	000000	000000
SETIO	1110	uuuu	1110	1110	uuuu	1110	1110
FIFO0	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	0000 0000	0000 0000
FIFO1	xxxx xxxx	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	0000 0000	0000 0000
FIFO2	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	0000 0000	0000 0000
FIFO3	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน	0000 0000	0000 0000
USC	1-00 0000	u-uu uuuu	1-00 0000	1-00 0000	u-uu uuuu	u-00 0100	u-00 0100
USR	00 0000	uu uuuu	00 0000	00 0000	uu uuuu	00 0000	00 0000
UCC	-000 0000	-uuu uuuu	-000 0000	-000 0000	-uuu uuuu	-uu0 u000	-uu0 u000
SIES	0100 0000	นนนน นนนน	0100 0000	0100 0000	นนนน นนนน	0100 0000	0100 0000
ADRL	xx	XX	XX	xx	uu	xx	xx
ADRH	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน	XXXX XXXX	XXXX XXXX
ADCR	0100 0000	0100 0000	0100 0000	0100 0000	uuuu uuuu	0100 0000	0100 0000
ACSR	100	100	100	100	uuu	100	100
PWM0	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน	uuuu uuuu	นนนน นนนน
PWM1	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน
SBCR	0110 0000	0110 0000	0110 0000	0110 0000	นนนน นนนน	uuuu uuuu	นนนน นนนน
SBDR	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน

Note: "\*" stands for warm reset

"u" stands for unchanged

"x" stands for unknown




#### **Timer/Event Counter**

Two Timer/Event Counters (TMR0, TMR1) are implemented in the microcontroller. The Timer/Event Counter 0 contains a 8-bit programmable count-up counter and the clock may come from an external source or an internal clock source. An internal clock source comes from  $f_{SYS}$ . The Timer/Event Counter 1 contains a 16-bit programmable count-up counter and the clock may come from an external source or an internal clock source. An internal clock source comes from  $f_{SYS}/4$ . The external clock input allows the user to count external events, measure time intervals or pulse widths, or generate an accurate time base.

There are five registers related to the Timer/Event Counter 0; TMR0 (0DH), TMR0C (0EH) and the Timer/Event Counter 1; TMR1H (0FH), TMR1L (10H), TMR1C (11H). For 16bits timer to Write data to TMR1L will only put the written data to an internal lower-order byte buffer (8-bit) and writing TMR1H will transfer the specified data and the contents of the lower-order byte buffer to TMR1H and TMR1L registers. The Timer/Event Counter 1 preload register is changed by each writing TMR1H operations. Reading TMR1H will latch the contents of TMR1H and TMR1L counters to the destination and the lower-order byte buffer, respectively. Reading the TMR1L will read the contents of the lower-order byte buffer. The TMR0C (TMR1C) is the Timer/Event Counter 0 (1) control register, which defines the operating mode, counting enable or disable and an active edge.

The T0M0, T0M1 (TMR0C) and T1M0, T1M1 (TMR1C) bits define the operation mode. The event count mode is used to count external events, which means that the clock source is from an external (TMR0, TMR1) pin. The timer mode functions as a normal timer with the clock source coming from the internal selected clock source. Finally, the pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR0, TMR1), and the counting is based on the internal selected clock source.

In the event count or timer mode, the timer/event counter starts counting at the current contents in the timer/event counter and ends at FFFFH (for 16 bits timer is FFFFH, bit 8 bits timer will be FFH). Once an overflow occurs, the counter is reloaded from the timer/event counter preload register, and generates an interrupt request flag (T0F; bit 5 of the INTC0, T1F; bit 6 of the INTC0).





In the pulse width measurement mode with the values of the T0ON/T1ON and T0E/T1E bits equal to 1, after the TMR0 (TMR1) has received a transient from low to high (or high to low if the T0E/T1E bit is "0"), it will start counting until the TMR0 (TMR1) returns to the original level and resets the T0ON/T1ON. The measured result remains in the timer/event counter even if the activated transient occurs again. In other words, only 1-cycle measurement can be made until the T0ON/T1ON is set. The cycle measurement will re-function as long as it receives further transient pulse. In this operation mode, the timer/event counter begins counting not according to the logic level but to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter register and issues an interrupt request, as in the other two modes, i.e., event and timer modes.

To enable the counting operation, the Timer ON bit (T0ON: bit 4 of the TMR0C; T10N: bit 4 of the TMR1C) should be set to 1. In the pulse width measurement mode, the T0ON/T1ON is automatically cleared after the measurement cycle is completed. But in the other two modes, the T0ON/T1ON can only be reset by instructions. The overflow of the Timer/Event Counter 0/1 is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ET0I or ET1I disables the related interrupt service.

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register also reloads that data to the timer/event counter. But if the timer/event counter is turned on, data written to the timer/event counter is kept only in the timer/event counter preload register. The timer/event counter still continues its operation until an overflow occurs.

When the timer/event counter (reading TMR0/TMR1) is read, the clock is blocked to avoid errors, as this may results in a counting error. Blocking of the clock should be taken into account by the programmer. It is strongly recommended to load a desired value into the TMR0/TMR1 register first, before turning on the related timer/event counter, for proper operation since the initial value of TMR0/TMR1 is unknown. Due to the timer/event scheme, the programmer should pay special attention on the instruction to enable then disable the timer for the first time, whenever there is a need to use the timer/event function, to avoid unpredictable result. After this procedure, the timer/event function can be operated normally.

The bit0~bit2 of the TMR0C can be used to define the pre-scaling stages of the internal clock sources of timer/event counter. The definitions are as shown. The timer prescaler is also used as the PWM counter.

Bit No.	Label	Function	
0 1 2	T0PSC0 T0PSC1 T0PSC2	$ \begin{array}{c} 1 & 011: f_{INT} = f_{SYS}/8 \\ 2 & 100: f_{INT} = f_{SYS}/16 \\ 101: f_{INT} = f_{SYS}/32 \\ 110: f_{INT} = f_{SYS}/64 \\ 111: f_{INT} = f_{SYS}/128 \end{array} $	
3	T0E	Defines the TMR active edge of the timer/ event counter (0=active on low to high; 1=active on high to low)	
4	T0ON	Enable/disable timer counting (0=disable; 1=enable)	
5	_	Unused bit, read as "0"	
6 7	Т0М0 Т0М1	Defines the operating mode, T0M1, T0M0: 01=Event count mode (external clock) 10=Timer mode (internal clock)	

TMR0C (0EH) Register



Bit No.	Label	Function	
0~2, 5	—	nused bit, read as "0"	
3	T1E	ines the TMR active edge of the timer/ event counter active on low to high; 1=active on high to low)	
4	T1ON	nable/disable timer counting (0=disable; 1=enable)	
6 7	T1M0 T1M1	Defines the operating mode, T1M1, T1M0: D1=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode D0=Unused	

#### TMR1C (11H) Register


#### Input/Output Ports

There are 38 bidirectional input/output lines in the microcontroller, labeled from PA to PE, which are mapped to the data memory of [12H], [14H], [16H], [18H] and [1A] respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H, 16H, 18H or 1A). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC, PDC, PEC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor structures can be reconfigured dynamically under software control. To function as an input, the corresponding latch of the control register must write a "1". The input source also depends on the control register. If the control register bit is "1" the input will read the pad state. If the control register bit is "0" the contents of the latches will move to the internal bus. The latter is possible in the "Read-modifywrite" instruction. For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H, 17H, 19H and 1BH.

After a chip reset, these input/output lines remain at high levels or floating state (depending on the pull-high options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H, 16H, 18H or 1AH ) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.



Input/Output Ports



Each line of Port A has the capability of waking-up the device.

It is recommended that unused or not bonded out I/O lines should be set as output pins by software instruction to avoid consuming power under input floating state.


#### Pulse Width Modulator – PWM

The microcontroller provides 2 channels (6+2)/(7+1)(depending on options) bits PWM output shared with PD0/PD1. The data register of the PWM channels are denoted as PWM0 (34H) and PWM1 (35H). The frequency source of the PWM counter comes from f<sub>SYS</sub>. There are four 8-bit PWM registers. The waveforms of the PWM outputs are as shown. Once the PD0/PD1 are selected as the PWM outputs and the output function of PD0/PD1 are enabled (PDC.0/PDC.1="0"), writing a "1" to PD0/PD1 data register will enable the PWM output function and writing a "0" will force the PD0/PD1 to remain at "0". A (6+2) bits mode PWM cycle is divided into four modulation cycles (modulation cycle 0~modulation cycle 3). Each modulation cycle has 64 PWM input clock period. In a (6+2) bit PWM function, the contents of the PWM register is divided into two groups. Group 1 of the PWM register is denoted by DC which is the value of PWM.7~PWM.2.


Group 2 is denoted by AC which is the value of  $\mathsf{PWM.1}{\sim}\mathsf{PWM.0}.$ 

In a (6+2) bits mode PWM cycle, the duty cycle of each modulation cycle is shown in the table.

Parameter	AC (0~3)	Duty Cycle
Modulation cycle i	i <ac< td=""><td>DC+1 64</td></ac<>	DC+1 64
(i=0~3)	i≥AC	DC 64









A (7+1) bits mode PWM cycle is divided into two modulation cycles (modulation cycle 0~modulation cycle 1). Each modulation cycle has 128 PWM input clock period.

In a (7+1) bits PWM function, the contents of the PWM register is divided into two groups. Group 1 of the PWM register is denoted by DC which is the value of PWM.7~PWM.1.

Group 2 is denoted by AC which is the value of PWM.0.

In a (7+1) bits mode PWM cycle, the duty cycle of each modulation cycle is shown in the table.

Parameter	AC (0~1)	Duty Cycle
Modulation cycle i	i <ac< td=""><td>DC+1 128</td></ac<>	DC+1 128
(i=0~1)	i≥AC	DC 128

The modulation frequency, cycle frequency and cycle duty of the PWM output signal are summarized in the following table.

	PWM Cycle PWM Cycle Frequency Duty	
$f_{SYS}$ /64 for (6+2) bits mode $f_{SYS}$ /128 for (7+1) bits mode	f <sub>SYS</sub> /256	[PWM]/256

#### A/D Converter

This microcontroller has 8 channels and 10-bit resolution A/D (9-bit accuracy) converter. The reference voltage is VDD. The A/D converter contains 4 special registers which are; ADRL (30H), ADRH (31H), ADCR (32H) and ACSR (33H). The ADRH and ADRL are A/D result register higher-order byte and lower-order byte and are read-only. After the A/D conversion is completed, the ADRH and ADRL should be read to get the conversion result data. The ADCR is an A/D converter control register, which defines the A/D channel number, analog channel select, start A/D conversion control bit and end of A/D conversion flag. If users want to start an A/D conversion, first, define PB configuration, select the converted analog channel, and give START bit a raising edge and falling edge  $(0 \rightarrow 1 \rightarrow 0)$ . At the end of A/D conversion, the EOCB bit is cleared and an A/D converter interrupt occurs (if the A/D converter interrupt is enabled). The ACSR is A/D clock setting register, which is used to select the A/D clock source.

The A/D converter control register is used to control the A/D converter. The bit2~bit0 of the ADCR are used to select an analog input channel. There's a total of eight channels to select. The bit5~bit3 of the ADCR are used to set PB configurations. PB can be an analog input or as digital I/O line determined by these 3 bits. Once a PB line is selected as an analog input, the I/O functions and pull-high resistor of this I/O line are disabled and the A/D converter circuit is powered on. The EOCB bit (bit6 of the ADCR) is end of A/D conversion flag. Check this bit to know when A/D conversion is completed. The START

bit of the ADCR is used to begin the conversion of the A/D converter. Giving START bit a rising edge and falling edge means that the A/D conversion has started. In order to ensure that A/D conversion is completed, the START bit should remain at "0" until the EOCB is cleared to "0" (end of A/D conversion).

Bit 7 of the ACSR register is used for test purposes only and must not be used for other purposes by the application program. Bit1 and bit0 of the ACSR register are used to select the A/D clock source.

When the A/D conversion has completed, the A/D interrupt request flag will be set. The EOCB bit is set to "1" when the START bit is set from "0" to "1".

Important Note for A/D initialisation:

Special care must be taken to initialise the A/D converter each time the Port B A/D channel selection bits are modified, otherwise the EOCB flag may be in an undefined condition. An A/D initialisation is implemented by setting the START bit high and then clearing it to zero within 10 instruction cycles of the Port B channel selection bits being modified. Note that if the Port B channel selection bits are all cleared to zero then an A/D initialisation is not required.

Bit No.	Label	Function
0 1	ADCS0 ADCS1	Selects the A/D converter clock source 00= system clock/2 01= system clock/8 10= system clock/32 11= Undefined
2~6		Unused bit, read as ″0″
7	TEST	For test mode used only

#### ACSR (33H) Register

Bit No.	Label	Function
0 1 2	ACS0 ACS1 ACS2	Defines the analog channel select
3 4 5	PCR0 PCR1 PCR2	Defines the Port B configuration se- lect. If PCR0, PCR1 and PCR2 are all zero, the ADC circuit is powered off to reduce power consumption
6	EOCB	Indicates end of A/D conversion. (0= end of A/D conversion) Each time bits 3~5 change state the A/D should be initialised by issuing a START signal, otherwise the EOCB flag may have an undefined condi- tion. See "Important note for A/D in- itialisation".
7	START	Starts the A/D conversion. $0\rightarrow 1\rightarrow 0$ = Start $0\rightarrow 1$ = Reset A/D converter and set EOCB to "1".

ADCR (32H) Register



ACS2	ACS1	ACS0	Analog Channel
0	0	0	AN0
0	0	1	AN1
0	1	0	AN2
0	1	1	AN3
1	0	0	AN4
1	0	1	AN5
1	1	0	AN6
1	1	1	AN7

**Analog Input Channel Selection** 


When the A/D conversion is completed, the A/D interrupt request flag is set. The EOCB bit is set to "1" when the START bit is set from "0" to "1".

Register	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADRL	D1	D0				—	—	—
ADRH	D9	D8	D7	D6	D5	D4	D3	D2

Note: D0~D9 is A/D conversion result data bit LSB~MSB.

PCR2	PCR1	PCR0	7	6	5	4	3	2	1	0
0	0	0	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
0	0	1	PB7	PB6	PB5	PB4	PB3	PB2	PB1	AN0
0	1	0	PB7	PB6	PB5	PB4	PB3	PB2	AN1	AN0
0	1	1	PB7	PB6	PB5	PB4	PB3	AN2	AN1	AN0
1	0	0	PB7	PB6	PB5	PB4	AN3	AN2	AN1	AN0
1	0	1	PB7	PB6	PB5	AN4	AN3	AN2	AN1	AN0
1	1	0	PB7	PB6	AN5	AN4	AN3	AN2	AN1	AN0
1	1	1	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0

## Port B Configuration



## A/D Conversion Timing



The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the EOCB bit in the ADCR register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

## Example: using EOCB Polling Method to detect end of conversion

clr	EADI	; disable ADC interrupt
mov	a,00000001B	
mov	ACSR,a	; setup the ACSR register to select f <sub>SYS</sub> /8 as the A/D clock
mov	a,00100000B	; setup ADCR register to configure Port PB0~PB3 as A/D inputs
mov	ADCR,a	; and select AN0 to be connected to the A/D converter
	:	
		; As the Port B channel bits have changed the following START
	•	; signal (0-1-0) must be issued within 10 instruction cycles
01-1		
Start_conv		
clr	START	
set	START	; reset A/D
clr	START	; start A/D
Polling_EC	DC:	
sz	EOCB	; poll the ADCR register EOCB bit to detect end of A/D conversion
jmp	polling_EOC	; continue polling
• •		; read conversion result high byte value from the ADRH register
mov	a,ADRH	
mov	adrh_buffer,a	; save result to user defined memory
mov	a,ADRL	; read conversion result low byte value from the ADRL register
mov	adrl_buffer,a	; save result to user defined memory
	:	
	:	
jmp	Start conversion	; start next A/D conversion
		detect end of conversion
	EADI	; disable ADC interrupt
clr		, disable ADC interrupt
mov	a,00000001B	
mov	ACSR,a	; setup the ACSR register to select f <sub>SYS</sub> /8 as the A/D clock
mov	a,00100000B	; setup ADCR register to configure Port PB0~PB3 as A/D inputs
mov	ADCR,a	; and select AN0 to be connected to the A/D converter
	:	
	:	; As the Port B channel bits have changed the following START
	:	; As the Port B channel bits have changed the following START ; signal (0-1-0) must be issued within 10 instruction cycles
	:	; As the Port B channel bits have changed the following START ; signal (0-1-0) must be issued within 10 instruction cycles
Start conv	: ersion:	
Start_conv		
clr	START	; signal (0-1-0) must be issued within 10 instruction cycles
clr set	START START	; signal (0-1-0) must be issued within 10 instruction cycles ; reset A/D
clr set clr	START START START	; signal (0-1-0) must be issued within 10 instruction cycles ; reset A/D ; start A/D
clr set	START START	; signal (0-1-0) must be issued within 10 instruction cycles ; reset A/D ; start A/D ; clear ADC interrupt request flag
clr set clr	START START START	; signal (0-1-0) must be issued within 10 instruction cycles ; reset A/D ; start A/D
clr set clr clr	START START START ADF	; signal (0-1-0) must be issued within 10 instruction cycles ; reset A/D ; start A/D ; clear ADC interrupt request flag
clr set clr clr set	START START START ADF EADI	; signal (0-1-0) must be issued within 10 instruction cycles ; reset A/D ; start A/D ; clear ADC interrupt request flag ; enable ADC interrupt
clr set clr clr set	START START START ADF EADI	; signal (0-1-0) must be issued within 10 instruction cycles ; reset A/D ; start A/D ; clear ADC interrupt request flag ; enable ADC interrupt
clr set clr clr set	START START START ADF EADI	; signal (0-1-0) must be issued within 10 instruction cycles ; reset A/D ; start A/D ; clear ADC interrupt request flag ; enable ADC interrupt
clr set clr clr set set	START START ADF EADI EMI :	; signal (0-1-0) must be issued within 10 instruction cycles ; reset A/D ; start A/D ; clear ADC interrupt request flag ; enable ADC interrupt
cIr set cIr cIr set set ; ADC inter	START START START ADF EADI	; signal (0-1-0) must be issued within 10 instruction cycles ; reset A/D ; start A/D ; clear ADC interrupt request flag ; enable ADC interrupt
cIr set cIr cIr set set ; ADC inter ADC_ISR:	START START START ADF EADI EMI : : : : :	; signal (0-1-0) must be issued within 10 instruction cycles ; reset A/D ; start A/D ; clear ADC interrupt request flag ; enable ADC interrupt ; enable global interrupt
cIr set cIr cIr set set ; ADC inter ADC_ISR: mov	START START ADF EADI EMI : : : : : : : : : : : : : : : : : : :	; signal (0-1-0) must be issued within 10 instruction cycles ; reset A/D ; start A/D ; clear ADC interrupt request flag ; enable ADC interrupt
cIr set cIr cIr set set ; ADC inter ADC_ISR: mov mov	START START START ADF EADI EMI : : : : : : : : : : : : : : : : : : :	; signal (0-1-0) must be issued within 10 instruction cycles ; reset A/D ; start A/D ; clear ADC interrupt request flag ; enable ADC interrupt ; enable global interrupt ; save ACC to user defined memory
cIr set cIr cIr set set ; ADC inter ADC_ISR: mov	START START ADF EADI EMI : : : : : : : : : : : : : : : : : : :	; signal (0-1-0) must be issued within 10 instruction cycles ; reset A/D ; start A/D ; clear ADC interrupt request flag ; enable ADC interrupt ; enable global interrupt
cIr set cIr cIr set set ; ADC inter ADC_ISR: mov mov	START START START ADF EADI EMI : : : : : : : : : : : : : : : : : : :	; signal (0-1-0) must be issued within 10 instruction cycles ; reset A/D ; start A/D ; clear ADC interrupt request flag ; enable ADC interrupt ; enable global interrupt ; save ACC to user defined memory
cIr set cIr cIr set set ; ADC inter ADC_ISR: mov mov	START START START ADF EADI EMI : : : : : : : : : : : : : : : : : : :	; signal (0-1-0) must be issued within 10 instruction cycles ; reset A/D ; start A/D ; clear ADC interrupt request flag ; enable ADC interrupt ; enable global interrupt ; save ACC to user defined memory
cIr set cIr cIr set set ; ADC inter ADC_ISR: mov mov	START START START ADF EADI EMI : : : : : : : : : : : : : : : : : : :	; signal (0-1-0) must be issued within 10 instruction cycles ; reset A/D ; start A/D ; clear ADC interrupt request flag ; enable ADC interrupt ; enable global interrupt ; save ACC to user defined memory ; save STATUS to user defined memory
cIr set cIr cIr set set ; ADC inter ADC_ISR: mov mov mov	START START START ADF EADI EMI : : : : : : : : : : : : : : : : : : :	<ul> <li>; signal (0-1-0) must be issued within 10 instruction cycles</li> <li>; reset A/D</li> <li>; start A/D</li> <li>; clear ADC interrupt request flag</li> <li>; enable ADC interrupt</li> <li>; enable global interrupt</li> <li>; save ACC to user defined memory</li> <li>; save STATUS to user defined memory</li> <li>; read conversion result high byte value from the ADRH register</li> </ul>
cIr set cIr set set ; ADC inter ADC_ISR: mov mov mov	START START START ADF EADI EMI : : : : : : : : : : : : : : : : : : :	<ul> <li>; signal (0-1-0) must be issued within 10 instruction cycles</li> <li>; reset A/D</li> <li>; start A/D</li> <li>; clear ADC interrupt request flag</li> <li>; enable ADC interrupt</li> <li>; enable global interrupt</li> <li>; save ACC to user defined memory</li> <li>; save STATUS to user defined memory</li> <li>; read conversion result high byte value from the ADRH register</li> <li>; save result to user defined register</li> </ul>
cIr set cIr set set ; ADC inter ADC_ISR: mov mov mov mov	START START START ADF EADI EMI : : : : : : : : : : : : : : : : : : :	<ul> <li>; signal (0-1-0) must be issued within 10 instruction cycles</li> <li>; reset A/D</li> <li>; start A/D</li> <li>; clear ADC interrupt request flag</li> <li>; enable ADC interrupt</li> <li>; enable global interrupt</li> <li>; save ACC to user defined memory</li> <li>; save STATUS to user defined memory</li> <li>; read conversion result high byte value from the ADRH register</li> <li>; save result to user defined register</li> <li>; read conversion result low byte value from the ADRL register</li> </ul>
cIr set cIr set set set ; ADC inter ADC_ISR: mov mov mov mov mov	START START START ADF EADI EMI : : : : : : : : : : : : : : : : : : :	<ul> <li>; signal (0-1-0) must be issued within 10 instruction cycles</li> <li>; reset A/D</li> <li>; start A/D</li> <li>; clear ADC interrupt request flag</li> <li>; enable ADC interrupt</li> <li>; enable global interrupt</li> <li>; save ACC to user defined memory</li> <li>; save STATUS to user defined memory</li> <li>; read conversion result high byte value from the ADRH register</li> <li>; save result to user defined register</li> </ul>
cIr set cIr set set set ; ADC inter ADC_ISR: mov mov mov mov mov mov cIr	START START START ADF EADI EMI : : : : : : : : : : : : : : : : : : :	<ul> <li>; signal (0-1-0) must be issued within 10 instruction cycles</li> <li>; reset A/D</li> <li>; start A/D</li> <li>; clear ADC interrupt request flag</li> <li>; enable ADC interrupt</li> <li>; enable global interrupt</li> <li>; enable global interrupt</li> <li>; save ACC to user defined memory</li> <li>; save STATUS to user defined memory</li> <li>; read conversion result high byte value from the ADRH register</li> <li>; save result to user defined register</li> <li>; read conversion result low byte value from the ADRL register</li> <li>; save result to user defined register</li> </ul>
cIr set cIr set set set ; ADC inter ADC_ISR: mov mov mov mov mov mov cIr set	START START START ADF EADI EMI : : : : : : : : : : : : :	<ul> <li>; signal (0-1-0) must be issued within 10 instruction cycles</li> <li>; reset A/D</li> <li>; start A/D</li> <li>; clear ADC interrupt request flag</li> <li>; enable ADC interrupt</li> <li>; enable global interrupt</li> <li>; enable global interrupt</li> <li>; save ACC to user defined memory</li> <li>; save STATUS to user defined memory</li> <li>; read conversion result high byte value from the ADRH register</li> <li>; save result to user defined register</li> <li>; read conversion result low byte value from the ADRL register</li> <li>; save result to user defined register</li> <li>; read conversion result low byte value from the ADRL register</li> <li>; save result to user defined register</li> </ul>
cIr set cIr set set set ; ADC inter ADC_ISR: mov mov mov mov mov mov cIr	START START START ADF EADI EMI : : : : : : : : : : : : : : : : : : :	<ul> <li>; signal (0-1-0) must be issued within 10 instruction cycles</li> <li>; reset A/D</li> <li>; start A/D</li> <li>; clear ADC interrupt request flag</li> <li>; enable ADC interrupt</li> <li>; enable global interrupt</li> <li>; enable global interrupt</li> <li>; save ACC to user defined memory</li> <li>; save STATUS to user defined memory</li> <li>; read conversion result high byte value from the ADRH register</li> <li>; save result to user defined register</li> <li>; read conversion result low byte value from the ADRL register</li> <li>; save result to user defined register</li> </ul>
cIr set cIr set set set ; ADC inter ADC_ISR: mov mov mov mov mov mov cIr set	START START START ADF EADI EMI : : : : : : : : : : : : :	<ul> <li>; signal (0-1-0) must be issued within 10 instruction cycles</li> <li>; reset A/D</li> <li>; start A/D</li> <li>; clear ADC interrupt request flag</li> <li>; enable ADC interrupt</li> <li>; enable global interrupt</li> <li>; enable global interrupt</li> <li>; save ACC to user defined memory</li> <li>; save STATUS to user defined memory</li> <li>; read conversion result high byte value from the ADRH register</li> <li>; save result to user defined register</li> <li>; read conversion result low byte value from the ADRL register</li> <li>; save result to user defined register</li> <li>; read conversion result low byte value from the ADRL register</li> <li>; save result to user defined register</li> </ul>
cIr set cIr set set set ; ADC inter ADC_ISR: mov mov mov mov mov mov cIr set	START START START ADF EADI EMI : : : : : : : : : : : : :	<ul> <li>; signal (0-1-0) must be issued within 10 instruction cycles</li> <li>; reset A/D</li> <li>; start A/D</li> <li>; clear ADC interrupt request flag</li> <li>; enable ADC interrupt</li> <li>; enable global interrupt</li> <li>; enable global interrupt</li> <li>; save ACC to user defined memory</li> <li>; save STATUS to user defined memory</li> <li>; read conversion result high byte value from the ADRH register</li> <li>; save result to user defined register</li> <li>; read conversion result low byte value from the ADRL register</li> <li>; save result to user defined register</li> <li>; read conversion result low byte value from the ADRL register</li> <li>; save result to user defined register</li> </ul>



EXIT\_INT\_ISR:

mov	a,status_stack
mov	STATUS,a
mov	a,acc_stack
reti	

; restore STATUS from user defined memory

; restore ACC from user defined memory


#### Low Voltage Reset – LVR

The microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range  $0.9V \sim V_{LVR}$ , such as changing a battery, the LVR will automatically reset the device internally.


The LVR includes the following specifications:

- The low voltage range  $(0.9V \sim V_{LVR})$  has to be maintained for over 1ms, otherwise, the LVR will ignore it and do not perform a reset function.
- The LVR uses the "OR" function with the external RES signal to perform a chip reset.





Note: V<sub>OPR</sub> is the voltage range for proper chip operation at 4MHz system clock.



## Low Voltage Reset

Note: \*1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before resuming normal operation.


\*2: Low voltage state has to be maintained in its original state for over 1ms, then after 1ms delay, the device enters the reset mode.



#### Serial Interface

Serial interface function has four basic signals included. They are SDI (serial data input), SDO (serial data output), SCK (serial clock) and SCS (slave select pin).

Note: SCS can be named SCS in the design note.



Note: "U" means unchanged.

Two registers (SBCR and SBDR) unique to serial interface provide control, status, and data storage.

• SBCR: Serial bus control register

Bit7 (CKS) clock source selection:  $f_{\text{SIO}}\text{=}f_{\text{SYS}}/4,$  select as 0

Bit6 (M1), Bit5 (M0) master/slave mode and baud rate selection

 $\begin{array}{l} \text{M1, M0: 00} \rightarrow \text{MASTER MODE, BAUD RATE= } f_{\text{SIO}} \\ \text{01} \rightarrow \text{MASTER MODE, BAUD RATE= } f_{\text{SIO}} / 4 \\ \text{10} \rightarrow \text{MASTER MODE, BAUD RATE= } f_{\text{SIO}} / 16 \end{array}$ 

- $\rm 11 \rightarrow SLAVE \; MODE$
- Bit4 (SBEN)  $\rightarrow$  serial bus enable/disable (1/0)
  - + Enable: (SCS dependent on CSEN bit)

Disable  $\rightarrow$  enable: SCK, SDI, SDO,  $\overline{SCS}$ = 0 (SCKB= "0") and waiting for writing data to SBDR (TXRX buffer)

Master mode: write data to SBDR (TXRX buffer) start transmission/reception automatically

Master mode: when data has been transferred, set TRF

Slave mode: when an SCK (and  $\overline{SCS}$  dependent on CSEN) is received, data in TXRX buffer is shifted-out and data on SDI is shifted-in.

 Disable: SCK (SCK), SDI, SDO, SCS floating Bit3 (MLS) → MSB or LSB (1/0) shift first control bit Bit2 (CSEN) → serial bus selection signal enable/disable (SCS), when CSEN=0, SCSB is floating.

Bit1 (WCOL)  $\rightarrow$  this bit is set to 1 if data is written to SBDR (TXRX buffer) when data is transferred,

writing will be ignored if data is written to SBDR (TXRX buffer) when data is transferred.

Bit0 (TRF)  $\rightarrow$  data transferred or data received used to generate an interrupt.

Note: data receiving is still working when the MCU enters HALT mode.

• SBDR: Serial bus data register

Data written to SBDR  $\rightarrow$  write data to TXRX buffer only

Data read from SBDR  $\rightarrow$  read from SBDR only

Operating Mode description:

Master transmitter: clock sending and data I/O started by writing SBDR

Master clock sending started by writing SBDR Slave transmitter: data I/O started by clock received Slave receiver: data I/O started by clock received



Clock polarity= rising (CLK) or falling (CLK): 1 or 0 (mask option)

Modes		Operations
	1.	Select CKS and select M1, M0 = 00,01,10
	2.	Select CSEN, MLS (the same as the slave)
Master	3.	Set SBEN
	4.	Writing data to SBDR $\rightarrow$ data is stored in TXRX buffer $\rightarrow$ output CLK (and $\overline{SCS}$ ) signals $\rightarrow$ go to step 5 $\rightarrow$ (SIO internal operation $\rightarrow$ data stored in TXRX buffer, and SDI data is shifted into TXRX buffer $\rightarrow$ data transferred, data in TXRX buffer is latched into SBDR)
	5.	Check WCOL; WCOL= 1 $\rightarrow$ clear WCOL and go to step 4; WCOL= 0 $\rightarrow$ go to step 6
	6.	Check TRF or waiting for SBI (serial bus interrupt)
	7.	Read data from SBDR
	8.	Clear TRF
	9.	Go to step 4
	1.	CKS don't care and select M1, M0= 11
	2.	Select CSEN, MLS (the same as the master)
	3.	Set SBEN
Slave	4.	Writing data to SBDR $\rightarrow$ data is stored in TXRX buffer $\rightarrow$ waiting for master clock signal (and $\overline{SCS}$ ): CLK $\rightarrow$ go to step 5 $\rightarrow$ (SIO internal operations $\rightarrow$ CLK ( $\overline{SCS}$ ) received $\rightarrow$ output data in TXRX buffer and SDI data is shifted into TXRX buffer $\rightarrow$ data transferred, data in TXRX buffer is latched into SBDR)
	5.	Check WCOL; WCOL= 1 $\rightarrow$ clear WCOL, go to step 4; WCOL= 0 $\rightarrow$ go to step 6
	6.	Check TRF or wait for SBI (serial bus interrupt)
	7.	Read data from SBDR
	8.	Clear TRF
	9.	Go to step 4

#### Operation of Serial Interface

WCOL: master/slave mode, set while writing to SBDR when data is transferring (transmitting or receiving) and this writing will then be ignored. WCOL function can be enabled/disabled by mask option. WCOL is set by SIO and cleared by users.

Data transmission and reception are still working when the MCU enters the HALT mode.

CPOL is used to select the clock polarity of CLK. It is a mask option.

MLS: MSB or LSB first selection


CSEN: chip select function enable/disable, CSEN=1 →  $\overline{\text{SCS}}$  signal function is active. Master should output  $\overline{\text{SCS}}$  signal before CLK signal is set and slave data transferring should be disabled (or enabled) before (after)  $\overline{\text{SCS}}$  signal is received. CSEN= 0,  $\overline{\text{SCS}}$  signal is not needed,

SCS pin (master and slave) should be floating. CSEN has 2 options: CSEN mask option is used to enable/disable software CSEN function. If CSEN mask option is disabled, the software CSEN is always disabled. If CSEN mask option is enabled, software CSEN function can be used.

 $\begin{array}{l} \text{SBEN= 1} \rightarrow \text{serial bus standby; } \overline{\text{SCS}} \ (\text{CSEN= 1}) = 1; \\ \overline{\text{SCS}} = \text{floating} \ (\text{CSEN= 0}); \ \text{SDI= floating; } \text{SDO= 1; master CLK= output 1/0 (dependent on CPOL mask option), } \\ \text{slave CLK= floating} \end{array}$ 

SBEN= 0  $\rightarrow$  serial bus disabled;  $\overline{\text{SCS}}\text{=}$  SDI= SDO= CLK= floating

TRF is set by SIO and cleared by users. When data transfer (transmission and reception) is completed, TRF is set to generate SBI (serial bus interrupt).



SBEN : enable/disable serial bus (0: initialize all status flags)

1. When SBEN= 0, all status flags should be initialized

2. When SBEN= 0, all SIO related function pins should stay at floating state TRF 1: data transmitted or received, 0: data is transmitting or still not received CPOL 1/0 : clock polarity rising/falling edge : mask option



#### Suspend Wake-Up or Remote Wake-Up


If there is no signal on the signal bus for over 3ms, the HT46RB50 will go into suspend mode. The Suspend line (bit 0 of the USC) will be set to 1 and a USB interrupt is triggered to indicate that the HT46RB50 should jump to suspend state to meet the  $500\mu$ A USB suspend current spec.

In order to meet the  $500\mu$ A suspend current, the firmware should disable the USB clock by clearing the USBCKEN (bit3 of the UCC) to "0". The suspend current is about  $400\mu$ A.


The user can also further decrease the suspend current to  $250\mu$ A by setting the SUSP2 (bit4 of the UCC). But if the SUSP2 is set, user should make sure not to enable the LVR OPT option, otherwise, the HT46RB50 will be reset.

When the resume signal is sent out by the host, the HT46RB50 will wake-up the by USB interrupt and the Resume line (bit 3 of the USC) is set. In order to make the HT46RB50 work properly, the firmware must set the USBCKEN (bit 3 of the UCC) to 1 and clear the SUSP2 (bit4 of the UCC). Since the Resume signal will be cleared before the Idle signal is sent out by the host and the Suspend line (bit 0 of the USC) is going to "0". So when the MCU is detecting the Suspend line (bit0 of USC), the Resume line should be remembered and taken into consideration.

After finishing the resume signal, the suspend line will go inactive and a USB interrupt is triggered. The following is the timing diagram:



The device with remote wake-up function can wake-up the USB Host by sending a wake-up pulse through RMWK (bit 1 of the USC). Once the USB Host receive the wake-up signal from the HT46RB50, it will send a



Resume signal to the device. The timing is as follow:

#### **USB** Interface

The HT46RB50 has 4 Endpoints (EP0~EP3). EP0~EP2 are support Interrupt transfer, EP3 is support Bulk transfer.

There are 12 registers, including USC (20H), USR (21H), UCC (22H), AWR (address+remote wake-up 23H), STALL (24H), SIES (25H), MISC (26H), SETIO (27H), FIFO0 (28H), FIFO1 (29H), FIFO2 (2AH) and FIFO3 (2BH) used for the USB function.

The FIFO size of each FIFO is 8 byte (FIFO0), 8 byte (FIFO1), 8 byte (FIFO2) and 64 byte (FIFO3), and total of 88 bytes.

URD (bit7 of the USC) is USB reset signal control function definition bit.



Bit No.	Label	R/W	Function
0	SUSP	R	Read only, USB suspend indication. When this bit is set to "1" (set by SIE), it indi- cates that the USB bus enters the suspend mode. The USB interrupt is also trig- gered on any changes of this bit.
1	RMWK	R/W	USB remote wake-up command. It is set by the MCU to force the USB host leaving the suspend mode. Set RMWK bit to "1" to enable remote wake-up. When this bit is set to "1", a $2\mu$ s delay for clearing this bit to "0" is needed to insure that the RMWK command is accepted by the SIE.
2	URST	R/W	USB reset indication. This bit is set/cleared by USB SIE. When the URST is set to "1", this indicates that a USB reset has occurred and a USB interrupt will be initial- ized.
3	RESUME	R	USB resume indication. When the USB leaves the suspend mode, this bit is set to "1" (set by SIE). This bit will appear for 20ms, waiting for the MCU to detect it. When the RESUME is set by SIE, an interrupt will be generated to wake-up the MCU. In order to detect the suspend state, MCU should set the USBCKEN and SUSP2 (in the SCC register) to enable the SIE detect function. The RESUME will be cleared while the SUSP is set to "0". When MCU detects the SUSP, the RE-SUME (which causes MCU to wake-up) should be remembered and token into consideration.
4	V33C	R/W	0/1: Turn-off/on V33O output
5	PLL	R/W	0:Turn-on the PLL (default mode); 1: turn-of the PLL
6	_		Undefined bit, read as "0"
7	URD	R/W	USB reset signal control function definition 1: USB reset signal will reset the MCU 0: USB reset signal cannot reset the MCU

## USC (20H) Definitions

The USR (USB endpoint interrupt status register) register is used to indicate which endpoint is accessed and then selects A/D converter operation modes. The endpoint request flags (EP0IF, EP1IF, EP2IF and EP3IF) are used to indicate which endpoints are accessed. If an endpoint is accessed, the related endpoint request flag will be set to "1" and the USB interrupt will occur (if the USB interrupt is enabled and the stack is not full). When the active endpoint request flag is served, the endpoint request flag has to be cleared to "0".

Bit No.	Label	R/W	Function
0	EP0IF	R/W	When this bit is set to "1" (set by SIE), it indicates that the endpoint 0 is accessed and a USB interrupt will occur. When the interrupt has been served, this bit should be cleared by firmware.
1	EP1IF	R/W	When this bit is set to "1" (set by SIE), it indicates that the endpoint 1 is accessed and a USB interrupt will occur. When the interrupt has been served, this bit should be cleared by firmware.
2	EP2IF	R/W	When this bit is set to "1" (set by SIE), it indicates that the endpoint 2 is accessed and a USB interrupt will occur. When the interrupt has been served, this bit should be cleared by firmware.
3	EP3IF	R/W	When this bit is set to "1" (set by SIE), it indicates that the endpoint 3 is accessed and a USB interrupt will occur. When the interrupt has been served, this bit should be cleared by firmware.
4~7			Undefined bit, read as "0"

## USR (21H) Definitions



There is a system clock control register implemented to select the clock used in the MCU. This register consists of USB clock control bit (USBCKEN), second suspend mode control bit (SUSP2) and system clock selection (SYSCLK)

The following table defines which endpoir	t FIFO is selected, EPS2, EPS1 and EPS0.
The following table defines which chapon	

Bit No.	Label	R/W	Function
0~2	EPS0~EPS2	R/W	Accessing endpoint FIFO selection. EPS2, EPS1, EPS0: 000: Select endpoint 0 FIFO 001: Select endpoint 1 FIFO 010: Select endpoint 2 FIFO 011: Select endpoint 3 FIFO 100: Reserved for future expansion, cannot be used 101: Reserved for future expansion, cannot be used 110: Reserved for future expansion, cannot be used 111: Reserved for future expansion, cannot be used
3	USBCKEN	R/W	USB clock control bit. When this bit is set to "1", it indicates that the USB clock is enabled. Otherwise, the USB clock is turned-off.
4	SUSP2	R/W	This bit is used to reduce power consumption in suspend mode. In normal mode, clear this bit to 0 (default) In HALT mode, set this bit to 1 to reduce power consumption.
5	f <sub>SYS</sub> (24MHz)	R/W	This bit is used to define the MCU system clock to come from either the exter- nal OSC or from PLL output 24MHz clock. 0: system clock comes from OSC 1: system clock comes from PLL output 24MHz
6	SYSCLK	R/W	This bit is used to specify the system clock oscillator frequency used by the MCU. If a 6MHz crystal oscillator or resonator is used, this bit should be set to "1". If a 12MHz crystal oscillator or resonator is used. this bit should be cleared to "0" (default).
7	_		Undefined, read as "0"

#### UCC (22H) Definitions

The AWR register contains the current address and the remote wake-up function control bit. The initial value of the AWR is "00H". The address value extracted from the USB command is not to be loaded into this register until the SETUP stage is finished.

Bit I	No.	Label	R/W	Function		
0	)	WKEN	R/W	Remote wake-up enable/disable		
7~	·1	AD6~AD0	R/W	USB device address		

#### AWR (23H) Definitions

The STALL register shows whether the corresponding endpoint works properly or not. As soon as the endpoint works improperly, the related bit in the STALL has to be set to "1". The STALL will be cleared by the USB reset signal.

Bit No.	Label	R/W	Function
3~0	STL3~STL0	R/W	Set by users when the related USB endpoints are stalled. They are cleared by USB reset and Setup Token event
7~4			Undefined bit, read as "0"

## STALL (24H) Definitions



Bit No.	Label	R/W	Function
0	ASET	R/W	This bit is used to configure the SIE to automatically change the device address with the value stored in the AWR register. When this bit is set to "1" by firmware, the SIE will update the device address with the value stored in the AWR register after the PC host has successfully read the data from the device by IN operation. Otherwise, when this bit is cleared to "0", the SIE will update the device address immediately after an address is written to the AWR register. So, in order to work properly, firmware has to clear this bit after the next valid SETUP token is received.
1	ERR	R/W	This bit is used to indicate there are some errors occurred during the FIFO0 is accessed. This bit is set by SIE and should be cleared by firmware.
2	OUT	R/W	This bit is used to indicate there are OUT token (except for the OUT zero length token) that have been received. The firmware clears this bit after the OUT data has been read. Also, this bit will be cleared by SIE after the next valid SETUP token is received.
3	IN	R	This bit is used to indicate that the current USB receiving signal from the PC host is IN token. (1=IN token; 0=Non IN token)
4	NAK	R	This bit is used to indicate that the SIE has transmitted a NAK signal to the host in response to the PC host IN or OUT token. (1=NAK signal; 0=Non NAK signal)
5	CRCF	R/W	Error condition failure flag include CRC, PID, no integrate token error, CRCF will be set by hardware and the CRCF need to be cleared by firmware.
6	EOT	R	Token Package active flag, low active.
7	NMI	R/W	NAK token interrupt mask flag. If this bit is set, when the device sent a NAK token to the host, interrupt will not occur. Otherwise, when this bit is cleared, and the device sent a NAK token to the host, it will enter the interrupt sub-routine.

## SIES (25H) Definitions

MISC register combines a command and status to control the desired endpoint FIFO action and to show the status of the desired endpoint FIFO. The MISC will be cleared by USB reset signal.

Bit No.	Label	R/W	Function
0	REQUEST	R/W	After selecting the desired endpoint, FIFO can be requested by setting this bit as high active. Afterwards, this bit must be set low.
1	тх	R/W	This indicates the direction and transition end which the MCU accesses. When set as logic 1, the MCU writes data to FIFO. Afterwards, this bit must be set to logic 0 before terminating request to indicate transition end. For reading action, this bit must be set to logic 0 to indicate that the MCU wants to read and must be set to logic 1 afterwards.
2	CLEAR	R/W	This indicates an MCU clear requested FIFO, even if the FIFO is not ready. After clearing the FIFO, USB interface will send force_tx_err to tell Host that data under-run if Host want to read data.
3~4		R/W	Reserved bit
5	SETCMD	R/W	To show that the data in FIFO is setup command. This bit will last this state until next one entering the FIFO. (1=SETCMD token; 0=Non SETCMD token)
6	READY	R	To tell that the desired FIFO is ready to work. (1=Ready to work; 0=Non ready to work)
7	LEN0	R/W	To tell that host sent a 0-sized packet to MCU. This bit must be cleared by read action to corresponding FIFO. (1=Host sent a 0-sized packet)

## MISC (26H) Definitions




There are some timing constrains and usages illustrated here. By setting the MISC register, MCU can perform reading, writing and clearing actions. There are some examples shown in the following table for endpoint FIFO reading, writing and clearing.

Actions	MISC Setting Flow and Status
Read FIFO0 sequence	00H $\rightarrow$ 01H $\rightarrow$ delay 2µs, check 41H $\rightarrow$ read* from FIFO0 register and check not ready (01H) $\rightarrow$ 03H $\rightarrow$ 02H
Write FIFO0 sequence	02H $\rightarrow$ 03H $\rightarrow$ delay 2µs, check 43H $\rightarrow$ write* to FIFO0 register and check not ready (03H) $\rightarrow$ 01H $\rightarrow$ 00H
Check whether FIFO0 can be read or not	00H $\rightarrow$ 01H $\rightarrow$ delay 2µs, check 41H (ready) or 01H (not ready) $\rightarrow$ 00H
Check whether FIFO0 can be written or not	02H $\rightarrow$ 03H $\rightarrow$ delay 2µs, check 43H (ready) or 03H (not ready) $\rightarrow$ 02H
Read 0-sized packet sequence form FIFO0	00H $\rightarrow$ 01H $\rightarrow$ delay 2µs, check 81H $\rightarrow$ read once (01H) $\rightarrow$ 03H $\rightarrow$ 02H
Write 0-sized packet sequence to FIFO0	02H $\rightarrow$ 03H $\rightarrow$ delay 2µs, check 03H $\rightarrow$ 07H $\rightarrow$ 06H $\rightarrow$ 00H

#### **Read or Write FIFO Table**

Note: \*: There are  $2\mu s$  existing between 2 reading action or between 2 writing action



Bit No.	Label	R/W	Function
0	DATATG*	R/W	To toggle this bit, all the DATA token will send a DATA0 first.
1	SETIO1**	R/W	Set endpoint 1 input or output pile (1/0), default input pipe (1)
2	SETIO2**	R/W	Set endpoint 2 input or output pile (1/0), default input pipe (1)
3	SETIO3**	R/W	Set endpoint 3 input or output pile (1/0), default input pipe (1)
4~7		_	Undefined bit, read as "0"

#### SETIO Register (27H), USB Endpoint 1~Endpoint5 Set IN/OUT Pipe Register

Note: \*USB definition: when the host sends a "set Configuration", the Data pipe should send the DATA0 (Data toggle) first. So, when the device receives a "set configuration" setup command, user needs to toggle this bit so the next data will send a Data0 first.

\*\*Needs to set the data pipe as an input pile or output pile. The purpose of this function is to avoid the host from abnormally sending only an IN or OUT token and disables the endpoint.

#### Options

The following table shows all kinds of options in the microcontroller. All of the OTP options must be defined to ensure a proper functioning system.


No.	Option
1	PA0~PA7 pull-high resistor enable or disable (by bit)
2	PB0~PB7 pull down resistor enable or disable (by bit)
3	PC0~PC7 pull-high resistor enable or disable (by nibble)
4	PD0~PD7 pull-high resistor enable or disable (by nibble)
5	PE0~PE5 pull-high resistor enable or disable (by nibble)
6	LVR enable or disable



No.	Option
7	PWM selection: (7+1) or (6+2) mode PD0: level output or PWM0 output PD1: level output or PWM1 output
8	SIO (Serial Interface) enable/disable (if SIO is enabled then PE0~PE3 I/O port will be disabled)
9	SIO_ CPOL: Clock polarity 1/0: clock polarity rising or falling edge
10	SIO_WCOL: Enable/disable
11	SIO_CSEN: Enable/disable, CSEN mask option is used to enable/disable (1/0) software CSEN function
12	WDT enable/disable
13	WDT clock source: f <sub>SYS</sub> /4 or WDTOSC
14	WDT timeout period: $2^{12}/f_S \sim 2^{13}/f_S$ , $2^{13}/f_S \sim 2^{14}/f_S$ , $2^{14}/f_S \sim 2^{15}/f_S$ , $2^{15}/f_S \sim 2^{16}/f_S$
15	"CLRWDT" instruction (s): 1 or 2
16	PA0~PA7 wake-up enable/disable (by bit)
17*	EP1~EP3 Data pipe enable: EP1, EP2, EP3 enable/disable. (Default is enable)

Note: \*: The purpose of this option is to enable the endpoint that will be used, and disable the endpoint that will not be used.

# **Application Circuits**



Note: The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES to high.

X1 can use 6MHz or 12MHz, X1 as close to OSC1 and OSC2 as possible

Components with "\*" are used for EMC issue

22pF capacitance are used for resonator only



# Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic			
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry Decimal adjust ACC for addition with result in data memory	$ \begin{array}{c} 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1^{(1)}\\ 1^{(1)} \end{array} $	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	$ \begin{array}{c} 1 \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1 \\ 1 \\ 1^{(1)} \\ 1 \\ 1 \\ 1^{(1)} \\ 1 \end{array} $	Z Z Z Z Z Z Z Z Z Z Z
Increment & D	Decrement		
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 <sup>(1)</sup> 1 1 <sup>(1)</sup>	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \end{array} $	None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 <sup>(1)</sup> 1	None None None
Bit Operation		. (1)	
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	$1^{(1)}$ $1^{(1)}$	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 <sup>(2)</sup>	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 <sup>(2)</sup>	None
SZ [m].i	Skip if bit i of data memory is zero	1 <sup>(2)</sup>	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 <sup>(2)</sup>	None
SIZ [m]	Skip if increment data memory is zero	1 <sup>(3)</sup>	None
SDZ [m]	Skip if decrement data memory is zero	1 <sup>(3)</sup>	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 <sup>(2)</sup>	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 <sup>(2)</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 <sup>(1)</sup>	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 <sup>(1)</sup>	None
Miscellaneou	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 <sup>(1)</sup>	None
SET [m]	Set data memory	1 <sup>(1)</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PDF <sup>(4)</sup>
CLR WDT2	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PDF <sup>(4)</sup>
SWAP [m]	Swap nibbles of data memory	1 <sup>(1)</sup>	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

 $\checkmark$ : Flag is affected

-: Flag is not affected

- <sup>(1)</sup>: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
- <sup>(2)</sup>: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.  $^{\rm (3)}$   $^{\rm (1)}$  and  $^{\rm (2)}$
- <sup>(4)</sup>: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



# Instruction Definition

ADC A,[m]	Add data	memory a	and carry to	o the accu	mulator			
Description	The conte	Add data memory and carry to the accumulator The contents of the specified data memory, accumulator and the carry flag are added multaneously, leaving the result in the accumulator.						
Operation	$ACC \leftarrow A$	CC+[m]+0	C					
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
		_	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
ADCM A,[m]	Add the a	occumulate	or and carr	y to data r	nemory			
Description			specified ong the resu					
Operation	$[m] \leftarrow AC$	C+[m]+C						
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
		_	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
ADD A,[m]	Add data	memory t	o the accu	mulator				
Description		ents of the the accum	specified on ulator.	data mem	ory and the	e accum		
Operation	$ACC \leftarrow A$	CC+[m]						
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
	_		$\checkmark$	$\checkmark$	V	$\checkmark$		
ADD A,x	Add imme	ediate data	a to the acc	cumulator				
Description	The conte accumula		accumulat	or and the	specified	data are		
Operation	$ACC \leftarrow A$	CC+x						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
				$\checkmark$	$\checkmark$	$\checkmark$		
ADDM A,[m]	Add the a	ocumulate	or to the da	ita memor	У			
Description		ents of the the data n	specified onemory.	data mem	ory and the	e accum		
Operation	[m] ← AC	C+[m]						
Affected flag(s)								
/ meeted mag(e)								
/	то	PDF	OV	Z	AC	С		



AND A,[m]	Logical AND ac	ccumulator with	n data mer	nory	
Description	Data in the accueration. The res		-		nory perfo
Operation	$ACC \leftarrow ACC$ "A	AND" [m]			
Affected flag(s)					
	TO PE	DF OV	Z	AC	С
				_	
AND A,x	Logical AND im	nmediate data	to the accu	umulator	
Description	Data in the acc The result is sto			ed data per	form a bi
Operation	$ACC \leftarrow ACC " A$	AND" x			
Affected flag(s)					
	TO PE	DF OV	Z	AC	С
			$\checkmark$		_
ANDM A,[m]	Logical AND da	ata memory wit	h the accu	imulator	
Description	Data in the speceration. The rest		•		ator perfo
Operation	$[m] \gets ACC \ "AN$	ND″ [m]			
Affected flag(s)	[				
	TO PE	DF OV	Z	AC	С
			$\checkmark$	—	
CALL addr	Subroutine call				
Description	The instruction program counter this onto the sta with the instruct	er increments o ack. The indica	nce to obta ated addre	ain the addr	ess of the
Operation	Stack ← Progra Program Count				
Affected flag(s)					
	TO PI	DF OV	Z	AC	С
			_	—	_
CLR [m]	Clear data men	nory			
Description	The contents of	f the specified			
	The contents of	r the specified	data mem	ory are clea	ared to 0.
Operation	[m] ← 00H	r the speenied	data mem	ory are clea	ared to 0.
Operation Affected flag(s)			data mem	ory are clea	ared to 0.
			data mem	ory are clea	c



CLR [m].i       Clear bit of data memory         Description       The bit i of the specified data memory is cleared to 0.         Operation       [m].i $\leftarrow 0$ Affected flag(s) $\boxed{TO  PDF  OV  Z  AC  C}{$	CLR [m].i	Clear bit d	of data me	mony			
Operation       [m].i $\leftarrow 0$ Affected flag(s) $TO$ PDF       OV       Z       AC       C $       -$ CLR WDT       Clear Watchdog Timer       The WDT is cleared (clears the WDT). The power down bit (Piceared.       Operation       WDT $\leftarrow 00H$ Operation       WDT $\leftarrow 00H$ PDF and TO $\leftarrow 0$ Affected flag(s) $TO$ PDF       OV       Z       AC       C $O$ $O$ $   -$ <				-	memorv is	cleared to	o 0.
Affected flag(s) $\overrightarrow{TO}$ PDF       OV       Z       AC       C $       -$ CLR WDT       Clear Watchdog Timer       The WDT is cleared (clears the WDT). The power down bit (Picleared.         Operation       WDT $\leftarrow$ 00H       PDF and TO $\leftarrow$ 0       Affected flag(s) $TO$ PDF       OV       Z       AC       C         0       0 $    -$ CLR WDT1       Preclear Watchdog Timer       Description       Together with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDF         Operation       WDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ AC       C         Affected flag(s) $TO$ PDF and TO $\leftarrow 0^*$ AC       C         Operation       WDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ AFfected flag(s) $TO$ PDF and TO $\leftarrow 0^*$ Affected flag(s) $TO$ PDF       OV       Z       AC       C         Operation       WDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affecte							
TOPDFOVZACCCLR WDTClear Watchdog TimerDescriptionThe WDT is cleared (clears the WDT). The power down bit (Picleared.OperationWDT $\leftarrow$ 00HPDF and TO $\leftarrow$ 0Affected flag(s)TOPDFOVZACC00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDFOperationWDT $\leftarrow$ 00H* PDF and TO $\leftarrow$ 0*Affected flag(s)TOPDFOVZACC0*0*CLR WDT2Preclear Watchdog TimerTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT $\leftarrow$ 00H* PDF and TO $\leftarrow$ 0*Affected flag(s)TOPDFOVZACC0*0*OperationWDT $\leftarrow$ 00H* PDF and TO $\leftarrow$ 0*Affected flag(s)TOPDFOVZACC00*0CPL [m]Complement data memoryComplement data memoryDescriptionEach bit of the specified data memory is logically complement which previousl		[iii].i (— O					
DescriptionThe WDT is cleared (clears the WDT). The power down bit (Picleared.OperationWDT $\leftarrow$ 00H PDF and TO $\leftarrow$ 0Affected flag(s)TOPDFOVZACC00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDFOperationWDT $\leftarrow$ 00H* PDF and TO $\leftarrow$ 0*Affected flag(s)TOPDFOVZACC00''CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instr	Allected lidg(3)	ТО	PDF	OV	Z	AC	С
DescriptionThe WDT is cleared (clears the WDT). The power down bit (Picleared.OperationWDT $\leftarrow$ 00H PDF and TO $\leftarrow$ 0Affected flag(s)TOPDFOVZACC00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDFOperationWDT $\leftarrow$ 00H* PDF and TO $\leftarrow$ 0*Affected flag(s)TOPDFOVZACC00''CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instr					_	_	_
DescriptionThe WDT is cleared (clears the WDT). The power down bit (Picleared.OperationWDT $\leftarrow$ 00H PDF and TO $\leftarrow$ 0Affected flag(s)TOPDFOVZACC00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDFOperationWDT $\leftarrow$ 00H* PDF and TO $\leftarrow$ 0*Affected flag(s)TOPDFOVZACC00''CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instr							
cleared.Operation $WDT \leftarrow 00H$ PDF and $TO \leftarrow 0$ Affected flag(s) $TO$ $0$ $PDF$ $0V$ $Z$ $AC$ $C$ $0$ CLR WDT1Preclear Watchdog Timer DescriptionDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDF OperationOperationWDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) $TO$ PDF $OV$ $O^*$ CLR WDT2Preclear Watchdog Timer DescriptionDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction without the other preclear instructio	CLR WDT	Clear Wat	chdog Tin	ner			
PDF and TO $\leftarrow 0$ Affected flag(s)TOPDFOVZACC00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDFOperationWDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s)TOPDFOVZACCOperationWDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s)TOPDFOVZACCOperationTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s)TOPDFOVZACCOperationWDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s)TOPDFOVZACCOperationWDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s)TOPDFOVZACCOperationWDT $\leftarrow 00H^*$ PDFOVZACCCOperationTOPDFOVZACCOperationTOPDFOVZACCOperationTOPDFOVZ	Description		is cleared	(clears the	e WDT). Th	ie power d	lown bit (P
Affected flag(s) $TO$ PDFOVZACC00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDFOperationWDT $\leftarrow$ 00H* PDF and TO $\leftarrow$ 0*Affected flag(s) $TO$ PDFOVZACC0*0*CLR WDT2Preclear Watchdog Timer Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT $\leftarrow$ 00H* PDF and TO $\leftarrow$ 0*Affected flag(s) $TO$ PDFOVZACC0*0*CPL [m]Complement data memoryLogically complement which previously contained a 1 are changed to 0 and vice-vecOperation[m] $\leftarrow$ [m]Affected flag(s)TOPDFOVZACC0*0*0PDFOVZACC0*0*0PDFOVZACC0*0*0* <td< td=""><td>Operation</td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	Operation						
TOPDFOVZACC00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDFOperationWDT $\leftarrow$ 00H*PDF and TO $\leftarrow$ 0*Affected flag(s)TOPDFOVZACC0*0*CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT $\leftarrow$ 00H*PDF and TO $\leftarrow$ 0*Affected flag(s)TOPDFOVZACC0*0*CPL [m]Complement data memoryIs optically complement which previously contained a 1 are changed to 0 and vice-vecOperation[m] $\leftarrow$ [m]Affected flag(s)TOPDFOVZACC0*0*CPL [m]Complement data memoryIs optically complement which previously contained a 1 are changed to 0 and vice-vecOperation[m] $\leftarrow$ [m]Affected flag(s)TOPDFOVZACDescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vecDOperation </td <td>Affected flag(s)</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	Affected flag(s)						
CLR WDT1       Preclear Watchdog Timer         Description       Together with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDF         Operation       WDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s)       TO       PDF       OV       Z       AC       C         Other       PDF and TO $\leftarrow 0^*$ Affected flag(s)       TO       PDF       OV       Z       AC       C         CLR WDT2       Preclear Watchdog Timer       Description       Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDF         Operation       WDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s)       TO       PDF       OV       Z       AC       C         Operation       WDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s)       Complement data memory       Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vector operation       [m] $\leftarrow [m]$ Affected flag(s)         TO       PDF       OV       Z       AC       C         Operation       [m] $\leftarrow [m]$ PDF       OV       Z	0()	ТО	PDF	OV	Z	AC	С
DescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDFOperationWDT $\leftarrow$ 00H* PDF and TO $\leftarrow$ 0*Affected flag(s) $TO$ PDFOVZACC $0^*$ $0^*$ $   -$ CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT $\leftarrow$ 00H* PDF and TO $\leftarrow$ 0*Affected flag(s) $TO$ PDFOVZACC $0^*$ $0^*$ $  -$ CPL [m]Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-verice OperationTOPDFOVZACCOperation[m] $\leftarrow$ [m]Affected flag(s)TOPDFOVZACCOperation[m] $\leftarrow$ [m]Affected flag(s)TOPDFOVZACC		0	0				
DescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDFOperationWDT $\leftarrow$ 00H* PDF and TO $\leftarrow$ 0*Affected flag(s) $TO$ PDFOVZACC $O^*$ $O^*$ $   -$ CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT $\leftarrow$ 00H* PDF and TO $\leftarrow$ 0*Affected flag(s) $TO$ PDFOVZACC $O^*$ $O^*$ $  -$ CPL [m]Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-ver WDT ( $\overline{DPF}$ OVZACCOperation[m] $\leftarrow$ [m]Affected flag(s)TOPDFOVZACC		_					
of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDFOperation $WDT \leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) $TO$ PDFOVZACC $0^*$ $0^*$ $$ $$ $$ $$ CLR WDT2Preclear Watchdog TimerPogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s)TOPDFOVZACCOPFOVZACCOPFOVZACCOPFOVZACCOperationEach bit of the specified data memory which previously contained a 1 are changed to 0 and vice-ver which previously contained a 1 are changed to 0 and vice-ver OperationTOPDFOVZACCOperation[m] $\leftarrow [\overline{m}]$ Affected flag(s)TOPDFOVZACC			•				
PDF and TO $\leftarrow 0^*$ Affected flag(s) $TO$ PDF $OV$ ZACC $0^*$ $0^*$ $    -$ CLR WDT2Preclear Watchdog TimerPreclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) $TO$ PDF $OV$ ZACCCPL [m]Complement data memoryDescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-verse which previously contained a 1 are changed to 0 and vice-verse of the flag(s)TOPDF $OV$ ZACCOperation[m] $\leftarrow [\overline{m}]$ Affected flag(s)TOPDF $OV$ ZACC	Description	of this inst	ruction wit	hout the ot	ther precle	ar instruct	ion just se
TOPDFOVZACC $0^*$ $0^*$ $   -$ CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT $\leftarrow$ 00H* PDF and TO $\leftarrow$ 0*Affected flag(s)TOPDFOVZACCOPEOVZACCO* $0^*$ $  -$ CPL [m]Complement data memory BescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vector of the specified flag(s)TOPDFOVZACCOperation[m] $\leftarrow$ [m]Affected flag(s)TOPDFOVZACC	Operation						
$0^*$ $0^*$ $  -$ <b>CLR WDT2</b> Preclear Watchdog Timer         Description       Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDF         Operation       WDT $\leftarrow$ 00H*         PDF and TO $\leftarrow$ 0*         Affected flag(s)         TO       PDF       OV       Z       AC       C $0^*$ $0^*$ $   -$ CPL [m]         Complement data memory         Description       Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-very which previously contained a 1 are changed to 0 and vice-very which previously contained a 1 are changed to 0 and vice-very operation         Mfected flag(s)       TO       PDF       OV       Z       AC       C	Affected flag(s)						
CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT $\leftarrow$ 00H* PDF and TO $\leftarrow$ 0*Affected flag(s)TOPDFOVZACC0*0*CPL [m]Complement data memory BescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-very Operation[m] $\leftarrow$ [m]Affected flag(s)TOPDFOVZACC		ТО	PDF	OV	Z	AC	С
Description       Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDF         Operation       WDT $\leftarrow$ 00H*         PDF and TO $\leftarrow$ 0*         Affected flag(s)       TO       PDF       OV       Z       AC       C         Other       Other       Over the second of the specified data memory       Complement data memory       Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-ver of the specified flag(s)       TO       PDF       OV       Z       AC       C         Michael of flag(s)       TO       PDF       OV       Z       AC       C         Description       Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-ver of the specified flag(s)       TO       PDF       OV       Z       AC       C		0*	0*		_	_	_
Description       Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDF         Operation       WDT $\leftarrow$ 00H*         PDF and TO $\leftarrow$ 0*         Affected flag(s)       TO       PDF       OV       Z       AC       C         Other       Other       Over the second of the specified data memory       Complement data memory       Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-ver of the specified flag(s)       TO       PDF       OV       Z       AC       C         Michael of flag(s)       TO       PDF       OV       Z       AC       C         Description       Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-ver of the specified flag(s)       TO       PDF       OV       Z       AC       C	CLR WDT2	Preclear \	Vatchdog	Timer			
of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperation $WDT \leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) $TO$ PDF $OV$ ZACC $0^*$ $0^*$ $$ $$ $$ <b>CPL [m]</b> Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-very Operation[m] $\leftarrow$ [m]Affected flag(s)TOPDFOVZACC			•		ars the WD	)T. PDF ar	nd TO are
PDF and TO $\leftarrow 0^*$ Affected flag(s)         TO       PDF       OV       Z       AC       C         0*       0*       -       -       -       -         CPL [m]       Complement data memory         Description       Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-very which previously contained a 1 are changed to 0 and vice-very of the specified flag(s)         TO       PDF       OV       Z       AC       C		of this ins	truction wi	ithout the o	other precl	ear instru	ction, sets
Affected flag(s) $TO$ PDF       OV       Z       AC       C $0^*$ $0^*$ $    -$ CPL [m]       Complement data memory         Description       Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-very         Operation       [m] $\leftarrow$ [m]         Affected flag(s)       TO       PDF       OV       Z       AC       C	Operation	WDT $\leftarrow$ 0	0H*				
TOPDFOVZACC $0^*$ $0^*$ $    -$ CPL [m]Complement data memoryDescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-verOperation[m] $\leftarrow$ [m]Affected flag(s)TOPDFOVZACC		PDF and	*0 → OT				
$0^*$ $0^*$ CPL [m]Complement data memoryDescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-verOperation[m] $\leftarrow$ [m]Affected flag(s)TOPDFOVZACC	Affected flag(s)						
CPL [m]       Complement data memory         Description       Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vector         Operation       [m] ← [m]         Affected flag(s)       TO       PDF       OV       Z       AC       C		ТО	PDF	OV	Z	AC	С
DescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-verOperation $[m] \leftarrow [m]$ Affected flag(s)TOPDFOVZACC		0*	0*		_	_	_
DescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-verOperation $[m] \leftarrow [m]$ Affected flag(s)TOPDFOVZACC							
$\begin{array}{c} \text{which previously contained a 1 are changed to 0 and vice-vector }\\ \text{Operation} & [m] \leftarrow [\overline{m}] \\ \text{Affected flag(s)} & \hline & \text{TO}  \text{PDF}  \text{OV}  Z  \text{AC}  C \\ \hline & \text{C} & \hline & \text{C} \\ \hline & \text{C} & \text{C} & \hline & \text{C} \\ \hline & \text{C} & \text{C} & \hline & \text{C} \\ \hline & \text{C} & \text{C} & \hline & \text{C} \\ \hline & \text{C} & \text{C} & \hline & \text{C} \\ \hline & \text{C} & \text{C} & \hline & \text{C} \\ \hline & \text{C} & \text{C} & \hline & \text{C} \\ \hline & \text{C} & \text{C} & \hline & \text{C} \\ \hline & \text{C} & \text{C} & \hline & \text{C} \\ \hline & \text{C} & \text{C} & \hline & \text{C} \\ \hline & \text{C} & \text{C} & \hline & \text{C} \\ \hline & \text{C} & \text{C} & \hline & \text{C} \\ \hline & \text{C} & \text{C} & \hline & \text{C} \\ \hline & \text{C} & \text{C} & \hline & \text{C} \\ \hline & \text{C} & \text{C} & \hline & \text{C} \\ \hline & \text{C} & \text{C} & \hline \\ \hline \hline & \text{C} & \text{C} & \hline \\ \hline \hline & \hline \hline & \text{C} & \text{C} & \hline \\ \hline & \text{C} & \text{C} & \hline \\ \hline \hline & \text{C} & \text{C} & \hline \\ \hline \hline & \text{C} & \text{C} & \hline \\ \hline \hline & \text{C} & \text{C} & \hline \\ \hline \hline \hline \hline \hline \hline \hline \\ \hline \hline \hline \hline \hline \hline \hline \hline \hline$							
Affected flag(s)	Description						
TO PDF OV Z AC C	Operation	$[m] \leftarrow [\overline{m}]$					
	Affected flag(s)						
		ТО	PDF	OV	Z	AC	С
		_		—	$\checkmark$		_



CPLA [m]	Complem	ent data m	nemory and	d place res	sult in the	accumulat	tor
Description	which pre	viously cor	ntained a 1	are chang	jed to 0 an	d vice-vers	ented (1's complement). Bits sa. The complemented result mory remain unchanged.
Operation	$ACC \leftarrow [\overline{r}]$	n]					
Affected flag(s)	[						1
	ТО	PDF	OV	Z	AC	С	
			—			—	
DAA [m]	Decimal-/	Adjust acc	umulator fo	or addition			
Description			-			•	Decimal) code. The accumu-
							e BCD code and an internal greater than 9. The BCD ad-
	justment i	s done by	adding 6 to	the origin	nal value if	the origina	al value is greater than 9 or a
			t; otherwise and only th				changed. The result is stored
Operation		ACC.0 >9		le ourry ne		y be alleet	
			(ACC.3~A	CC.0)+6, /	AC1=AC		
		8~[m].0 ←	(ACC.3~A0	CC.0), AC	1=0		
	and If ACC.7~	ACC.4+A	C1 >9 or C	=1			
			ACC.7~AC				
	else [m].7	′~[m].4 ← .	ACC.7~AC	C.4+AC1	,C=C		
Affected flag(s)	то	DDE		7	10	С	
	то	PDF	OV	Z	AC	√	
					_	N	
DEC [m]	Decreme	nt data me	mory				
Description	Data in th	e specified	d data men	nory is dea	cremented	l by 1.	
Operation	[m] ← [m]	1					
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
				$\checkmark$	—	—	
DECA [m]	Decreme	nt data me	mory and p	place resu	llt in the ad	ccumulato	r
Description			data mem the data m				ng the result in the accumula-
Operation	ACC ← [r			2		0	
Affected flag(s)	- · L	-					
	ТО	PDF	OV	Z	AC	С	
		_	_				
		•	· · · · · ·				



HALT Enter power down mode
Description This instruction stops program execution and turns off the the RAM and registers are retained. The WDT and prescale bit (PDF) is set and the WDT time-out bit (TO) is cleared.
OperationProgram Counter $\leftarrow$ Program Counter+1PDF $\leftarrow$ 1TO $\leftarrow$ 0
Affected flag(s)
TO PDF OV Z AC C
0 1 — — — —
INC [m] Increment data memory
Description Data in the specified data memory is incremented by 1
Operation $[m] \leftarrow [m]+1$
Affected flag(s)
TO PDF OV Z AC C
Description Data in the specified data memory is incremented by 1, leav tor. The contents of the data memory remain unchanged.
Operation $ACC \leftarrow [m]+1$
Affected flag(s)
TO PDF OV Z AC C
JMP addr Directly jump
Description The program counter are replaced with the directly-specified control is passed to this destination.
Operation Program Counter ←addr
Affected flag(s)
TO PDF OV Z AC C
MOV A,[m]         Move data memory to the accumulator
MOV A,[m]       Move data memory to the accumulator         Description       The contents of the specified data memory are copied to the specified data memory are copied
MOV A,[m]       Move data memory to the accumulator         Description       The contents of the specified data memory are copied to the ACC $\leftarrow$ [m]
MOV A,[m]       Move data memory to the accumulator         Description       The contents of the specified data memory are copied to the specified data memory are copied
MOV A,[m]     Move data memory to the accumulator       Description     The contents of the specified data memory are copied to the ACC (m)       Affected flag(s)     Image: Comparison of the specified data memory are copied to the ACC (m)



MOV A,x	Move imm	ediate dat	a to the ac	cumulato	r	
Description	The 8-bit of	lata speci	fied by the	code is lo	aded into	the accu
Operation	$ACC \leftarrow x$					
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		—	—	—	—	
MOV [m],A	Move the a	accumulat	or to data	memory		
Description	The conter memories)		accumulato	or are cop	ied to the s	specified
Operation	[m] ←ACC	;				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_	—	—	—	—	—
NOP	No operati	on				
Description	No operati	on is perfe	ormed. Exe	ecution co	ntinues w	ith the ne
Operation	Program C	Counter $\leftarrow$	Program (	Counter+	l	
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_	—	—	_	—	—
OR A,[m]	Logical OF	R accumul	ator with d	ata memo	ory	
Description	Data in the				-	emory (or
·	form a bitv					
Operation	$ACC \leftarrow AC$	CC "OR" [	m]			
Affected flag(s)	[					
	ТО	PDF	OV	Z	AC	С
		—	—	$\checkmark$	_	
OR A,x	Logical OF	R immedia	te data to	the accun	nulator	
Description	Data in the					
	Data in th		ator and the	ne specifi	ed data pe	erform a
	The result				ed data pe	erform a
Operation		is stored i	in the accu		ed data pe	erform a
Operation Affected flag(s)	The result	is stored i	in the accu		ed data pe	erform a
	The result	is stored i	in the accu	mulator. Z	ed data pe	erform a
	The result ACC $\leftarrow$ AC	is stored i	in the accu	mulator.		
	The result ACC $\leftarrow$ AC	is stored i CC "OR" > PDF	OV	mulator. Z √	AC	
Affected flag(s)	The result ACC ← AC TO 	is stored i CC "OR" > PDF 	OV OV mory with t	mulator. Z √	AC — nulator	C —
Affected flag(s) ORM A,[m]	The result ACC ← AG TO Logical OF	is stored i CC "OR" > PDF 	OV OV mory with themory (one	T Z √ The accum e of the c	AC — nulator lata memo	C — pries) an
Affected flag(s) ORM A,[m]	The result ACC ← AG TO Logical OF Data in th	is stored i CC "OR" > PDF 	OV OV mory with the emory (one operation. The operation. The operation.	T Z √ The accum e of the c	AC — nulator lata memo	C — pries) an
Affected flag(s) ORM A,[m] Description	The result ACC ← AG TO Logical OF Data in th bitwise log [m] ←ACC	is stored i CC "OR" > PDF — R data me e data me jical_OR c ; "OR" [m]	OV OV —	Z √ The accum e of the c	AC — nulator lata memo is stored i	C — ories) an n the dat
Affected flag(s) ORM A,[m] Description Operation	The result ACC ← A TO Logical OF Data in th bitwise log	is stored i CC "OR" > PDF 	OV OV mory with the emory (one operation. The operation. The operation.	T Z √ The accum e of the c	AC — nulator lata memo	C — pries) an



RET	Return from subroutine
Description	The program counter is restored from the stack. This is a 2-cycle instruction.
Operation	Program Counter ← Stack
Affected flag(s)	
/ mooted mag(o)	TO PDF OV Z AC C
RET A,x	Return and place immediate data in the accumulator
Description	The program counter is restored from the stack and the accumulator loaded with the spe fied 8-bit immediate data.
Operation	Program Counter $\leftarrow$ Stack ACC $\leftarrow$ x
Affected flag(s)	
,	TO PDF OV Z AC C
RETI	Return from interrupt
Description	The program counter is restored from the stack, and interrupts are enabled by setting t EMI bit. EMI is the enable master (global) interrupt bit.
Operation	Program Counter ← Stack EMI ← 1
Affected flag(s)	
	TO PDF OV Z AC C
RL [m]	Rotate data memory left
Description	The contents of the specified data memory are rotated 1 bit left with bit 7 rotated into bit 0
Operation	$[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)	
	TO PDF OV Z AC C
RLA [m]	
	TO         PDF         OV         Z         AC         C
RLA [m]	TO       PDF       OV       Z       AC       C
RLA [m] Description	TOPDFOVZACCRotate data memory left and place result in the accumulatorData in the specified data memory is rotated 1 bit left with bit 7 rotated into bit 0, leaving to rotated result in the accumulator. The contents of the data memory remain unchanged ACC.(i+1) $\leftarrow$ [m].i; [m].i:bit i of the data memory (i=0~6)
<b>RLA [m]</b> Description Operation	TOPDFOVZACCRotate data memory left and place result in the accumulatorData in the specified data memory is rotated 1 bit left with bit 7 rotated into bit 0, leaving to rotated result in the accumulator. The contents of the data memory remain unchanged ACC.(i+1) $\leftarrow$ [m].i; [m].i:bit i of the data memory (i=0~6)



RLC [m]	Rotate data	a memor	y left throu	gh carry		
Description	The conten places the		•		•	-
Operation	[m].(i+1) ← [m].0 ← C C ← [m].7	[m].i; [m	n].i:bit i of tl	ne data m	emory (i=	0~6)
Affected flag(s)	[					
	TO	PDF	OV	Z	AC	C
	_		_			$\checkmark$
RLCA [m]	Rotate left	through	carry and p	lace resu	It in the ad	ccumulat
Description	Data in the	specified	data mem	ory and th	e carry fla	ig are rota
	carry bit and in the accur			-		
Operation	ACC.(i+1) 4	⊢ [m].i;	m].i:bit i of	the data i	memory (i	=0~6)
	$ACC.0 \leftarrow C$	;				
	C ← [m].7					
Affected flag(s)	то	PDF	OV	Z	AC	С
		1.01		_		√
RR [m]	Rotate data	a memor	y right			
Description	The conten	ts of the	specified d	ata memo	ry are rota	ited 1 bit i
Operation	[m].i ← [m]. [m].7 ← [m]	• • -	n].i:bit i of tl	ne data m	emory (i=	0~6)
Affected flag(s)						
- · · /						
	ТО	PDF	OV	Z	AC	С
	T0 —	PDF	0V	Z	AC	C
RRA [m]	TO — Rotate righ					C
RRA [m] Description	Rotate righ	t and pla	 ice result in d data mer	the accu	mulator ated 1 bit	right with
Description	Rotate righ Data in the the rotated	t and pla specifie result in	d data mer	n the accu nory is rot	mulator ated 1 bit contents	right with of the dat
	Rotate righ	t and pla specifier result in [m].(i+1)	d data mer	n the accu nory is rot	mulator ated 1 bit contents	right with of the dat
Description	Rotate righ Data in the the rotated ACC.(i) ←	t and pla specifier result in [m].(i+1)	d data mer	n the accu nory is rot	mulator ated 1 bit contents	right with of the dat
Description Operation	Rotate righ Data in the the rotated ACC.(i) ←	t and pla specifier result in [m].(i+1)	d data mer	n the accu nory is rot	mulator ated 1 bit contents	right with of the dat
Description Operation	Rotate righ Data in the the rotated ACC.(i) $\leftarrow$ [r	t and pla specifie result in [m].(i+1) n].0	d data mer d data mer the accum ; [m].i:bit i d	n the accu nory is rot ulator. The of the data	mulator ated 1 bit contents a memory	right with of the dat (i=0~6)
Description Operation Affected flag(s)	Rotate righ Data in the the rotated ACC.(i) $\leftarrow$   ACC.7 $\leftarrow$ [r	t and pla specifie result in [m].(i+1) n].0 PDF 	ice result in d data mer the accumu ; [m].i:bit i d OV	n the accu nory is rot ulator. The of the data Z	mulator ated 1 bit contents a memory	right with of the dat (i=0~6)
Description Operation Affected flag(s)	Rotate rightData in thethe rotatedACC.(i) $\leftarrow$  ACC.7 $\leftarrow$ [rTORotate data	t and pla specifier result in [m].(i+1) m].0 PDF  a memor	uce result in d data mer the accumu ; [m].i:bit i d OV  y right thro	n the accu nory is rot ulator. The of the data Z  ugh carry	mulator ated 1 bit contents a memory AC 	right with of the dat (i=0~6)
Description Operation Affected flag(s)	Rotate righ Data in the the rotated ACC.(i) $\leftarrow$   ACC.7 $\leftarrow$ [r	t and pla specifie result in [m].(i+1) m].0 PDF  a memor ts of the	<pre>ince result in d data mer the accumu ; [m].i:bit i d OV y right thro e specified</pre>	n the accu nory is rot ulator. The of the data Z  ugh carry data men	mulator ated 1 bit contents a memory AC 	right with of the dat (i=0~6) C
Description Operation Affected flag(s)	—         Rotate righ         Data in the         the rotated         ACC.(i) ←           ACC.7 ← [r         TO	t and pla specifie result in [m].(i+1) m].0 PDF  a memor ts of the replaces	ince result in the accumulation of the carry between th	n the accu nory is rot ulator. The of the data Z  ugh carry data men pit; the orig	mulator ated 1 bit contents a memory AC — nory and t	right with of the dat (i=0~6) C C he carry r flag is ro
Description Operation Affected flag(s) RRC [m] Description	Rotate righData in thethe rotatedACC.(i) $\leftarrow$  ACC.7 $\leftarrow$ [rTORotate dataThe contenright. Bit 0 r[m].i $\leftarrow$ [m].[m].7 $\leftarrow$ C	t and pla specifie result in [m].(i+1) m].0 PDF  a memor ts of the replaces	ince result in the accumulation of the carry between th	n the accu nory is rot ulator. The of the data Z  ugh carry data men pit; the orig	mulator ated 1 bit contents a memory AC — nory and t	right with of the dat (i=0~6) C C he carry r flag is ro
Description Operation Affected flag(s) RRC [m] Description Operation	Rotate righData in thethe rotatedACC.(i) $\leftarrow$  ACC.7 $\leftarrow$ [rTORotate dataThe contenright. Bit 0 r[m].i $\leftarrow$ [m].	t and pla specifie result in [m].(i+1) m].0 PDF  a memor ts of the replaces	ince result in the accumulation of the carry between th	n the accu nory is rot ulator. The of the data Z  ugh carry data men pit; the orig	mulator ated 1 bit contents a memory AC — nory and t	right with of the dat (i=0~6) C C he carry r flag is ro
Description Operation Affected flag(s) RRC [m] Description	Rotate righData in thethe rotatedACC.(i) $\leftarrow$  ACC.7 $\leftarrow$ [rTORotate dataThe contenright. Bit 0 r[m].i $\leftarrow$ [m].[m].7 $\leftarrow$ CC $\leftarrow$ [m].0	t and pla specifie result in [m].(i+1) n].0 PDF 	<pre></pre>	the accu nory is rot ulator. The of the data Z  ugh carry data men oit; the orig	mulator ated 1 bit contents a memory AC — hory and t ginal carry emory (i=	right with of the dat (i=0~6) C C he carry / flag is ro 0~6)
Description Operation Affected flag(s) RRC [m] Description Operation	Rotate righData in thethe rotatedACC.(i) $\leftarrow$  ACC.7 $\leftarrow$ [rTORotate dataThe contenright. Bit 0 r[m].i $\leftarrow$ [m].[m].7 $\leftarrow$ C	t and pla specifie result in [m].(i+1) m].0 PDF  a memor ts of the replaces	ince result in the accumulation of the carry between th	n the accu nory is rot ulator. The of the data Z  ugh carry data men pit; the orig	mulator ated 1 bit contents a memory AC — nory and t	right with of the dat (i=0~6) C C he carry r flag is ro



RRCA [m]       Rotate right through carry and place result in the accumulator         Description       Data of the specified data memory and the carry flag are rotated 1 bit right. Bit the carry bit and the original carry flag is rotated into the bit 7 position. The rotats stored in the accumulator. The contents of the data memory remain unchange.         Operation       ACC i ~ [m].(i+1); [m].ibit i of the data memory remain unchange.         Matching (s)	RRCA [m]	Rotate rig	ht through	carry and	place res	ult in the a	ccumulator	
the carry bit and the original carry flag is rotated into The bit 7 position. The rota stored in the accumulator. The contents of the data memory remain unchangeOperation $ACC.7 \leftarrow C$ $C \leftarrow [m].0$ Affected flag(s) $TO  PDF  OV  Z  AC  C \\ \hline - & - & - & - & - & - & - & - & - & -$		•	-					
ACC.7 $\leftarrow$ C       C $\leftarrow$ [m].0         Affected flag(s) $             \frac{\text{TO}  \text{PDF}  \text{OV}  \text{Z}  \text{AC}  \text{C} \\ - & - & - & - & - & - & - & - & - & -$	Description	the carry b	it and the	original ca	rry flag is	rotated into	o the bit 7 pc	osition. The rot
ACC.7 $\leftarrow$ C       C $\leftarrow$ [m].0         Affected flag(s) $             \frac{\text{TO}  \text{PDF}  \text{OV}  \text{Z}  \text{AC}  \text{C} \\ - & - & - & - & - & - & - & - & - & -$	Operation	ACC.i ← [	m].(i+1): [	m1.i:bit i of	the data	memorv (i=	=0~6)	
Affected flag(s)		ACC.7 ←	C	]			0 0)	
TOPDFOVZACCImage: DescriptionSubtract data memory and carry from the accumulatorDescriptionThe contents of the specified data memory and the complement of the carry fluctureOperationACC $\leftarrow$ ACC + [m] + CAffected flag(s) $\overline{DO}$ $\overline{DO}$ $\overline{ACC}$ C $  \sqrt{1}$ $\sqrt{1}$ SBCM A,[m]Subtract data memory and carry from the accumulator.DescriptionThe contents of the specified data memory and the complement of the carry fluctureDescriptionThe contents of the specified data memory and the complement of the carry fluctureDescriptionThe contents of the specified data memory and the complement of the carry fluctureOperation $[m] \leftarrow ACC + [m] + C$ Affected flag(s) $\overline{DO}$ $\overline{Z}$ Affected flag(s) $\overline{DO}$ $\overline{DOV}$ SDZ [m]Skip if decrement data memory is 0DescriptionThe contents of the specified data memory are decremented by 1. If the result is instruction is skipped. If the result is 0, the following instruction, fetched during instruction execution, is discarded and a dummy cycle is replaced to get the protion (2 cycles). Otherwise proceed with the next instruction (1 cycle).OperationSkip if (lm] - 1)=0, [m] $\leftarrow$ ([m] - 1)Affected flag(s) $\overline{DO}$ $\overline{Z}$ Affected flag(s) $\overline{DO}$ $\overline{Z}$		C ← [iii].0						
Image: state of the specified data memory and the complement of the carry flucture form the accumulator, leaving the result in the accumulator.         Operation       ACC $\leftarrow$ ACC+[m]+C         Affected flag(s)       Image: state of the specified data memory and the complement of the carry flucture form the accumulator, leaving the result in the accumulator.         SBCM A,[m]       Subtract data memory and carry from the accumulator.         Affected flag(s)       Image: state of the specified data memory and the complement of the carry flucture form the accumulator accumulator.         Description       The contents of the specified data memory and the complement of the carry flucture form the accumulator.         Description       The contents of the specified data memory and the complement of the carry flucture form the accumulator.         Operation       [m] $\leftarrow$ ACC+[m]+C         Affected flag(s)       Image: state form the accumulator.         SDZ [m]       Skip if decrement data memory is 0         Description       The contents of the specified data memory are decremented by 1. If the result is instruction is skipped. If the result is 0, the following instruction, fetched during instruction is skipped. If the result is 0, the following instruction (1 cycle).         Operation       Skip if ([m]-1)=0, [m] $\leftarrow$ ([m]-1)         Affected flag(s)       Image: store of in the accumulator but the data memory and place result in ACC, skip if 0         Description       The contents of the specified data memory are decremented by 1. I	Affected flag(s)	то	PDF	01/	7	AC	C	
SBC A,[m]       Subtract data memory and carry from the accumulator         Description       The contents of the specified data memory and the complement of the carry flucture from the accumulator, leaving the result in the accumulator.         Operation       ACC $\leftarrow$ ACC+[m]+C         Affected flag(s) $\overline{DOV}$ $\overline{Z}$ $AC$ $\overline{C}$ SBCM A,[m]       Subtract data memory and carry from the accumulator         Description       The contents of the specified data memory and the complement of the carry flucture from the accumulator, leaving the result in the data memory.         Operation $[m] \leftarrow ACC+[m]+C$ Affected flag(s) $\overline{DOV}$ $\overline{Z}$ $AC$ $\overline{C}$ $\overline{DPF}$ $\overline{OV}$ $\overline{Z}$ $\overline{AC}$ $\overline{C}$ $\overline{DPF}$			T DI		2			
DescriptionThe contents of the specified data memory and the complement of the carry flit tracted from the accumulator, leaving the result in the accumulator.Operation $ACC \leftarrow ACC+[m]+C$ Affected flag(s) $\overline{TO}$ $PDF$ $OV$ $Z$ $AC$ $C$ $\Box$ $\neg$ $\neg$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ SBCM A,[m]Subtract data memory and carry from the accumulatorDescriptionThe contents of the specified data memory and the complement of the carry flit tracted from the accumulator, leaving the result in the data memory.Operation $[m] \leftarrow ACC+[m]+C$ Affected flag(s) $\overline{TO}$ $PDF$ $OV$ $Z$ $AC$ $C$ $\Box$ $\neg$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ SDZ [m]Skip if decrement data memory is 0DescriptionThe contents of the specified data memory care decremented by 1. If the result is instruction is skipped. If the result is 0, the following instruction, fetched during instruction is skipped. If the result is 0, the following instruction (1 cycle).OperationSkip if ((m]-1)=0, (m] $\leftarrow$ $(m]-1)$ Affected flag(s) $\overline{TO}$ $PDF$ $OV$ $Z$ $AC$ $C$ $\Box$ $\Box$ $\Box$ $SDZA [m]$ Decrement data memory and place result in ACC, skip if 0DescriptionThe contents of the specified data memory are decremented by 1. If the result is instruction is skipped. The result is o, the following instruction, fetched during the current execution, is discarded and a dummy cycle is replaced to get the proper instru- cles). Otherwise proceed with the next instruction (1 cycle). <td></td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td>V</td> <td></td>						_	V	
tracted from the accumulator, leaving the result in the accumulator.OperationACC $\leftarrow$ ACC+[m]+CAffected flag(s) $\overline{TO}$ PDFOVZACC $\overline{U}$ $\overline{U}$ $\overline{V}$ $\overline{V}$ $\overline{V}$ $\overline{V}$ $\overline{V}$ $\overline{V}$ SBCM A.[m]Subtract data memory and carry from the accumulatorDescriptionThe contents of the specified data memory and the complement of the carry flit tracted from the accumulator, leaving the result in the data memory.Operation $[m] \leftarrow ACC+[m]+C$ Affected flag(s) $\overline{TO}$ PDFOVZACC $\overline{U}$ $\overline{U}$ $\overline{U}$ $\overline{U}$ $\overline{U}$ $\overline{U}$ $\overline{U}$ SDZ [m]Skip if decrement data memory is 0DescriptionThe contents of the specified data memory are decremented by 1. If the result is instruction is skipped. If the result is 0, the following instruction, fetched during instruction execution, is discarded and a dummy cycle is replaced to get the pro- tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).OperationSip if ([m]-1)=0, [m] $\leftarrow$ ([m]-1)Affected flag(s) $\overline{TO}$ PDFOVZAC C C $\overline{U}$ SDZA [m]Decrement data memory and place result in ACC, skip if 0DescriptionThe contents of the specified data memory are decremented by 1. If the result is instruction, is discarded and a dummy cycle is replaced to get the proper instruction, is discarded and a dummy cycle is replaced to get the proper instruction, is discarded and a dummy cycle is replaced to get the proper instruction, is discarded and a dummy cycle is replaced	SBC A,[m]	Subtract d	ata memo	ory and ca	rry from th	e accumul	ator	
Affected flag(s) $\overline{TO}$ PDF       OV       Z       AC       C	Description			-		•		
TOPDFOVZACCImage: construction is skipped. If the result is the construction is skipped. If the result is the construction is skipped. If the result is the construction (1 cycle).SDZA [m]Decrement data memory and place result in ACC, skip if 0DescriptionSkip if (Image). The contents of the specified data memory are decremented by 1. If the result is instruction is skipped. If the result is 0, the following instruction (1 cycle).SDZ [m]Skip if decrement data memory is 0DescriptionThe contents of the specified data dummy cycle is replaced to get the prototion (2 cycles). Otherwise proceed with the next instruction (1 cycle).OperationSkip if (Image). TOPDFOVZAffected flag(s)TOPDFOVZAffected flag(s)TOPDFOVZAffected flag(s)TOPDFOVZAffected flag(s)TOPDFOVZAffected flag(s)Decrement data memory and place result in ACC, skip if 0DescriptionThe contents of the specified data memory are decremented by 1. If the result is instruction is skipped. The result is 0, the following instruction function data memory and place result in ACC, skip if 0DescriptionThe contents of the specified data memory are decremented by 1. If the result is instruction, is discarded and a dummy cycle is replaced to get the proper instruction, is discarded and a dummy cycle is replaced to get the proper instruction, is discarded and a dummy cycle is replaced to get the proper instruction, is discarded and a dummy cycle is replaced to get the proper instruction, is discarded an	Operation	$ACC \leftarrow A$	CC+[m]+C	>				
Image: Signal Signa Signal Signal Signal Signal Signal Signal	Affected flag(s)							
SBCM A,[m]       Subtract data memory and carry from the accumulator         Description       The contents of the specified data memory and the complement of the carry flucture from the accumulator, leaving the result in the data memory.         Operation $[m] \leftarrow ACC+[\overline{m}]+C$ Affected flag(s) $\overline{TO}$ $\overline{PDF}$ $\overline{OV}$ $\overline{Z}$ $\overline{AC}$ $\overline{C}$ SDZ [m]       Skip if decrement data memory is 0       The contents of the specified data memory are decremented by 1. If the result is instruction is skipped. If the result is 0, the following instruction, fetched during instruction execution, is discarded and a dummy cycle is replaced to get the protion (2 cycles). Otherwise proceed with the next instruction (1 cycle).         Operation       Skip if ([m]-1)=0, [m] $\leftarrow$ ([m]-1)         Affected flag(s) $\overline{TO}$ $\overline{PDF}$ $\overline{OV}$ $\overline{Z}$ $\overline{AC}$ $\overline{C}$ SDZA [m]       Decrement data memory and place result in ACC, skip if 0       The contents of the specified data memory are decremented by 1. If the result is instruction is skipped. The result is stored in the accumulator but the data memory and place result in ACC, skip if 0         Description       The contents of the specified data memory are decremented by 1. If the result is instruction is skipped. The result is stored in the accumulator but the data memory and place result in ACC, skip if 0         Description       The contents of the specified data memory are decremented by 1. If the result is 0, the following instr		ТО	PDF	OV	Z	AC	С	
Description       The contents of the specified data memory and the complement of the carry flat tracted from the accumulator, leaving the result in the data memory.         Operation $[m] \leftarrow ACC+[\overline{m}]+C$ Affected flag(s) $\overline{TO}$ PDF       OV       Z       AC       C         SDZ [m]       Skip if decrement data memory is 0         Description       The contents of the specified data memory are decremented by 1. If the result is instruction is skipped. If the result is 0, the following instruction, fetched during instruction execution, is discarded and a dummy cycle is replaced to get the protoin (2 cycles). Otherwise proceed with the next instruction (1 cycle).         Operation       Skip if ([m]-1)=0, [m] $\leftarrow$ ([m]-1)         Affected flag(s) $\overline{TO}$ PDF       OV       Z       AC       C         SDZA [m]       Decrement data memory and place result in ACC, skip if 0       Description       The contents of the specified data memory are decremented by 1. If the result is instruction is skipped. The result is stored in the accumulator but the data memory and place result in ACC, skip if 0         Description       The contents of the specified data memory are decremented by 1. If the result is instruction is skipped. The result is stored in the accumulator but the data memory accumulator is skipped. The result is 0, the following instruction, fetched during the current execution, is discarded and a dummy cycle is replaced to get the proper instrucles). Otherwis		—	_	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
Description       The contents of the specified data memory and the complement of the carry flat tracted from the accumulator, leaving the result in the data memory.         Operation $[m] \leftarrow ACC+[\overline{m}]+C$ Affected flag(s) $\overline{TO}$ PDF       OV       Z       AC       C         SDZ [m]       Skip if decrement data memory is 0         Description       The contents of the specified data memory are decremented by 1. If the result is instruction is skipped. If the result is 0, the following instruction, fetched during instruction execution, is discarded and a dummy cycle is replaced to get the protoin (2 cycles). Otherwise proceed with the next instruction (1 cycle).         Operation       Skip if ([m]-1)=0, [m] $\leftarrow$ ([m]-1)         Affected flag(s) $\overline{TO}$ PDF       OV       Z       AC       C         SDZA [m]       Decrement data memory and place result in ACC, skip if 0       Description       The contents of the specified data memory are decremented by 1. If the result is instruction is skipped. The result is stored in the accumulator but the data memory and place result in ACC, skip if 0         Description       The contents of the specified data memory are decremented by 1. If the result is instruction is skipped. The result is stored in the accumulator but the data memory accumulator is skipped. The result is 0, the following instruction, fetched during the current execution, is discarded and a dummy cycle is replaced to get the proper instrucles). Otherwis	SBCM A [m]	Subtract d	ata mom	any and car	rry from th		ator	
tracted from the accumulator, leaving the result in the data memory.Operation $[m] \leftarrow ACC+[\overline{m}]+C$ Affected flag(s) $\overline{TO}$ PDFOVZACC $$ $\overline{-}$ $\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt$				-				
Operation $[m] \leftarrow ACC+[\overline{m}]+C$ Affected flag(s) $\overline{TO}$ $\overline{PDF}$ $\overline{OV}$ $\overline{Z}$ $\overline{AC}$ $\overline{C}$ SDZ [m]       Skip if decrement data memory is 0       The contents of the specified data memory are decremented by 1. If the result is instruction is skipped. If the result is 0, the following instruction, fetched during instruction execution, is discarded and a dummy cycle is replaced to get the protion (2 cycles). Otherwise proceed with the next instruction (1 cycle).         Operation       Skip if ([m]-1)=0, [m] \leftarrow ([m]-1)         Affected flag(s) $\overline{TO}$ $\overline{PDF}$ $\overline{OV}$ $\overline{Z}$ $\overline{AC}$ $\overline{C}$ SDZA [m]       Decrement data memory and place result in ACC, skip if 0 $\overline{DEscription}$ The contents of the specified data memory are decremented by 1. If the result is instruction is skipped. The result is stored in the accumulator but the data memory unchanged. If the result is 0, the following instruction, fetched during the current execution, is discarded and a dummy cycle is replaced to get the proper instructers, is discarded and a dummy cycle is replaced to get the proper instruction, is discarded and a dummy cycle is replaced to get the proper instruction is skipped. The result is 0, the following instruction, fetched during the current execution, is discarded and a dummy cycle is replaced to get the proper instructers. Otherwise proceed with the next instruction (1 cycle).         Operation       Skip if ([m]-1)=0, ACC \leftarrow ([m]-1)       Affected flag(s)	Description			•		•		•
Affected flag(s) $TO$ PDF       OV       Z       AC       C $ $ $$	Operation				Ũ			
TOPDFOVZACC $$ $$ $$ SDZ [m]Skip if decrement data memory is 0DescriptionThe contents of the specified data memory are decremented by 1. If the result is instruction is skipped. If the result is 0, the following instruction, fetched during instruction execution, is discarded and a dummy cycle is replaced to get the protion (2 cycles). Otherwise proceed with the next instruction (1 cycle).OperationSkip if ([m]-1)=0, [m] $\leftarrow$ ([m]-1)Affected flag(s)TOPDFOVZACCSDZA [m]Decrement data memory and place result in ACC, skip if 0DescriptionThe contents of the specified data memory are decremented by 1. If the result is instruction is skipped. The result is stored in the accumulator but the data memory unchanged. If the result is 0, the following instruction, fetched during the current execution, is discarded and a dummy cycle is replaced to get the proper instructed (es). Otherwise proceed with the next instruction (1 cycle).OperationSkip if ([m]-1)=0, ACC $\leftarrow$ ([m]-1)Affected flag(s)		[] ( ) (0)	o [] o					
SDZ [m]       Skip if decrement data memory is 0         Description       The contents of the specified data memory are decremented by 1. If the result is instruction is skipped. If the result is 0, the following instruction, fetched during instruction execution, is discarded and a dummy cycle is replaced to get the protion (2 cycles). Otherwise proceed with the next instruction (1 cycle).         Operation       Skip if ([m]-1)=0, [m] $\leftarrow$ ([m]-1)         Affected flag(s) $TO$ PDF       OV       Z       AC       C $       -$ SDZA [m]       Decrement data memory and place result in ACC, skip if 0       Decrement data memory and place result in ACC, skip if 0         Description       The contents of the specified data memory are decremented by 1. If the result is instruction is skipped. The result is stored in the accumulator but the data memory unchanged. If the result is 0, the following instruction, fetched during the current execution, is discarded and a dummy cycle is replaced to get the proper instructes). Otherwise proceed with the next instruction (1 cycle).         Operation       Skip if ([m]-1)=0, ACC $\leftarrow$ ([m]-1)         Affected flag(s)       Skip if ([m]-1)=0, ACC $\leftarrow$ ([m]-1)		ТО	PDF	OV	Z	AC	С	
SDZ [m]       Skip if decrement data memory is 0         Description       The contents of the specified data memory are decremented by 1. If the result is instruction is skipped. If the result is 0, the following instruction, fetched during instruction execution, is discarded and a dummy cycle is replaced to get the protion (2 cycles). Otherwise proceed with the next instruction (1 cycle).         Operation       Skip if ([m]-1)=0, [m] $\leftarrow$ ([m]-1)         Affected flag(s) $TO$ PDF       OV       Z       AC       C $       -$ SDZA [m]       Decrement data memory and place result in ACC, skip if 0       Decrement data memory and place result in ACC, skip if 0         Description       The contents of the specified data memory are decremented by 1. If the result is instruction is skipped. The result is stored in the accumulator but the data memory unchanged. If the result is 0, the following instruction, fetched during the current execution, is discarded and a dummy cycle is replaced to get the proper instructes). Otherwise proceed with the next instruction (1 cycle).         Operation       Skip if ([m]-1)=0, ACC $\leftarrow$ ([m]-1)         Affected flag(s)       Skip if ([m]-1)=0, ACC $\leftarrow$ ([m]-1)		_		$\checkmark$		$\checkmark$		
DescriptionThe contents of the specified data memory are decremented by 1. If the result is instruction is skipped. If the result is 0, the following instruction, fetched during instruction execution, is discarded and a dummy cycle is replaced to get the pro- tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).OperationSkip if ([m]-1)=0, [m] $\leftarrow$ ([m]-1)Affected flag(s) $\overline{\text{TO}  \text{PDF}  \text{OV}  Z  \text{AC}  C  \  \  \  \  \  \  \  \  \  \  \  \  \$					-			
instruction is skipped. If the result is 0, the following instruction, fetched during instruction execution, is discarded and a dummy cycle is replaced to get the pro- tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).OperationSkip if ([m]-1)=0, [m] $\leftarrow$ ([m]-1)Affected flag(s) $TO$ PDFOVZACC	SDZ [m]	Skip if dec	rement da	ata memor	ry is 0			
instruction execution, is discarded and a dummy cycle is replaced to get the protion (2 cycles). Otherwise proceed with the next instruction (1 cycle).OperationSkip if ([m]-1)=0, [m] $\leftarrow$ ([m]-1)Affected flag(s) $TO$ PDFOVZACC $     -$ SDZA [m]Decrement data memory and place result in ACC, skip if 0DescriptionThe contents of the specified data memory are decremented by 1. If the result is instruction is skipped. The result is stored in the accumulator but the data memory unchanged. If the result is 0, the following instruction, fetched during the current execution, is discarded and a dummy cycle is replaced to get the proper instructes). Otherwise proceed with the next instruction (1 cycle).OperationSkip if ([m]-1)=0, ACC $\leftarrow$ ([m]-1)Affected flag(s)	Description			•		•	•	
tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).OperationSkip if ([m]-1)=0, [m] $\leftarrow$ ([m]-1)Affected flag(s) $\overline{\text{TO}  \text{PDF}  \text{OV}  \text{Z}  \text{AC}  \text{C} \\ \hline                  $							-	
Affected flag(s) $TO$ PDF       OV       Z       AC       C								•
Affected flag(s) $TO$ PDF       OV       Z       AC       C	Operation	Skip if ([m	]–1)=0, [m	n] ← ([m]–	1)			
TOPDFOVZACCSDZA [m]Decrement data memory and place result in ACC, skip if 0DescriptionThe contents of the specified data memory are decremented by 1. If the result is instruction is skipped. The result is stored in the accumulator but the data memory and place result in ACC, skip if 0DescriptionThe contents of the specified data memory are decremented by 1. If the result is instruction is skipped. The result is stored in the accumulator but the data memory are decremented by 1. If the result is 0, the following instruction, fetched during the current execution, is discarded and a dummy cycle is replaced to get the proper instructed cles). Otherwise proceed with the next instruction (1 cycle).OperationSkip if ([m]-1)=0, ACC $\leftarrow$ ([m]-1)Affected flag(s)			- , , <b>.</b>	- \. J	,			
DescriptionThe contents of the specified data memory are decremented by 1. If the result is instruction is skipped. The result is stored in the accumulator but the data memory unchanged. If the result is 0, the following instruction, fetched during the current execution, is discarded and a dummy cycle is replaced to get the proper instructes). Otherwise proceed with the next instruction (1 cycle).OperationSkip if ([m]-1)=0, ACC $\leftarrow$ ([m]-1)Affected flag(s)	- 3(-/	ТО	PDF	OV	Z	AC	С	
DescriptionThe contents of the specified data memory are decremented by 1. If the result is instruction is skipped. The result is stored in the accumulator but the data memory unchanged. If the result is 0, the following instruction, fetched during the current execution, is discarded and a dummy cycle is replaced to get the proper instructes). Otherwise proceed with the next instruction (1 cycle).OperationSkip if ([m]-1)=0, ACC $\leftarrow$ ([m]-1)Affected flag(s)						_	_	
DescriptionThe contents of the specified data memory are decremented by 1. If the result is instruction is skipped. The result is stored in the accumulator but the data memory unchanged. If the result is 0, the following instruction, fetched during the current execution, is discarded and a dummy cycle is replaced to get the proper instructes). Otherwise proceed with the next instruction (1 cycle).OperationSkip if ([m]-1)=0, ACC $\leftarrow$ ([m]-1)Affected flag(s)	SDZA [m]	Decremer	it data me	mory and	place resu	ult in ACC,	skip if 0	
unchanged. If the result is 0, the following instruction, fetched during the current execution, is discarded and a dummy cycle is replaced to get the proper instructes). Otherwise proceed with the next instruction (1 cycle).         Operation       Skip if ([m]-1)=0, ACC ← ([m]-1)         Affected flag(s)	Description	The conte	nts of the s	specified d	ata memo	ry are decr	emented by	/ 1. If the result
execution, is discarded and a dummy cycle is replaced to get the proper instructed.OperationSkip if ([m]-1)=0, ACC $\leftarrow$ ([m]-1)Affected flag(s) $\square$	·							
cles). Otherwise proceed with the next instruction (1 cycle).OperationSkip if ([m]-1)=0, ACC $\leftarrow$ ([m]-1)Affected flag(s) $\Box$		-				-		-
Operation Skip if ([m]-1)=0, ACC $\leftarrow$ ([m]-1) Affected flag(s)							-	ne proper insti
Affected flag(s)	Operation	,					,	
		P (L.11	. , .,	- · ([]	,			
	· ····································	ТО	PDF	OV	Z	AC	С	
					-			



SET [m]	Set data	memory					
Description	Each bit o	of the spec	ified data	memory is	set to 1.		
Operation	$[m] \leftarrow FF$	н					
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
		—	—	_	—	_	
SET [m]. i	Set bit of	data mem	ory				
Description	Bit i of the	e specified	data mem	nory is set	to 1.		
Operation	[m].i ← 1						
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
		_	—	_	_	—	
SIZ [m]	Skin if inc	rement da	ita memor	vis 0			
Description	•				orv are inc	remented	by 1. If the result is 0, the fol-
Description							ecution, is discarded and a
			0	et the prop	er instruct	tion (2 cycl	les). Otherwise proceed with
<b>0</b>		nstruction					
Operation	Skip if ([n	n]+1)=0, [n	n] ← ([m]+	1)			
Affected flag(s)	то	DDE		7	4.0	0	
	то	PDF	OV	Z	AC	С	
						_	
SIZA [m]	Incremen	t data mer	nory and p	lace resul	t in ACC,	skip if 0	
Description	The conte	ents of the	specified c	lata memo	ory are incr	emented b	by 1. If the result is 0, the next
							ulator. The data memory re-
		-			-		fetched during the current in- replaced to get the proper
							iction (1 cycle).
Operation	Skip if ([n	n]+1)=0, A	CC ← ([m]	+1)			
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
		_	—	_	_	_	
SNZ [m].i	Skip if bit	i of the da	ta memory	y is not 0			
Description	If bit i of th	ne specified	d data men	nory is not	0, the nex	t instructio	n is skipped. If bit i of the data
			-			-	current instruction execution,
		ed and a d eed with tl			-	the proper	instruction (2 cycles). Other-
Operation	Skip if [m				-,		
Affected flag(s)	Cb [11	1, 0					
	ТО	PDF	OV	Z	AC	С	
	_		_	_	_	_	
		1	1				1



SUB A,[m]	Subtract of	data memo	ory from th	e accumu	lator	
Description		fied data n ne accumu	nemory is s ulator.	subtracted	l from the c	ontents o
Operation	$ACC \leftarrow A$	CC+[m]+1				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		—	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SUBM A,[m]	Subtract of	data memo	ory from the	e accumu	lator	
Description		fied data n ne data me	nemory is s emory.	subtracted	l from the c	ontents o
Operation	$[m] \leftarrow AC$	C+[m]+1				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_	—	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SUB A.x	Subtract i	mmediate	data from	the accur	nulator	
Description			specified b It in the ac			cted from
Operation	$ACC \leftarrow A$	CC+x+1				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_	—	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SWAP [m]	Swap nib	bles within	the data r	nemory		
Description		order and h nterchang	nigh-order ed.	nibbles of	the specif	ied data r
Operation	[m].3~[m]	.0 ↔ [m].7	′~[m].4			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	—	—	—		_	—
SWAPA [m]	Swap dat	a memory	and place	result in t	he accumi	ulator
Description	The low-o	rder and h	igh-order r accumulat	nibbles of	the specifie	ed data m
Operation	ACC.3~A		n].7~[m].4			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_	_			_	



SZ [m]	Skip if dat	a memory	is 0				
Description	the currer	nt instructio	n executio	on, is disca	arded and	a dummy	ng instruction, fetched during / cycle is replaced to get the xt instruction (1 cycle).
Operation	Skip if [m]	=0					
Affected flag(s)	[						1
	ТО	PDF	OV	Z	AC	С	-
		—	—	—	_	_	
SZA [m]	Move data	a memory t	o ACC, sk	ip if 0			
Description	0, the follo	owing instru	uction, feto	ched durin	g the curr	ent instru	accumulator. If the contents is ction execution, is discarded
		ext instruct		-	proper ins	struction (2	2 cycles). Otherwise proceed
Operation	Skip if [m]	=0					
Affected flag(s)							-
	ТО	PDF	OV	Z	AC	С	-
		_	—	—	—	_	
SZ [m].i	Skip if bit	i of the data	a memorv	is 0			
Description			-		e following	a instructio	on, fetched during the current
	instructior		is discard	ed and a c	lummy cyc	cle is repla	aced to get the proper instruc-
Operation	Skip if [m]	l.i=0					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	_
			_	_	—	_	
TABRDC [m]	Move the	ROM code	(current p	age) to TI	3LH and c	lata mem	ory
Description		•				•	able pointer (TBLP) is moved o TBLH directly.
Operation		M code (lo ROM code	- /	)			
Affected flag(s)							-
	ТО	PDF	OV	Z	AC	С	_
			_	_	—	_	
TABRDL [m]	Move the	ROM code	(last page	e) to TBLH	l and data	memory	
Description		yte of ROM nemory and				•	e pointer (TBLP) is moved to ctly.
Operation		M code (lo ROM code	• /	)			
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	-
		—		—	—	_	





XOR A,[m]	Logical XO	R accumu	ulator with	data men	nory			
Description	Data in the accumulator and the indicated data memory perform a bitwise logical Exclu sive_OR operation and the result is stored in the accumulator.							
Operation	$ACC \leftarrow AC$	C "XOR"	[m]					
Affected flag(s)							1	
	ТО	PDF	OV	Z	AC	С		
		_	_	$\checkmark$	_	—		
XORM A,[m]	Logical XO	R data me	emory with	the accu	mulator			
Description						•	form a bitwise logical Exclu- The 0 flag is affected.	
Operation	$[m] \leftarrow ACC$	C "XOR" [r	m]					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
			_	$\checkmark$	_	_		
XOR A,x	Logical XO	R immedi	ate data to	the accu	imulator			
Description	Data in the eration. Th			•	•		ise logical Exclusive_OR op- affected.	
Operation	$ACC \leftarrow AC$	C "XOR"	x					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		



# Package Information

28-pin SOP (300mil) Outline Dimensions









Symbol	Dimensions in mil								
Symbol	Min.	Nom.	Max.						
A	394	—	419						
В	290		300						
С	14	_	20						
C'	697		713						
D	92	_	104						
E		50	_						
F	4		_						
G	32	_	38						
Н	4		12						
α	0°	—	10°						



## HT46RB50

### 28-pin SKDIP (300mil) Outline Dimensions








Complete	Dimensions in mil								
Symbol	Min.	Nom.	Max.						
А	1375	_	1395						
В	278	_	298						
С	125	_	135						
D	125	_	145						
E	16	_	20						
F	50	_	70						
G	_	100	—						
Н	295		315						
I	330		375						
α	0°	_	15°						



### 48-pin SSOP (300mil) Outline Dimensions




Symbol	Dimensions in mil		
	Min.	Nom.	Max.
A	395	_	420
В	291	_	299
С	8		12
C′	613		637
D	85		99
E	_	25	
F	4		10
G	25		35
Н	4		12
α	0°		8°



# Product Tape and Reel Specifications

## **Reel Dimensions**



### SOP 28W (300mil)


Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13+0.5 0.2
D	Key Slit Width	2±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2

#### SSOP 48W

Symbol	Description	Dimensions in mm
A	Reel Outer Diameter	330±1
В	Reel Inner Diameter	100±0.1
С	Spindle Hole Diameter	13+0.5 _0.2
D	Key Slit Width	2±0.5
T1	Space Between Flange	32.2+0.3 
T2	Reel Thickness	38.2±0.2




### **Carrier Tape Dimensions**



## SOP 28W (300mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24±0.3
Р	Cavity Pitch	12±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4±0.1
P1	Cavity to Perforation (Length Direction)	2±0.1
A0	Cavity Length	10.85±0.1
В0	Cavity Width	18.34±0.1
K0	Cavity Depth	2.97±0.1
t	Carrier Tape Thickness	0.35±0.01
С	Cover Tape Width	21.3





### SSOP 48W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	32±0.3
Р	Cavity Pitch	16±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	14.2±0.1
D	Perforation Diameter	2 Min.
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4±0.1
P1	Cavity to Perforation (Length Direction)	2±0.1
A0	Cavity Length	12±0.1
B0	Cavity Width	16.2±0.1
K1	Cavity Depth	2.4±0.1
K2	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	25.5



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office) 4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

#### Holtek Semiconductor Inc. (Shenzhen Sales Office)

5/F, Unit A, Productivity Building, Cross of Science M 3rd Road and Gaoxin M 2nd Road, Science Park, Nanshan District, Shenzhen, China 518057 Tel: 0755-8616-9908, 8616-9308 Fax: 0755-8616-9533

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 010-6641-0030, 6641-7751, 6641-7752 Fax: 010-6641-0125

Holtek Semiconductor Inc. (Chengdu Sales Office) 709, Building 3, Champagne Plaza, No.97 Dongda Street, Chengdu, Sichuan, China 610016 Tel: 028-6653-6590 Fax: 028-6653-6591

Holmate Semiconductor, Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2006 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this handbook is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.