

HT45R36 C/R to F Type 8-Bit OTP MCU

Technical Document

- <u>Tools Information</u>
- FAQs
- Application Note

Features

- Operating voltage: f_{SYS}=4MHz: 2.2V~5.5V f_{SYS}=8MHz: 3.3V~5.5V
- 25 bidirectional I/O lines
- Two external interrupt inputs shared with I/O lines
- 8-bit programmable timer/event counter with overflow interrupt and 7-stage prescaler
- External RC oscillation converter
- On-chip crystal and RC oscillator
- Watchdog Timer
- 16 capacitor/resistor sensor input
- 2048×14 program memory
- 120×8 data memory RAM
- **General Description**

The HT45R36 is an 8-bit high performance, RISC architecture microcontroller device specifically designed for cost-effective multiple I/O control product applications.

The advantages of low power consumption, I/O flexibility, timer functions, oscillator options, Power Down and


- Power Down and Wake-up function reduce power consumption
- Up to 0.5 μs instruction cycle with 8MHz system clock at V_DD=5V
- All instructions executed in one or two machine cycles
- 14-bit table read instruction
- Four-level subroutine nesting
- Bit manipulation instruction
- 63 powerful instructions
- · Low voltage reset function
- 44/52-pin QFP package

wake-up functions, Watchdog Timer, enhance the versatility of these devices to suit a wide range of application possibilities such as industrial control, consumer products, subsystem controllers, etc.


Rev. 1.00



Block Diagram



Pin Assignment





Pin Description

| Pin Name | I/O | Options | Description |
|--|-------|-----------------------|---|
| PA0/INT0 PA1/INT1 PA2/TMR PA3~PA7 | I/O | Pull-high* Wake-up | Bidirectional 8-bit I/O port. Each pin can be configured as a wake-up input via con- figuration options. Software instructions determine if the pin is a CMOS output or Schmitt trigger input. Pull-high resistors can be added to the whole port via a con- figuration option. Pins PA0 and PA1 are pin-shared with external interrupt input pins INT0 and INT1, respectively. Configuration options determine the interrupt enable/disable and the interrupt low/high trigger type. Pins PA2 is pin-shared with the external timer input pins TMR. |
| PB0~PB7 | I/O | Pull-high | Bidirectional 8-bit input/output port. Software instructions determine if the pin is a CMOS output or Schmitt trigger input. Pull-high resistors can be added to the whole port via a configuration option. |
| PC0~PC7 | I/O | Pull-high | Bidirectional 8-bit input/output port. Software instructions determine if the pin is a CMOS output or Schmitt trigger input. Pull-high resistors can be added to the whole port via a configuration option. |
| PD0 | I/O | Pull-high | Bidirectional 1-bit input/output port. Software instructions determine if the pin is a CMOS output or Schmitt trigger input. A pull-high resistor can be added via a configuration option. |
| RC1~RC16 | Ι | _ | Capacitor or resistor connection pins |
| RCOUT | Ι | _ | Capacitor or resistor connection pin to RC OSC |
| IN | Ι | _ | Oscillation input pin |
| RREF | 0 | — | Reference resistor connection pin |
| CREF | 0 | _ | Reference capacitor connection pin |
| RES | Ι | _ | Schmitt trigger reset input. Active low |
| VSS | | _ | Negative power supply, ground |
| VSSC | _ | _ | Negative power supply for PC, ground |
| VDD | _ | _ | Positive power supply |
| VDDB | _ | _ | Positive power supply PB |
| OSC1 OSC2 | 0 | Crystal or RC | OSC1, OSC2 are connected to an RC network or Crystal determined by a configu- ration option, for the internal system clock. In the case of the RC oscillator, OSC2 can be used to monitor the system clock. Its frequency is 1/4 system clock. |

Note: *All pull-high resistors are controlled by an option bit.

Absolute Maximum Ratings

| Supply Voltage | V _{SS} –0.3V to V _{SS} +6.0V | Storage Temperature | –50°C to 125°C |
|-------------------------|--|-----------------------|----------------|
| Input Voltage | V _{SS} –0.3V to V _{DD} +0.3V | Operating Temperature | –40°C to 85°C |
| I _{OL} Total | 300mA | I _{OH} Total | –200mA |
| Total Power Dissipation | 500mW | | |

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



HT45R36

D.C. Characteristics

Ta=25°C

| Cumb al | Demonster | | Test Conditions | Min | T | | Unit | |
|-------------------|--|----|-------------------------------------|--------------------|----------|--------------------|------|--|
| Symbol | Parameter | | Conditions | Min. | Тур. | Max. | Unit | |
| M | D Operating Voltage | | f _{SYS} =4MHz | 2.2 | | 5.5 | V | |
| V _{DD} | Operating voltage | _ | f _{SYS} =8MHz | 3.3 | _ | 5.5 | V | |
| I | Operating Current | 3V | No load, f _{SYS} =4MHz | | 1 | 2 | mA | |
| I _{DD1} | (Crystal OSC, RC OSC) | 5V | No load, ISYS-4MI IZ | _ | 3 | 5 | mA | |
| I _{DD2} | Operating Current (Crystal OSC, RC OSC) | 5V | No load, f _{SYS} =8MHz | _ | 4 | 8 | mA | |
| lo== (| Standby Current (MDT Enchlad) | 3V | | | | 5 | μA | |
| I _{STB1} | Standby Current (WDT Enabled) | 5V | No load, system HALT | _ | | 10 | μA | |
| 10770 | Standby Current (WDT Disabled) | 3V | No load, system HALT | | | 1 | μA | |
| I _{STB2} | Standby Current (WDT Disabled) | 5V | No load, system HALT | _ | | 2 | μA | |
| V _{IL1} | Input Low Voltage for I/O Ports, TMR, INT0 and INT1 | | _ | 0 | _ | 0.3V _{DD} | V | |
| V _{IH1} | Input High Voltage for I/O Ports, TMR, INT0 and INT1 | | _ | 0.7V _{DD} | _ | V _{DD} | V | |
| V _{IL2} | Input Low Voltage (RES) | _ | | 0 | | $0.4V_{DD}$ | V | |
| V _{IH2} | Input High Voltage (RES) | _ | | 0.9V _{DD} | _ | V _{DD} | V | |
| V_{LVR} | Low Voltage Reset | | LVRenabled | 2.7 | 3.0 | 3.3 | V | |
| 1 | PA, PB, PD0, RREF and CREF | 3V | V _{OL} =0.1V _{DD} | 4 | 8 | _ | mA | |
| I _{OL1} | Sink Current | 5V | V _{OL} =0.1V _{DD} | 10 | 20 | _ | mA | |
| 1 | PA, PC, PD0, RREF and CREF | 3V | V _{OH} =0.9V _{DD} | -2 | -4 | | mA | |
| I _{OH1} | Source Current | 5V | VOH-0.9VDD | -5 | -10 | | mA | |
| امر | PC Sink Current | 3V | V _{OL} =0.1V _{DD} | 8 | 16 | | mA | |
| I _{OL2} | | 5V | | 20 | 40 | _ | mA | |
| | PB Source Current | 3V | V _{OH} =0.9V _{DD} | -4 | -8 | | mA | |
| I _{OH2} | | 5V | VOH 0.0VDD | -10 | -20 | — | mA | |
| R _{PH} | Pull-high Resistance | 3V | | 20 | 60 | 100 | kΩ | |
| I VPH | run-nign Resistance | 5V | | 10 | 30 | 50 | kΩ | |

Rev. 1.00



A.C. Characteristics

| Ta= | 25° | C |
|-----|-----|---|

| Cumhal | Devenueter | | Test Conditions | Min | Tun | Max. | 11 | |
|--------------------|--|-----------------|-----------------------|------|------|------|------------------|--|
| Symbol | Parameter | V _{DD} | Conditions | Min. | Тур. | wax. | Unit | |
| £ | System Clock | _ | 2.2V~5.5V | 400 | _ | 4000 | kHz | |
| f _{SYS} | (Crystal OSC, RC OSC) | _ | 3.3V~5.5V | 400 | _ | 8000 | kHz | |
| £ | | | 2.2V~5.5V | 0 | _ | 4000 | kHz | |
| f _{TIMER} | Timer I/P Frequency | | 3.3V~5.5V | 0 | _ | 8000 | kHz | |
| | | | | 45 | 90 | 180 | μS | |
| twdtosc | Watchdog Oscillator Period | 5V | | 32 | 65 | 130 | μS | |
| + | Watchdog Time-out Period | | | 11 | 23 | 46 | ms | |
| t _{WDT1} | (WDT RC OSC) | 5V | Without WDT prescaler | 8 | 17 | 33 | ms | |
| t _{WDT2} | Watchdog Time-out Period (System Clock/4) | _ | Without WDT prescaler | _ | 1024 | _ | t _{SYS} | |
| t _{RES} | External Reset Low Pulse Width | _ | _ | 1 | _ | _ | μS | |
| t _{SST} | System Start-up Timer Period | _ | Wake-up from HALT | | 1024 | _ | t _{SYS} | |
| t _{INT} | Interrupt Pulse Width | | _ | 1 | _ | _ | μs | |
| t _{LVR} | Low Voltage Reset Time | _ | _ | 0.25 | 1 | 2 | ms | |

Rev. 1.00

5



Functional Description

Execution Flow

The system clock for the microcontroller is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute in a cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

Program Counter – PC

The program counter (PC) controls the sequence in which the instructions stored in program ROM are executed and its contents specify full range of program memory.


After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, a conditional skip execution, loading the PCL register, a subroutine call, an initial reset, an internal interrupt, an external interrupt or return from a subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise the program will proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writable register (06H). Moving data into the PCL performs a short jump. The destination must be within the current Program Memory Page.

When a control transfer takes place, an additional dummy cycle is required.



| Mode | | Program Counter | | | | | | | | | |
|---|-------------------|-----------------|----|----|----|----|----|----|----|----|----|
| Mode | *10 | *9 | *8 | *7 | *6 | *5 | *4 | *3 | *2 | *1 | *0 |
| Initial Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| External Interrupt 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| External Interrupt 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| Timer/Event Counter Overflow | | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| External RC Oscillation Converter Interrupt | | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| Skip | Program Counter+2 | | | | | | | | | | |
| Loading PCL | *10 | *9 | *8 | @7 | @6 | @5 | @4 | @3 | @2 | @1 | @0 |
| Jump, Call Branch | | #9 | #8 | #7 | #6 | #5 | #4 | #3 | #2 | #1 | #0 |
| Return from Subroutine | S10 | S9 | S8 | S7 | S6 | S5 | S4 | S3 | S2 | S1 | S0 |

Program Counter

Note: *10~*0: Program Counter bits #10~#0: Instruction code bits S10~S0: Stack register bits @7~@0: PCL bits

Rev. 1.00

6



Program Memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 2048×14 bits, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:

Location 000H

This area is reserved for program initialisation. After a device reset, the program always begins execution at location 000H.

Location 004H


This location is reserved for the external interrupt 0 service program. If the INT0 input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at this location.

Location 008H

This location is reserved for the external interrupt 1 service program. If the INT1 input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at this location.

Location 00CH

This location is reserved for the Timer/Event Counter interrupt service program. If a Timer interrupt results from a Timer/Event Counter overflow, and the interrupt is enabled and the stack is not full, the program begins execution at this location.



Location 010H

This location is reserved for the external RC oscillation converter interrupt service program. If an external RC oscillation converter interrupt results from an external RC oscillation converter interrupt is activated, and the interrupt is enabled and the stack is not full, the program begins execution at this location.

Table location

Any location in the program memory can be used as a look-up table. The instructions "TABRDC [m]" (the current page, 1 page=256 words) and "TABRDL [m]" transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, and the remaining 2 bits are read as "0". The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors may therefore occur. In other words, using the table read instruction in the main routine and also in the ISR should be avoided. However, if the table read instruction has to be used in both the main routine and in the ISR, the interrupt should be disabled prior to the table read instruction execution. The interrupt should not be re-enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

Stack Register – STACK

This is a special part of the memory which is used to save the contents of the program counter only. The stack is organised into 4-levels and is neither part of the data nor part of the program space, and is neither readable nor writable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledgment, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled

P10~P8: Current program counter bits

| Instruction Table Location | | | | | | | | | | | |
|----------------------------|-----|----|----|----|----|----|----|----|----|----|----|
| Instruction | *10 | *9 | *8 | *7 | *6 | *5 | *4 | *3 | *2 | *1 | *0 |
| TABRDC [m] | P10 | P9 | P8 | @7 | @6 | @5 | @4 | @3 | @2 | @1 | @0 |
| TABRDL [m] | 1 | 1 | 1 | @7 | @6 | @5 | @4 | @3 | @2 | @1 | @0 |

Table Location

Note: *10~*0: Table location bits

@7~@0: Table pointer bits

```
Rev. 1.00
```





by a return instruction, RET or RETI, the program counter is restored to its previous value from the stack. After a device reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledgment will be inhibited. When the stack pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost as only the most recent 4 return addresses are stored.

Data Memory - RAM

The data memory has a capacity of 150×8 bits. The data memory is divided into two functional groups: special function registers and general purpose data memory (120×8). Most are read/write, but some are read only. The general purpose data memory, addressed from 28H to 7FH at Bank 0 and from 40H to 5FH at Bank 1, is used for data and control information under instruction commands.


All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by the "SET [m].i" and "CLR [m].i" bit manipulation instructions. They are also indirectly accessible through the memory pointer registers (MP0;01H, MP1;02H).

Bank 1 must be addressed indirectly using the memory pointer MP1 and the indirect addressing register IAR1. Any direct addressing or any indirect addressing using MP0 and IAR0 will always result in data from Bank 0 being accessed.

Indirect Addressing Register

The method of indirect addressing allows data manipulation using memory pointers instead of the usual direct memory addressing method where the actual memory address is defined. Any action on the indirect addressing registers will result in corresponding read/write operations to the memory location specified by the corresponding memory pointers. This device contains two indirect addressing registers known as IAR0 and IAR1 and two memory pointers MP0 and MP1. Note that these indirect addressing registers are not physically implemented and that reading the indirect addressing registers indirectly will return a result of "00H" and writing to the registers indirectly will result in no operation.

The two memory pointers, MP0 and MP1, are physically implemented in the data memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data.



When any operation to the relevant indirect addressing registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related memory pointer.

Bit 7 of the memory pointers are not implemented. However, it must be noted that when the memory pointers in this device is read, a value of "1" will be read.



Bank Pointer - BP

When using instructions to access the general purpose data memory in Bank 0 or Bank 1, it is necessary to ensure that the correct area is selected. The general purpose data memory is sub-divided into two banks, Bank 0 and Bank 1 for this device. Selecting the correct data memory area is achieved by using the bank pointer. If data in Bank 0 or Bank 1 is to be accessed, the BP must be set to the values "00H" or "01H" respectively, however, it must be noted that data in Bank 1 can only be addressed indirectly using the MP1 memory pointer and the IAR1 indirect addressing register.

Any direct addressing or any indirect addressing using MP0 and IAR0 will always result in data from Bank 0 being accessed. The data memory is initialized to Bank 0 after a reset, except for the WDT time-out reset in the Power Down Mode, in which case, the data memory bank remains unchanged.

It should be noted that the special function data memory is not affected by the bank selection, which means that the special function registers can be accessed from within either Bank 0 or Bank 1.

Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location "05H" of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator.

Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but also changes the status register.

Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition operations related to the status register may give different results from those intended. The TO flag can be affected only by a system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction.

The PDF flag can be affected only by executing a "HALT" or "CLR WDT" instruction or a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

| Bit No. | Label | Function |
|---------|-------|--|
| 0 | С | C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction. |
| 1 | AC | AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared. |
| 2 | Z | Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared. |
| 3 | OV | OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared. |
| 4 | PDF | PDF is cleared by system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction. |
| 5 | то | TO is cleared by system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out. |
| 6~7 | _ | Unused bit, read as "0" |

Status (0AH) Register



Interrupt

The devices provides two external interrupts, one internal 8-bit timer/event counter interrupt and one external RC oscillation converter interrupt. The interrupt control register 0 (INTC0;0BH) and interrupt control register 1 (INTC1;1EH) both contain the interrupt control bits that are used to set the enable/disable and interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked, by clearing the EMI bit. This scheme may prevent further interrupt nesting. Other interrupt requests may happen during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC0 and INTC1 registers may be set to allow interrupt nesting.

If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at a specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the accumulator or status register are altered by the interrupt service program, this may corrupt the desired control sequence, therefore their contents should be saved in advance.

External interrupts are triggered by an edge transition on pins INT0 or INT1. A configuration option enables these pins as interrupts and selects if they are active on high to low or low to high transitions. If active their related interrupt request flag, EIF0; bit 4 in INTC0, and EIF1; bit 5 in INTC0, will be set. After the interrupt is enabled, the stack is not full, and the external interrupt is active, a subroutine call to location "04H" or "08H" will occur. The interrupt request flags, EIF0 or EIF1, and the EMI bit will all be cleared to disable other interrupts.

The internal Timer/Event Counter interrupt is initialised by setting the Timer/Event Counter interrupt request flag, TF; bit 6 in INTCO. A timer interrupt will be generated when the timer overflows. After the interrupt is enabled, and the stack is not full, and the TF bit is set, a subroutine call to location "0CH" will occur. The related interrupt request flag, TF, is reset, and the EMI bit is cleared to disable other interrupts.

The external RC oscillation converter interrupt is initialized by setting the external RC oscillation converter interrupt request flag, RCOCF; bit 4 of INTC1. This is caused by a Timer A or Timer B overflow. When the interrupt is enabled, and the stack is not full and the RCOCF bit is set, a subroutine call to location "10H" will occur. The related interrupt request flag, RCOCF, will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgments are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1, if the stack is not full. To return from the interrupt subroutine, a "RET" or "RETI" instruction may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

| No. | Interrupt Source | Priority | Vector |
|-----|--|----------|--------|
| а | External Interrupt 0 | 1 | 04H |
| b | External Interrupt 1 | 2 | 08H |
| с | Timer/Event Counter Overflow | 3 | 0CH |
| d | External RC Oscillation Converter Interrupt | 4 | 10H |

Interrupt Priority

The Timer/Event Counter interrupt request flag, TF, external interrupt 1 request flag, EIF1, external interrupt 0 request flag, EIF0, enable Timer/Event Counter interrupt bit, ETI, enable external interrupt 1 bit, EEI1, enable external interrupt 0 bit, EEI0, and enable master interrupt bit, EMI, form the interrupt control register 0, INTC0, which is located at "0BH" in the RAM.

The external RC oscillation converter interrupt request flag, RCOCF, enable external RC oscillation converter interrupt bit, ERCOCI, form the interrupt control register 1 (INTC1) which is located at "1EH" in the RAM.

EMI, EEI0, EEI1, ETI and ERCOCI are all used to control the enable/disable status of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags, TF, RCOCF, EIF1 and EIF0, are all set, they remain in the INTC1 or INTC0 registers respectively until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence may be damaged once the "CALL" is executed in the interrupt subroutine.



| Bit No. | Label | Function | | | |
|---------|-------|--|--|--|--|
| 0 | EMI | Controls the master (global) interrupt (1= enabled; 0= disabled) | | | |
| 1 | EEI0 | ntrols the external interrupt 0 (1= enabled; 0= disabled) | | | |
| 2 | EEI1 | ntrols the external interrupt 1 (1= enabled; 0= disabled) | | | |
| 3 | ETI | Controls the Timer/Event Counter interrupt (1= enabled; 0= disabled) | | | |
| 4 | EIF0 | External interrupt 0 request flag (1= active; 0= inactive) | | | |
| 5 | EIF1 | External interrupt 1 request flag (1= active; 0= inactive) | | | |
| 6 | TF | Internal Timer/Event Counter request flag (1= active; 0= inactive) | | | |
| 7 | | nused bit, read as "0" | | | |


INTC0 (0BH) Register

| Bit No. | Label | Function | | | | |
|----------|--------|--|--|--|--|--|
| 0 | ERCOCI | Controls the external RC oscillation converter interrupt (1= enabled; 0= disabled) | | | | |
| 1~3, 5~7 | _ | Unused bit, read as "0" | | | | |
| 4 | RCOCF | External RC oscillation converter request flag (1= active; 0= inactive) | | | | |

INTC1 (1EH) Register

Oscillator Configuration

There are two oscillator circuits in the microcontroller.



System Oscillator

Both are designed for system clocks, namely the RC oscillator and the Crystal oscillator, the choice of which is determined by a configuration option. When the device enters the Power Down Mode, the system oscillator will stop running and will ignore external signals to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VDD is required to produce oscillation. The resistance must range from $24k\Omega$ to $1M\Omega$. The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution, however, the frequency of oscillation may vary with VDD, temperatures and the device itself due to process variations. It is, therefore, not suitable for timing sensitive operations where an accurate oscillator frequency is desired.

If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator. No other external components are required. Instead of a crystal, a resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors connected between OSC1, OSC2 and ground are required, if the oscillator frequency is less than 1MHz.

The WDT oscillator is a free running on-chip RC oscillator which requires no external components. Even if the system enters the Power Down Mode, where the system clock is stopped, the WDT oscillator will continue to operate with a period of approximately 65μ s at 5V. The WDT oscillator can be disabled by a configuration option to conserve power.

Watchdog Timer – WDT

The WDT clock can be sourced from its own dedicated internal oscillator (WDT oscillator), or from the or instruction clock, which is the system clock divided by 4. The choice is determined via a configuration option. The WDT timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by a configuration option. If the Watchdog Timer is disabled, any executions related to the WDT result in no operation.

The WDT clock source is first divided by 256. If the internal WDT oscillator is used ,this gives a nominal time-out period of approximately 17ms at 5V. This time-out period may vary with temperatures, VDD and process variations. By using the WDT prescaler, longer time-out periods can be realised. Writing data to the WS2, WS1, WS0 bits in the WDTS register, can give different time-out periods. If WS2, WS1, and WS0 are all equal to 1, the division ratio will be 1:128, and the maximum time-out period will be 2.1s at 5V. If the internal WDT os-



HT45R36

cillator is disabled, the WDT clock may still come from the instruction clock and operate in the same manner except that in the Power Down state the WDT will stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic. The high nibble and bit 3 of the WDTS can be used for user defined flags.

If the device operates in a noisy environment, using the internal WDT oscillator is the recommended choice, since the HALT instruction will stop the system clock.

| WS2 | WS1 | WS0 | Division Ratio |
|-----|-----|-----|-----------------------|
| 0 | 0 | 0 | 1:1 |
| 0 | 0 | 1 | 1:2 |
| 0 | 1 | 0 | 1:4 |
| 0 | 1 | 1 | 1:8 |
| 1 | 0 | 0 | 1:16 |
| 1 | 0 | 1 | 1:32 |
| 1 | 1 | 0 | 1:64 |
| 1 | 1 | 1 | 1:128 |

WDTS (09H) Register

The WDT overflow under normal operation will generate a "chip reset" and set the status bit "TO". But in the Power Down mode, the overflow will generate a "warm reset", where only the Program Counter and SP are reset to zero. To clear the contents of the WDT, including the WDT prescaler, three methods can be used; an external reset (a low level to RES), a software instruction and a "HALT" instruction. The software instruction includes "CLR WDT" instruction and the instruction pair -"CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the configuration option - "CLR WDT times selection op tion". If the "CLR WDT" is selected, i.e. CLRWDT times equal one, any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen, i.e. CLRWDT times equal two, these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of a time-out.


Power Down Operation – HALT

The Power Down mode is initialized by the "HALT" instruction and results in the following...

- The system oscillator will be turned off but the WDT oscillator keeps running, if the internal WDT oscillator has been selected as the WDT source clock.
- The contents of the on chip RAM and registers remain unchanged.
- The WDT and WDT prescaler will be cleared and will resume counting, if the internal WDT oscillator has been selected as the WDT source clock
- Allofthel/Oportswillmaintaintheiroriginalstatus.
- The PDF flag is set and the TO flag is cleared.

The system can leave the Power Down mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialisation and the WDT overflow performs a "warm reset". After the TO and PDF flags are examined, the reason for chip reset can be determined. The PDF flag is cleared by a system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the program counter and SP; the other registers maintain their their original status.

The port A and interrupt methods of wake-up can be considered as a continuation of normal execution. Each bit in port A can be independently selected by configuration options to wake-up the device. When awakened from an I/O port stimulus, the program will resume execution at the next instruction. If it is awakened due to an interrupt, two sequences may happen. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the Power Down mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024 t_{SYS} (system clock periods) to resume normal operation. In other words, a dummy period will be inserted after wake-up. If the wake-up results from an interrupt acknowledgment, the actual interrupt subrou-



Watchdog Timer

Rev. 1.00



tine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimise power consumption, all the I/O pins should be carefully managed before entering the Power Down mode.

Reset

There are three ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

A WDT time-out, when the device is in the Power Down mode, is different from other device reset conditions, in that it can perform a "warm reset" that resets only the Program Counter and the SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to their "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between the different device reset types.

| то | PDF | RESET Conditions | |
|----|-----|--------------------------------------|--|
| 0 | 0 | RES reset during power-up | |
| u | u | RES reset during normal operation | |
| 0 | 1 | RES wake-up HALT | |
| 1 | u | WDT time-out during normal operation | |
| 1 | 1 | WDT wake-up HALT | |

Note: "u" means "unchanged"


To guarantee that the system oscillator is started and stabilised, the SST or System Start-up Timer, provides an extra-delay of 1024 system clock pulses when the system is reset (power-up, WDT time-out or $\overline{\text{RES}}$ reset) or when the system awakens from a Power Down state.

When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable the SST delay.

An extra option load time delay is added during a system reset (power-up, WDT time-out at normal mode or $\overline{\text{RES}}$ reset).

The functional unit device reset status are shown below.


| Program Counter | 000H |
|---------------------|---|
| Interrupt | Disable |
| Prescaler | Clear |
| WDT | Clear. After master reset, WDT begins counting |
| Timer/Event Counter | Off |
| Input/Output Ports | Input mode |
| Stack Pointer | Points to the top of the stack |



Note: "*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.



Reset Timing Chart



Reset Configuration



The states of the registers is summarized in the table.

| Register | Reset (Power-on) | WDT Time-out (Normal Operation) | RES Reset (Normal Operation) | RES Reset (HALT) | WDT Time-out (HALT)* |
|--------------------|---------------------|------------------------------------|---------------------------------|---------------------|-------------------------|
| MP0 | -xxx xxxx | -uuu uuuu | -uuu uuuu | -uuu uuuu | -uuu uuuu |
| MP1 | -xxx xxxx | -uuu uuuu | -uuu uuuu | -uuu uuuu | -uuu uuuu |
| BP | 0 | 0 | 0 | 0 | 0 |
| ACC | XXXX XXXX | นนนน นนนน | นนนน นนนน | นนนน นนนน | นนนน นนนน |
| Program Counter | 000H | 000H | 000H | 000H | 000H |
| TBLP | XXXX XXXX | นนนน นนนน | นนนน นนนน | นนนน นนนน | սսսս սսսս |
| TBLH | xx xxxx | uu uuuu | uu uuuu | uu uuuu | uu uuuu |
| WDTS | 0000 0111 | 0000 0111 | 0000 0111 | 0000 0111 | นนนน นนนน |
| STATUS | 00 xxxx | 1u uuuu | uu uuuu | 01 uuuu | 11 uuuu |
| INTC0 | -000 0000 | -000 0000 | -000 0000 | -000 0000 | -uuu uuuu |
| TMR | XXXX XXXX | XXXX XXXX | XXXX XXXX | XXXX XXXX | սսսս սսսս |
| TMRC | 00-0 1000 | 00-0 1000 | 00-0 1000 | 00-0 1000 | uu-u uuuu |
| PA | 1111 1111 | 1111 1111 | 1111 1111 | 1111 1111 | սսսս սսսս |
| PAC | 1111 1111 | 1111 1111 | 1111 1111 | 1111 1111 | սսսս սսսս |
| РВ | 1111 1111 | 1111 1111 | 1111 1111 | 1111 1111 | սսսս սսսս |
| PBC | 1111 1111 | 1111 1111 | 1111 1111 | 1111 1111 | սսսս սսսս |
| PC | 1111 1111 | 1111 1111 | 1111 1111 | 1111 1111 | սսսս սսսս |
| PCC | 1111 1111 | 1111 1111 | 1111 1111 | 1111 1111 | սսսս սսսս |
| PD | 1 | 1 | 1 | 1 | u |
| PDC | 1 | 1 | 1 | 1 | u |
| ASCR | 1 1111 | 1 1111 | 1 1111 | 1 1111 | u uuuu |
| INTC1 | 00 | 00 | 00 | 00 | uu |
| TMRAH | XXXX XXXX | XXXX XXXX | XXXX XXXX | XXXX XXXX | սսսս սսսս |
| TMRAL | XXXX XXXX | XXXX XXXX | XXXX XXXX | XXXX XXXX | นนนน นนนน |
| RCOCCR | 0000 1 | 0000 1 | 0000 1 | 0000 1 | uuuu u |
| TMRBH | XXXX XXXX | XXXX XXXX | XXXX XXXX | XXXX XXXX | นนนน นนนน |
| TMRBL | XXXX XXXX | XXXX XXXX | XXXX XXXX | XXXX XXXX | นนนน นนนน |
| RCOCR | 1xxx00 | 1xxx00 | 1xxx00 | 1xxx00 | uuuuuu |

14

Note: "*" means "warm reset"

"u" means "unchanged"

"x" means "unknown"

Rev. 1.00



HT45R36

Timer/Event Counter

An 8-bit timer/event counter, known as Timer/Event Counter, is implemented in the microcontroller. The Timer/Event Counter contains an 8-bit programmable count-up counter whose clock may come from an external source or from the system clock. Using the external clock input allows the user to count external events, measure time internals or pulse widths, or generate an accurate time base. Using the internal clock allows the user to generate an accurate time base.

There are 2 registers related to the Timer/Event Counter, TMR (0DH) and TMRC (0EH). Two physical registers are mapped to TMR location; writing to TMR places the start value be placed in the Timer/Event Counter preload register while reading TMR retrieves the contents of the Timer/Event Counter. The TMRC is a timer/event counter control register, which defines the timer operating conditions.

The TM0, TM1 bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external TMR pin. The timer mode functions as a normal timer with the clock source coming from the $f_{\rm INT}$ clock. The pulse width measurement mode can be used to measure the high or low level duration of an external signal on the TMR pin. The counting is based on the $f_{\rm INT}$ clock source. In the event counting or timer mode, once the timer/event counter starts counting, it will count from the current contents in the Timer/Event Counter to FFH. Once overflow occurs, the counter is reloaded from the Timer/Event Counter preload register and generates an interrupt request flag (TF; bit 5 of INTC0) at the same time.

In the pulse width measurement mode, with the TON and bits equal to one, once the TMR has received a

transient from low to high, or high to low if the bit is "0", it will start counting until the TMR pin returns to its original level and resets the TON bit. The measured result will remain in the Timer/Event Counter even if the activated transient occurs again. In other words, only a single shot measurement can be made. The TON bit must be set again by software for further measurements to be made. Note that, in this operating mode, the Timer/Event Counter starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter is reloaded from the Timer/Event Counter preload register and issues an interrupt request just like the other two modes.

To enable the counting operation, the Timer ON bit, TON; bit 4 of TMRC, should be set to "1". In the pulse width measurement mode, the TON will be cleared automatically after the measurement cycle is completed. But in the other two modes the RCOCON can only be reset by instructions. The overflow of the Timer/Event Counter is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ETI can disable the interrupt service.


In the case of a Timer/Event Counter OFF condition, writing data to the Timer/Event Counter preload register will also reload that data to the Timer/Event Counter. But if the Timer/Event Counter is already running, data written to it will only be loaded into the Timer/Event Counter preload register. The Timer/Event Counter will continue to operate until an overflow occurs. When the Timer/Event Counter is read, the clock will be blocked to avoid errors. As clock blocking may results in a counting error, this must be taken into consideration by the programmer. Bit0~Bit2 of the TMRC can be used to define the pre-scaling stages of the internal clock sources of Timer/Event Counter. The definitions are as shown.

| Bit No. | Label | Function |
|---------|-------------|---|
| 0~2 | TPSC0~TPSC2 | To define the prescaler stages, TPSC2, TPSC1, TPSC0= 000: $f_{INT}=f_{SYS}$ 001: $f_{INT}=f_{SYS}/2$ 010: $f_{INT}=f_{SYS}/4$ 011: $f_{INT}=f_{SYS}/8$ 100: $f_{INT}=f_{SYS}/16$ 101: $f_{INT}=f_{SYS}/32$ 110: $f_{INT}=f_{SYS}/64$ 111: $f_{INT}=f_{SYS}/128$ |
| 3 | TE | To define the TMR active edge of the timer/event counter (0=active on low to high; 1=active on high to low) |
| 4 | TON | To enable or disable timer counting (0=disabled; 1=enabled) |
| 5 | | Unused bit, read as "0" |
| 6 7 | TM0 TM1 | To define the operating mode, TM1, TM0= 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused |

TMRC (0EH) Register

Rev. 1.00





Timer/Event Counter

External RC Oscillation Converter

An external RC oscillation mode is implemented in the device. The RC oscillation converter contains two 16-bit programmable count-up counters and the Timer A clock source may come from the system clock or system clock/4. The timer B clock source may come from the external RC oscillator.


The RC oscillation converter is comprised of the TMRAL, TMRAH, TMRBL, TMRBH registers when the RCO bit, bit 1 of RCOCR register, is "1". The RC oscillation converter Timer B clock source may come from an external RC oscillator. The Timer A clock source comes from the system clock or from the system clock/4, determined by the RCOCCR register.

| Bit No. | Label | Function |
|-------------|--------|--|
| 0~2 | | Unused bit, read as "0" |
| 3 | | Undefined bit, this bit can read/write |
| 4 | RCOCON | To enable or disable external RC oscillation converter counting (0= disabled; 1= enabled) |
| 5 6 7 | | To define the Timer A clock source, RCOM2, RCOM1, RCOM0= 000= System clock 001= System clock/4 010= Unused 011= Unused 100= Unused 101= Unused 110= Unused 111= Unused |

RCOCCR (22H) Register

| Bit No. | Label | Function |
|---------|-------|--|
| 0 | OVB | In the RC oscillation converter mode, this bit is used to define the timer/event counter interrupt, which comes from Timer A overflow or Timer B overflow. (0= Timer A overflow; 1= Timer B overflow) |
| 1 | RCO | Define RC oscillation converter mode. (0= Disable RC oscillation converter mode; 1= Enable RC oscillation converter mode) |
| 2~3 | | Unused bit, read as "0" |
| 4~7 | RW | 4-bit read/write registers for user defined. |

RCOCR (25H) Register



External RC Oscillation Converter

Rev. 1.00

16





There are six registers related to the RC oscillation converter, i.e., TMRAH, TMRAL, RCOCCR, TMRBH, TMRBL and RCOCR. The internal timer clock is the input to TMRAH and TMRAL, the external RC oscillation is the input to TMRBH and TMRBL. The OVB bit, bit 0 of RCOCR register, decides whether Timer A overflows or Timer B overflows, then the RCOCF bit is set and an external RC oscillation converter interrupt occurs. When the RC oscillation converter mode Timer A or Timer B overflows, the RCOCON bit is reset to "0" and stops counting. Writing to TMRAH/TMRBH places the start value in Timer A/Timer B while reading TMRAH/TMRBH obtains the contents of Timer A/Timer B. Writing to TMRAL/TMRBL only writes the data into a low byte buffer. However writing to TMRAH/TMRBH will write the data and the contents of the low byte buffer into the Timer A/Timer B (16-bit) simultaneously. Timer A/Timer B is changed by writing to TMRAH/TMRBH but writing to TMRAL/TMRBL will keep the Timer A/Timer B unchanged.

Reading TMRAH/TMRBH will also latch the TMRAL/TMRBL into the low byte buffer to avoid the false timing problem. Reading TMRAL/TMRBL returns the contents of the low byte buffer. In other word, the low byte of Timer A/Timer B can not be read directly. It must read the TMRAH/TMRBH first to ensure that the low byte contents of Timer A/Timer B are latched into the buffer.

The resistor and capacitor form an oscillation circuit and input to TMRBH and TMRBL. The RCOM0, RCOM1 and RCOM2 bits of RCOCCR define the clock source of Timer A. It is recommended that the clock source of Timer A uses the system clock or the instruction clock.

If the RCOCON bit, bit 4 of RCOCCR, is set to "1", Timer A and Timer B will start counting until Timer A or Timer B overflows, the timer/event counter will then generate an interrupt request flag which is RCOCF; bit 4 of INTC1. The Timer A and Timer B will stop counting and will reset the RCOCON bit to "0" at the same time. If the RCOCON bit is "1", TMRAH, TMRAL, TMRBH and TMRBL cannot be read or written.

| External RC oscillation converter m clr RCOCCR | node example program - Timer A overflow: |
|---|--|
| mov a, 00000010b mov RCOCR.a | ; Enable External RC oscillation mode and set Timer A overflow |
| clr intc1.4 | ; Clear External RC Oscillation Converter interrupt request flag |
| mov a, low (65536-1000) | ; Give timer A initial value |
| mov tmral, a | ; Timer A count 1000 time and then overflow |
| mov a, high (65536-1000) | , Timer A count 1000 time and their overhow |
| mov tmrah, a | |
| mov a, 00h | : Give timer B initial value |
| * | |
| mov tmrbl, a | |
| mov a, 00h | |
| mov tmrbh, a | Timer A clack course f // and timer or |
| mov a, 00110000b | ; Timer A clock source=f _{SYS} /4 and timer on |
| mov RCOCCR, a | |
| p10: | |
| clr wdt | |
| snz intc1.4 | ; Polling External RC Oscillation Converter interrupt request flag |
| jmp p10 | |
| clr intc1.4 | ; Clear External RC Oscillation Converter interrupt request flag ; Program continue |

Rev. 1.00




Analog Switch

There are 16 analog switch lines in the microcontroller for RC1~RC16, and a corresponding Analog Switch control register, which is mapped to the data memory of "1AH".

| Bit No. | Label | Function |
|---------|-------|--|
| 0~4 | ASON | Defines the analog switch for RC1~RC16 which is on. ASON= 00000b= Analog switch 1 on, other analog switch off 0001b= Analog switch 2 on, other analog switch off 00010b= Analog switch 3 on, other analog switch off 00011b= Analog switch 4 on, other analog switch off 00100b= Analog switch 5 on, other analog switch off 00101b= Analog switch 6 on, other analog switch off 00110b= Analog switch 6 on, other analog switch off 00110b= Analog switch 7 on, other analog switch off 00110b= Analog switch 8 on, other analog switch off 01000b= Analog switch 9 on, other analog switch off 01001b= Analog switch 10 on, other analog switch off 01010b= Analog switch 10 on, other analog switch off 01010b= Analog switch 12 on, other analog switch off 01100b= Analog switch 13 on, other analog switch off 01101b= Analog switch 15 on, other analog switch off 01110b= Analog switch 15 on, other analog switch off 01111b= Analog switch 16 on, other analog switch off 01111b= Analog switch 16 on, other analog switch off |
| 5~7 | — | Unused bit, read as "0" |

ASCR (1AH) Register



Analog Switch

Rev. 1.00



Input/Output Ports

There are 25 bidirectional input/output lines in the microcontroller, labeled from PA to PD, which are mapped to data memory addresses, 12H, 14H, 16H and 18H, respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of the "MOV A,[m]" instruction. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register, known as PAC, PBC, PCC, PDC, to control the input/output configuration. With this control register, the pin status as either a CMOS output or Schmitt trigger input, but can be reconfigured dynamically, i.e. on-the-fly, under software control. To function as an input, the corresponding bit in the control register must write "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.

When setup as output the output types are CMOS. These control registers are mapped to locations 13H, 15H, 17H and 19H.

After a device reset, the I/O ports will be initially all setup as inputs, and will therefore be in a high state if the configuration options have selected pull-high resistors, otherwise they will be in a floating condition. Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H, 16H or 18H) instructions.


Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device. The highest 7-bit of port D are not physically implemented; on reading them a "0" is returned whereas writing then results in a no-operation. See Application note.

There are 4 pull-high options available for PA, PB, PC and PD individually. Once the pull-high option is selected, I/O lines have pull-high resistors. Otherwise, the pull-high resistors are absent. It should be noted that a non-pull-high I/O line operating in input mode will cause a floating state.

The PA0, PA1 and PA2 are pin-shared with INT0, INT1 and TMR pins, respectively.

It is recommended that unused or not bonded out I/O lines should be set as output pins by software instruction to avoid consuming power under input floating state.



Rev. 1.00





Low Voltage Reset – LVR


The microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range $0.9V \sim V_{LVR}$, such as when changing a battery, the LVR will automatically reset the device internally.


The LVR includes the following specifications:

- The low voltage (0.9V~V_{LVR}) has to remain in its original state for longer than t_{LVR}. If the low voltage state does not exceed t_{LVR}, the LVR will ignore it and will not perform a reset function.
- The LVR uses an "OR" function with the external RES signal to perform a chip reset.









- Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before starting the normal operation.
 - *2: Since low voltage has to be maintained its original state for longer than t_{LVR} , therefore a t_{LVR} delay enters the reset mode.

Options


The following table shows all kinds of options in the microcontroller. All of the options must be defined to ensure proper system functioning.

| No. | Function | Description |
|-----|---|---|
| 1 | Wake-up PA0~PA7 (bit option) | None wake-up or wake-up |
| 2 | Pull-high PA0~PA7 (port option) | None pull-high or pull-high |
| 3 | Pull-high PB0~PB7 (port option) | None pull-high or pull-high |
| 4 | Pull-high PC0~PC7 (port option) | None pull-high or pull-high |
| 5 | Pull-high PD0 (bit option) | None pull-high or pull-high |
| 6 | WDT clock source | WDTOSC or f _{SYS} /4 |
| 7 | WDT | Enable or disable |
| 8 | CLRWDT | 1 or 2 instruction |
| 9 | LVR | Disable or enable |
| 10 | OSC: X'tal mode or RC mode | X'tal mode or RC mode |
| 11 | INT0 trigger edge Disable, rising edge, falling edge or double edge | |
| 12 | INT1 trigger edge | Disable, rising edge, falling edge or double edge |




Application Circuits

R to **F** Application Circuit




C to F Application Circuit 1





C to F Application Circuit 2



The following table shows the C1, C2 and R1 values corresponding to the different crystal values. (For reference only)

| Crystal or Resonator | C1, C2 | R1 |
|----------------------|--------|---------------|
| 4MHz Crystal | 10pF | 12kΩ |
| 8MHz Crystal | 10pF | 4.3k Ω |
| 4MHz Resonator | 10pF | 10kΩ |
| 8MHz Resonator | 10pF | 4.7kΩ |
| 3.58MHz Crystal | 10pF | 12kΩ |
| 3.58MHz Resonator | 25pF | 10kΩ |
| 2MHz Crystal | 25pF | 15kΩ |
| 2MHz Resonator | 35pF | 15kΩ |
| 1MHz Crystal | 68pF | 15kΩ |
| 480kHz Resonator | 300pF | 12kΩ |
| 455kHz Resonator | 300pF | 12kΩ |
| 429kHz Resonator | 300pF | 12kΩ |
| 400kHz Resonator | 300pF | 12kΩ |

The function of the resistor R1 is to ensure that the oscillator will switch off should low voltage conditions occur. Such a low voltage, as mentioned here, is one which is less than the lowest value of the MCU operating voltage. Note however that if the LVR is enabled then R1 can be removed.

Note: The resistance and capacitance for the reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES high.

"*" Make the length of the wiring, which is connected to the $\overline{\mathsf{RES}}$ pin as short as possible, to avoid noise interference.

The "*R" resistance and "*C" capacitance should be consideration for the frequency of RC OSC.

R_{sensor}1~R_{sensor}16 are the resistance sensors.

Csensor1~Csensor16 are the capacitance sensors.



Instruction Set Summary

| Mnemonic | Description | Instruction Cycle | Flag Affected |
|---|--|--|--|
| Arithmetic | · | | |
| ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m] | Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory | $\begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \end{array}$ | Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C |
| Logic Operati | on | | |
| AND A,[m] OR A,[m] XOR A,[m] ORM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m] | AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC | 1 1 1 ⁽¹⁾ 1 ⁽¹⁾ 1 ⁽¹⁾ 1 1 1 1 | Z Z Z Z Z Z Z Z Z Z Z Z |
| Increment & D | | | |
| INCA [m] INC [m] DECA [m] DEC [m] | Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory | 1 1 ⁽¹⁾ 1 1 ⁽¹⁾ | Z Z Z Z |
| Rotate | | | |
| RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCA [m] | Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry | $ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \end{array} $ | None C C None C C C |
| Data Move | | | |
| MOV A,[m] MOV [m],A MOV A,x | Move data memory to ACC Move ACC to data memory Move immediate data to ACC | 1 1 ⁽¹⁾ 1 | None None None |
| Bit Operation | | (4) | |
| CLR [m].i SET [m].i | Clear bit of data memory Set bit of data memory | 1 ⁽¹⁾ 1 ⁽¹⁾ | None None |

Rev. 1.00



| Mnemonic | Description | Instruction Cycle | Flag Affected |
|---------------|--|----------------------|---------------------------------------|
| Branch | | | |
| JMP addr | Jump unconditionally | 2 | None |
| SZ [m] | Skip if data memory is zero | 1 ⁽²⁾ | None |
| SZA [m] | Skip if data memory is zero with data movement to ACC | 1 ⁽²⁾ | None |
| SZ [m].i | Skip if bit i of data memory is zero | 1 ⁽²⁾ | None |
| SNZ [m].i | Skip if bit i of data memory is not zero | 1 ⁽²⁾ | None |
| SIZ [m] | Skip if increment data memory is zero | 1 ⁽³⁾ | None |
| SDZ [m] | Skip if decrement data memory is zero | 1 ⁽³⁾ | None |
| SIZA [m] | Skip if increment data memory is zero with result in ACC | 1 ⁽²⁾ | None |
| SDZA [m] | Skip if decrement data memory is zero with result in ACC | 1 ⁽²⁾ | None |
| CALL addr | Subroutine call | 2 | None |
| RET | Return from subroutine | 2 | None |
| RET A,x | Return from subroutine and load immediate data to ACC | 2 | None |
| RETI | Return from interrupt | 2 | None |
| Table Read | | | |
| TABRDC [m] | Read ROM code (current page) to data memory and TBLH | 2 ⁽¹⁾ | None |
| TABRDL [m] | Read ROM code (last page) to data memory and TBLH | 2 ⁽¹⁾ | None |
| Miscellaneous | 5 | • | |
| NOP | No operation | 1 | None |
| CLR [m] | Clear data memory | 1 ⁽¹⁾ | None |
| SET [m] | Set data memory | 1 ⁽¹⁾ | None |
| CLR WDT | Clear Watchdog Timer | 1 | TO,PDF |
| CLR WDT1 | Pre-clear Watchdog Timer | 1 | TO ⁽⁴⁾ ,PDF ⁽⁴⁾ |
| CLR WDT2 | Pre-clear Watchdog Timer | 1 | TO ⁽⁴⁾ ,PDF ⁽⁴⁾ |
| SWAP [m] | Swap nibbles of data memory | 1 ⁽¹⁾ | None |
| SWAPA [m] | Swap nibbles of data memory with result in ACC | 1 | None |
| HALT | Enter Power Down Mode | 1 | TO,PDF |

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

√: Flag is affected

-: Flag is not affected

⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).

⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.

(3): (1) and (2)

⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.

Rev. 1.00



Instruction Definition

| ADC A,[m] | Add data | memory a | nd carry to | o the accu | mulator | |
|------------------|-----------------------|---------------------------|--------------|--------------------------|--------------|--------------|
| Description | The conte | ents of the | specified | data mem ult in the a | ory, accun | |
| Operation | $ACC \leftarrow A$ | .CC+[m]+0 | 2 | | | |
| Affected flag(s) | | | | | | |
| | то | PDF | OV | Z | AC | С |
| | | | \checkmark | \checkmark | \checkmark | \checkmark |
| ADCM A,[m] | Add the a | ccumulato | or and carr | y to data n | nemory | |
| Description | | | - | data mem ult in the s | - | |
| Operation | $[m] \leftarrow AC$ | C+[m]+C | | | | |
| Affected flag(s) | | | | | | |
| | то | PDF | OV | Z | AC | С |
| | | — | \checkmark | \checkmark | \checkmark | \checkmark |
| ADD A,[m] | Add data | memory to | o the accu | mulator | | |
| Description | The conte | | specified | data mem | ory and th | e accumul |
| Operation | $ACC \leftarrow A$ | .CC+[m] | | | | |
| Affected flag(s) | | | | | | |
| | ТО | PDF | OV | Z | AC | С |
| | _ | _ | \checkmark | \checkmark | \checkmark | \checkmark |
| ADD A,x | Add imme | ediate data | a to the ac | cumulator | | |
| Description | The conte accumula | | accumulat | or and the | specified | data are a |
| Operation | $ACC \leftarrow A$ | CC+x | | | | |
| Affected flag(s) | | | | | | |
| | ТО | PDF | OV | Z | AC | С |
| | | _ | \checkmark | \checkmark | \checkmark | \checkmark |
| ADDM A,[m] | Add the a | ccumulato | or to the da | ata memor | у | |
| Description | | ents of the the data m | - | data mem | ory and th | e accumul |
| Operation | $[m] \leftarrow AC$ | C+[m] | | | | |
| Affected flag(s) | | | | | | |
| | то | PDF | OV | Z | AC | С |
| | | _ | \checkmark | \checkmark | \checkmark | |
| | | | | | | - |

Rev. 1.00

Downloaded from $\underline{Elcodis.com}$ electronic components distributor



| AND A,[m] | Logical AND accumulator with | data memory | | |
|------------------|--|---------------------|-------------------|-----------------------|
| Description | Data in the accumulator and th eration. The result is stored in | | nory perform a bi | twise logical_AND op- |
| Operation | ACC ← ACC "AND" [m] | | | |
| Affected flag(s) | | | | |
| | TO PDF OV | Z AC | С | |
| | | √ | | |
| | | | | |
| AND A,x | Logical AND immediate data t | o the accumulator | | |
| Description | Data in the accumulator and t The result is stored in the acc | | form a bitwise lo | gical_AND operation. |
| Operation | $ACC \gets ACC \ "AND" \ x$ | | | |
| Affected flag(s) | | | | |
| | TO PDF OV | Z AC | С | |
| | | √ | | |
| | | | | |
| ANDM A,[m] | Logical AND data memory wit | | | |
| Description | Data in the specified data mem eration. The result is stored in | | ator perform a bi | twise logical_AND op- |
| Operation | $[m] \leftarrow ACC \ "AND" \ [m]$ | | | |
| Affected flag(s) | | | | |
| | TO PDF OV | Z AC | С | |
| | | √ | _ | |
| | | | | |
| CALL addr | Subroutine call | | | |
| Description | The instruction unconditional | | | |
| | program counter increments o this onto the stack. The indica | | | - |
| | with the instruction at this add | | | |
| Operation | Stack \leftarrow Program Counter+1 | | | |
| | $Program \ Counter \leftarrow addr$ | | | |
| Affected flag(s) | | | | |
| | TO PDF OV | Z AC | С | |
| | | | _ | |
| | | I | | |
| CLR [m] | Clear data memory | | | |
| Description | The contents of the specified | data memory are cle | ared to 0. | |
| Operation | [m] ← 00H | | | |
| Affected flag(s) | [| | | |
| | TO PDF OV | Z AC | С | |
| | | | | |
| | | | | |



| CLR [m].i Clear bit of data memory Description The bit i of the specified data memory is cleared to 0. Operation [m].i $\leftarrow 0$ Affected flag(s) TO PDF OV Z AC C Output Image: Clear Watchdog Timer Image: Cleared (clears the WDT). The power down bit (Proceed) Description The WDT is cleared (clears the WDT). The power down bit (Proceed) Operation WDT $\leftarrow 00H$ PDF and TO $\leftarrow 0$ AC C Affected flag(s) TO PDF OV Z AC C Operation WDT $\leftarrow 00H$ PDF and TO $\leftarrow 0$ Affected flag(s) Image: Clear Watchdog Timer Description Together with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction without the other preclear instruction just set plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction and PDI Operation WDT $\leftarrow 00H^*$ PDF OV Z AC C Operation WDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) Image: Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction has been executed and the TO and PDI | CLR [m].i | Clear bit | of data mo | mony | | | |
|--|------------------|--------------|-------------|--------------|------------|-------------|-------------|
| Operation [m].i $\leftarrow 0$ Affected flag(s) TO PDF OV Z AC C \Box $ -$ CLR WDT Clear Watchdog Timer The WDT is cleared (clears the WDT). The power down bit (P cleared. Operation WDT \leftarrow 00H PDF and TO $\leftarrow 0$ Affected flag(s) TO PDF OV Z AC C Operation WDT \leftarrow 00H PDF and TO $\leftarrow 0$ Affected flag(s) To PDF OV Z AC C Operation Together with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDI Operation Operation WDT \leftarrow 00H* PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDF OV Z AC C Operation WDT \leftarrow 00H* PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDF OV Z AC C Operation WDT \leftarrow 00H* PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDF OV Z | | | | - | memorv is | cleared to | o 0. |
| Affected flag(s) TO PDF OV Z AC C \Box \Box \Box \Box \Box \Box \Box CLR WDT Clear Watchdog Timer The WDT is cleared (clears the WDT). The power down bit (P cleared. Operation WDT \leftarrow 00H PDF and TO \leftarrow 0 Affected flag(s) TO PDF OV Z AC C Operation WDT \leftarrow 00H PDF and TO \leftarrow 0 Affected flag(s) TO PDF OV Z AC C O O $ -$ <td>·</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> | · | | | | | | |
| TOPDFOVZACCCLR WDTClear Watchdog TimerThe WDT is cleared (clears the WDT). The power down bit (P cleared.OperationWDT \leftarrow 00HPDF and TO \leftarrow 0Affected flag(s) TO PDFOVZACC00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDIOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*ACC0*0*CLR WDT2Preclear Watchdog TimerTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction has been executed and the TO and PDIOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*ACC00*CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction has been executed and the TO and PDIOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO PDFOVZCPL [m]Complement data memoryComplement data memoryDescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vere which previously contained a 1 are changed to 0 and vice-vere which previously contained a 1 are changed to 0 and vice-vere which previously contained a 1 are changed | - | [m].i 🕻 Ö | | | | | |
| DescriptionThe WDT is cleared (clears the WDT). The power down bit (P cleared.OperationWDT \leftarrow 00H PDF and TO \leftarrow 0Affected flag(s) TO PDF OVQCLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDF OPF and TO \leftarrow 0*OperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO PDF OVQCLR WDT2Preclear Watchdog Timer Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruc | | ТО | PDF | OV | Z | AC | С |
| DescriptionThe WDT is cleared (clears the WDT). The power down bit (F cleared.OperationWDT \leftarrow 00H PDF and TO \leftarrow 0Affected flag(s) $\boxed{TO PDF OV Z AC C}{0 0 - - - - - - - - $ | | | _ | _ | _ | _ | _ |
| DescriptionThe WDT is cleared (clears the WDT). The power down bit (F cleared.OperationWDT \leftarrow 00H PDF and TO \leftarrow 0Affected flag(s) $\boxed{TO PDF OV Z AC C}{0 0 - - - - - - - - $ | | | | 1 | | | |
| cleared.Operation $WDT \leftarrow 00H$ PDF and $TO \leftarrow 0$ Affected flag(s) $TO PDF OV Z AC C 0 0 - - - - - - - -$ | | | - | | | | |
| PDF and TO $\leftarrow 0$ Affected flag(s) TO PDFOVZACC00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just se plies this instruction has been executed and the TO and PDOperationWDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDFOVZACCCLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDOperationWDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDFOVZACCCPL [m]Complement data memoryEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vertice of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vertice of the specified flag(s)TOPDFOVZACCTOPDFOVZACC O </td <td>Description</td> <td></td> <td>is cleared</td> <td>(clears the</td> <td>e WDT). Tr</td> <td>ne power d</td> <td>lown bit (F</td> | Description | | is cleared | (clears the | e WDT). Tr | ne power d | lown bit (F |
| Affected flag(s) TO PDFOVZACC00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just se plies this instruction has been executed and the TO and PDOperationWDT \leftarrow 00H*PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACC0*CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDOperationWDT \leftarrow 00H*PDF and TO \leftarrow 0*ACC0'0'CPL [m]Complement data memoryDescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-verticed flag(s)TOPDFOVZACCPL [m]Affected flag(s)TOPDFOVZACCPL [m]Complement data memoryIsocriptionImplement data memoryImplement data memoryImplement data memoryDescriptionImplement data memoryImplement data flag(s)TOPDFImplement data flag(s)TOPDFImplement data flag(s)TOPDF | Operation | | | | | | |
| TOPDFOVZACC00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just se plies this instruction has been executed and the TO and PDOperationWDT \leftarrow 00H*PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACC0*0*CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction that been executed and the TO and PDOperationWDT \leftarrow 00H*PDF and TO \leftarrow 0*ZACCPL [m]Complement data memoryDescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-verice of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-verice of the specified data memory is logically complement which previously contained a 1 are changed | | PDF and | TO ← 0 | | | | |
| 0 0 CLR WDT1 Preclear Watchdog Timer Description Together with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just se plies this instruction has been executed and the TO and PD Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C O* 0* CLR WDT2 Preclear Watchdog Timer Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PD Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C CPL [m] Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-veroe which previously contained a 1 are changed to 0 and vice-veroe which previously contained a 1 are changed to 0 and vice- | Affected flag(s) | ТО | | 01/ | 7 | | |
| CLR WDT1 Preclear Watchdog Timer Description Together with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just se plies this instruction has been executed and the TO and PD Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC CLR WDT2 Preclear Watchdog Timer Description Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PD Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* AC Affected flag(s) TO PDF Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* AC C Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C Ot* 0* - - - - - - Operation WDT \leftarrow 00H* PDF OV Z AC C 0* 0* 0* | | | | 00 | Z | AC | C |
| DescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just se plies this instruction has been executed and the TO and PDOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO PDFOVZACC 0^* 0^* $ -$ CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO PDFOVZACC 0^* 0^* $ -$ CPL [m]Complement data memory bescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vice Vice-vice-vice-vice-vice-vice-vice-vice-v | | 0 | 0 | | | | |
| of this instruction without the other preclear instruction just see plies this instruction has been executed and the TO and PDOperation $WDT \leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDF OV ZACC 0^* 0^* $ -$ CLR WDT2Preclear Watchdog TimerPreclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDOperationWDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDF OV ZACCCPL [m]Complement data memory BescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vol Operation[m] $\leftarrow [m]$ Affected flag(s) TO PDF OV ZACC TO PDF OV ZACC | CLR WDT1 | Preclear \ | Natchdog | Timer | | | |
| PDF and TO $\leftarrow 0^*$ Affected flag(s)TOPDFOVZACC 0^* 0^* $ -$ CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s)TOPDFOVZACCCPL [m]Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-very operation[m] $\leftarrow [m]$ Affected flag(s)TOPDFOVZACC | | of this inst | ruction wit | hout the of | her precle | arinstruct | ion just se |
| TO PDF OV Z AC C 0^* 0^* $ -$ CLR WDT2 Preclear Watchdog Timer Description Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDI Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C CPL [m] Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vertice of the specified flag(s) TO PDF OV Z AC C Mifected flag(s) TO PDF OV Z AC C | Operation | | | | | | |
| 0^* 0^* $ -$ CLR WDT2 Preclear Watchdog Timer Description Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDI Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C 0^* 0^* $ -$ CPL [m] Complement data memory Description Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vectors Operation [m] \leftarrow [m] Affected flag(s) TO PDF OV Z AC C | Affected flag(s) | | | | | | |
| CLR WDT2 Preclear Watchdog Timer Description Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDI Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C CPL [m] Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-very which previously contained a 1 are changed to 0 and vice-very operation [m] \leftarrow [m] Affected flag(s) TO PDF OV Z AC C | | то | PDF | OV | Z | AC | С |
| Description Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDI Operation WDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDF OV Z Affected flag(s) CPL [m] Complement data memory Description Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-very Operation [m] \leftarrow [m] Affected flag(s) TO | | 0* | 0* | — | | _ | — |
| of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDI Operation $WDT \leftarrow 00H^*$ PDF and $TO \leftarrow 0^*$ Affected flag(s) TO CPL [m] Complement data memory Description Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vector Operation $[m] \leftarrow [m]$ Affected flag(s) TO | CLR WDT2 | Preclear \ | Natchdog | Timer | | | |
| PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDF OV Z AC C 0* 0* - - - - CPL [m] Complement data memory Description Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-very Operation [m] \leftarrow [m] Affected flag(s) TO PDF OV Z AC C | Description | of this ins | truction w | ithout the o | other prec | lear instru | ction, set |
| $\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$ | Operation | | | | | | |
| 0^* 0^* | Affected flag(s) | | | | | | |
| CPL [m] Complement data memory Description Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-very Operation [m] ← [m] Affected flag(s) TO PDF OV Z AC C | | ТО | PDF | OV | Z | AC | С |
| DescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-verOperation $[m] \leftarrow [m]$ Affected flag(s)TOTOPDFOVZACC | | 0* | 0* | | | | _ |
| DescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vectorOperation $[m] \leftarrow [\overline{m}]$ Affected flag(s)TOTOPDFOVZACC | CPL [m] | Complem | ent data n | nemory | | 1 | |
| $\begin{array}{c} \text{which previously contained a 1 are changed to 0 and vice-veloced} \\ \text{Operation} & [m] \leftarrow [\overline{m}] \\ \text{Affected flag(s)} \\ \hline & \text{TO PDF OV Z AC C} \end{array}$ | | | | - | memorv i | s logically | complem |
| Affected flag(s) | · | | - | | - | | - |
| TO PDF OV Z AC C | Operation | [m] ← [m] | | | | | |
| | Affected flag(s) | | | | | | |
| √ | | то | PDF | OV | 7 | | |
| | | | | ••• | 2 | AC | С |



| CPLA [m] | Complem | ient data n | nemory and | d place re: | sult in the | accumulat | tor |
|------------------|--|---|---|--|--|--|--|
| Description | Each bit which pre | of the spec viously co | cified data | memory is are chang | s logically jed to 0 an | compleme d vice-vers | ented (1's complement). Bits sa. The complemented result mory remain unchanged. |
| Operation | ACC ← [|] | | | | | |
| Affected flag(s) | | | | | | | _ |
| | то | PDF | OV | Z | AC | С | |
| | _ | _ | — | \checkmark | — | | |
| DAA [m] | Decimal- | Adjust acc | umulator fo | or addition | | | |
| Description | lator is di carry (AC justment carry (AC | vided into 1) will be d is done by | two nibbles one if the le adding 6 to t; otherwise | s. Each nil ow nibble o o the origir e the origir | oble is adj of the accu nal value if nal value re | usted to th imulator is the origina emains un | Decimal) code. The accumu- ne BCD code and an internal greater than 9. The BCD ad- al value is greater than 9 or a changed. The result is stored ted. |
| Operation | then [m].3 else [m].3 and If ACC.7~ then [m].3 | -ACC.0 >9 3~[m].0 ← 3~[m].0 ← -ACC.4+A 7~[m].4 ← 7~[m].4 ← | (ACC.3~A (ACC.3~A C1 >9 or C ACC.7~A(| CC.0), AC C=1 CC.4+6+A | 1=0 C1,C=1 | | |
| Affected flag(s) | 0.00 [11].1 | []. () | | | ,0 0 | | |
| | ТО | PDF | OV | Z | AC | С | |
| | _ | _ | | | | \checkmark | |
| DEC [m] | Decreme | nt data me | mory | | | | |
| Description | Data in th | e specifie | d data mer | mory is dee | cremented | l by 1. | |
| Operation | [m] ← [m] |]—1 | | | | | |
| Affected flag(s) | | | | | | | |
| | то | PDF | OV | Z | AC | С | |
| | | | | \checkmark | | | |
| DECA [m] | Decreme | nt data me | mory and | place resu | It in the ad | cumulato | r |
| Description | | e specified ontents of | | - | | • | ng the result in the accumula- |
| Operation | $ACC \leftarrow [$ | m]—1 | | | | | |
| Affected flag(s) | | | | | | | |
| | то | PDF | OV | Z | AC | С | |
| | | _ | _ | \checkmark | _ | _ | |
| | | | | | | | |



| HALT | Enter Pov | ver Down | Mode | | | |
|---|---|--|--|---|----------------------------------|---|
| Description | the RAM a | and registe | os program ers are reta the WDT t | ined. The | WDT and | prescale |
| Operation | Program PDF \leftarrow 1 TO \leftarrow 0 | Counter ← | - Program | Counter+ | 1 | |
| Affected flag(s) | | | | | | |
| | то | PDF | OV | Z | AC | С |
| | 0 | 1 | — | — | — | — |
| INC [m] | Incremen | t data mer | nory | | | |
| Description | Data in th | e specifie | d data mer | mory is inc | remented | by 1 |
| Operation | [m] ← [m] | +1 | | | | |
| Affected flag(s) | | | | | | |
| | ТО | PDF | OV | Z | AC | С |
| | | | | \checkmark | | |
| | | | non (and n | lace resul | t in the ac | cumulat |
| INCA [m] | Increment | t data mer | | | | |
| INCA [m] | Incremen Data in th | | | | | |
| INCA [m] Description | Data in th | e specified | data men the data n | nory is incr | emented b | by 1, leav |
| | Data in th | e specifiec ontents of | data men | nory is incr | emented b | by 1, leav |
| Description | Data in th tor. The c | e specifiec ontents of | data men | nory is incr | emented b | by 1, leav |
| Description | Data in th tor. The c | e specifiec ontents of | data men | nory is incr | emented b | by 1, leav |
| Description | Data in th tor. The c ACC ← [r | e specifiec ontents of n]+1 | d data mem the data n | nory is incr nemory rei | emented b main unch | oy 1, leav anged. |
| Description | Data in th tor. The c ACC ← [r | e specifiec ontents of n]+1 PDF | d data mem the data n | nory is incr nemory rei Z | emented b main unch | oy 1, leav anged. |
| Description Operation Affected flag(s) | Data in th tor. The c ACC ← [r TO Directly ju The progr | e specifiec ontents of n]+1 PDF imp ram counte | d data mem the data n | z deced with th | emented t main unch AC | oy 1, leav anged. C |
| Description Operation Affected flag(s) | Data in th tor. The c ACC ← [r TO Directly ju The progr control is | e specifiec ontents of n]+1 PDF imp ram counte | OV | z deced with th | emented t main unch AC | oy 1, leav anged. C |
| Description Operation Affected flag(s) JMP addr Description | Data in th tor. The c ACC ← [r TO Directly ju The progr control is | e specifiec ontents of n]+1 PDF | OV | z deced with th | emented t main unch AC | oy 1, leav anged. C |
| Description Operation Affected flag(s) JMP addr Description Operation | Data in th tor. The c ACC ← [r TO Directly ju The progr control is | e specifiec ontents of n]+1 PDF | OV | z deced with th | emented t main unch AC | oy 1, leav anged. C |
| Description Operation Affected flag(s) JMP addr Description Operation | Data in th tor. The c ACC ← [r TO Directly ju The progr control is Program | e specifiec ontents of n]+1 PDF mp ram counte passed to Counter ← | OV | The mory is increased with the set of the s | emented t main unch AC | oy 1, leav anged. C -specifie |
| Description Operation Affected flag(s) JMP addr Description Operation | Data in th tor. The c ACC ← [r TO Directly ju The progr control is Program | e specified ontents of n]+1 PDF ump ram counte passed to Counter ← PDF | OV | Z √ Acced with the acced w | emented t main unch AC | oy 1, leav anged. C -specifie |
| Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s) | Data in th tor. The c ACC ← [r TO Directly jL The progr control is Program TO Move dat | e specifiec ontents of n]+1 PDF mp ram counte passed to Counter ← PDF PDF | OV | z | AC | c C C C C C C C C C C C C C C C C C C C |
| Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s) | Data in th tor. The c ACC ← [r TO Directly jL The progr control is Program TO Move dat | e specified ontents of n]+1 PDF | OV O | z | AC | c C C C C C C C C C C C C C C C C C C C |
| Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description | Data in th tor. The c ACC ← [r TO | e specified ontents of n]+1 PDF | OV O | z | AC | c C C C C C C C C C C C C C C C C C C C |
| Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description Operation | Data in th tor. The c ACC ← [r TO | e specified ontents of n]+1 PDF | OV O | z | AC | c C C C C |



| MOV A,x | The P bit of | lata chao | ified by the | a codo in la | | | nulator | |
|---|--|--|---|--|---|--|-----------------|-----------------|
| Description Operation | The 8-bit d | ata spec | mea by the | e coue is lo | Jaded Into | | iulator. | |
| Affected flag(s) | $ACC \leftarrow x$ | | | | | | | |
| Allected hag(3) | то | PDF | OV | Z | AC | С | | |
| | | | | _ | | | | |
| | | | | | | | | |
| MOV [m],A | Move the a | accumula | tor to data | memory | | | | |
| Description | The conter memories) | | accumulat | or are cop | ied to the | specified o | lata memory (| one of the |
| Operation | [m] ←ACC | ; | | | | | | |
| Affected flag(s) | | | | | | | 1 | |
| | ТО | PDF | OV | Z | AC | С | | |
| | | | — | _ | _ | — | | |
| NOP | No operati | on | | | | | | |
| Description | | | formed Ev | ecution or | ontinues w | ith the nev | t instruction. | |
| Operation | | | | | | | | |
| Affected flag(s) | Program C | ,ounter ← | - riogram | Counter+ | I | | | |
| , | то | PDF | OV | Z | AC | С |] | |
| | | | | | | | | |
| | | | | | | | | |
| | | _ | | | _ | — | | |
| OR A,[m] | Logical OF | R accumu | lator with | | ory | _ | | |
| | Data in the | e accumu | lator and t | he specifi | ed data m | | e of the data n | , |
| Description | Data in the | e accumu /ise logica | lator and t al_OR ope | he specifi | ed data m | | | , |
| Description | Data in the form a bitw | e accumu /ise logica | lator and t al_OR ope | he specifi | ed data m | | | , |
| OR A,[m] Description Operation Affected flag(s) | Data in the form a bitw | e accumu /ise logica | lator and t al_OR ope | he specifi | ed data m | | | , |
| Description | Data in the form a bitw ACC \leftarrow AC | e accumu vise logica CC "OR" | lator and t al_OR ope [m] | he specifi ration. Th | ed data mo e result is | stored in t | | , |
| Description Operation Affected flag(s) | Data in the form a bitw ACC \leftarrow AC TO | e accumu vise logica CC "OR" PDF | lator and t al_OR ope [m] OV | he specifi ration. Th Z √ | AC | stored in t | | , |
| Description Operation Affected flag(s) OR A,x | Data in the form a bitw ACC ← AC TO Logical OF | e accumu vise logica CC "OR" PDF | lator and t al_OR ope [m] OV ate data to | he specifi ration. Th Z √ the accur | AC | C | he accumulato | pr. |
| Description Operation Affected flag(s) | Data in the form a bitw ACC ← AC TO Logical OF | e accumu vise logic: CC "OR" PDF R immedia e accumu | lator and t al_OR ope [m] OV ate data to ilator and | he specifi ration. Th Z √ the accur the specifi | AC | C | | pr. |
| Description Operation Affected flag(s) OR A,x | Data in the form a bitw ACC ← AC TO Logical OF Data in the | e accumu vise logic: CC "OR" PDF | lator and t al_OR ope [m] OV ate data to lator and in the acc | he specifi ration. Th Z √ the accur the specifi | AC | C | he accumulato | pr. |
| Description Operation Affected flag(s) OR A,x Description | Data in the form a bitw ACC ← AC TO Logical OF Data in the The result | e accumu vise logic: CC "OR" PDF | lator and t al_OR ope [m] OV ate data to lator and in the acc | he specifi ration. Th Z √ the accur the specifi | AC | C | he accumulato | pr. |
| Description Operation Affected flag(s) OR A,x Description Operation | Data in the form a bitw ACC ← AC TO Logical OF Data in the The result | e accumu vise logic: CC "OR" PDF | lator and t al_OR ope [m] OV ate data to lator and in the acc | he specifi ration. Th Z √ the accur the specifi | AC | C | he accumulato | pr. |
| Description Operation Affected flag(s) OR A,x Description Operation | Data in the form a bitw ACC \leftarrow AC TO Logical OF Data in the The result ACC \leftarrow AC | e accumu vise logic: CC "OR" PDF | lator and t al_OR ope [m] OV ate data to ilator and in the acc x | he specifi ration. Th Z √ the accur the specifi umulator. | AC AC nulator ied data p | C C erform a b | he accumulato | pr. |
| Description Operation Affected flag(s) OR A,x Description Operation | Data in the form a bitw ACC \leftarrow AC TO Logical OF Data in the The result ACC \leftarrow AC | e accumu vise logic: CC "OR" PDF | lator and t al_OR ope [m] OV ate data to ilator and in the acc x | the specific ration. Th Z √ the accur the specific umulator. Z | AC AC nulator ied data p | C C erform a b | he accumulato | pr. |
| Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) | Data in the form a bitw ACC \leftarrow AC TO Logical OF Data in the The result ACC \leftarrow AC | e accumu vise logic; CC "OR" PDF | lator and t al_OR ope [m] OV ate data to lator and in the acc x OV | the specific ration. Th Z √ the accur the specific umulator. Z √ | AC Mulator AC AC AC AC AC AC | C C erform a b | he accumulato | pr. |
| Description Operation Affected flag(s) OR A,x Description Operation | Data in the form a bitw $ACC \leftarrow AC$ $\begin{tabular}{c} TO \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $ | e accumu vise logic: CC "OR" PDF | lator and t al_OR ope [m] OV ate data to ate data to alator and in the acc x OV emory with emory (or | the accur Z the accur the specific umulator. Z the accur the accur z | AC A | C C erform a b C C ories) and | he accumulato | or. |
| Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] | Data in the form a bitw $ACC \leftarrow AC$ TO Logical OF Data in the The result $ACC \leftarrow AC$ TO Logical OF Data in the | e accumu vise logic: CC "OR" PDF | Iator and t al_OR ope [m] OV ate data to ate data to alator and t in the acc x OV OV emory with emory (or operation. | the accur Z the accur the specific umulator. Z the accur the accur z | AC A | C C erform a b C C ories) and | he accumulato | or. |
| Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description | Data in the form a bitw ACC \leftarrow AC TO $_$ Logical OF Data in the The result ACC \leftarrow AC TO $_$ Logical OF Data in the bitwise log | e accumu vise logic: CC "OR" PDF | Iator and t al_OR ope [m] OV ate data to ate data to alator and t in the acc x OV OV emory with emory (or operation. | the accur Z the accur the specific umulator. Z the accur the accur z | AC A | C C erform a b C C ories) and | he accumulato | or. OR opera |
| Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation | Data in the form a bitw ACC \leftarrow AC TO $_$ Logical OF Data in the The result ACC \leftarrow AC TO $_$ Logical OF Data in the bitwise log | e accumu vise logic: CC "OR" PDF | Iator and t al_OR ope [m] OV ate data to ate data to alator and t in the acc x OV OV emory with emory (or operation. | the accur Z the accur the specific umulator. Z the accur the accur z | AC A | C C erform a b C C ories) and | he accumulato | or. |

30



| RET | Return fro | om subrou | tine | | | |
|------------------|---------------------------|-------------|------------------------|--------------|--------------|---------------|
| Description | | | er is restor | ed from th | e stack. T | his is a 2- |
| Operation | | Counter ← | | | | |
| Affected flag(s) | 0 | | | | | |
| | ТО | PDF | OV | Z | AC | С |
| | _ | | | | | |
| | | I | | | | |
| RET A,x | | - | nmediate c | | | |
| Description | The progr fied 8-bit i | | er is restore data. | ed from the | e stack and | I the accur |
| Operation | Program | Counter ← | - Stack | | | |
| | $ACC \leftarrow x$ | | | | | |
| Affected flag(s) | | | | | | |
| | то | PDF | OV | Z | AC | С |
| | _ | _ | | | | |
| ETI | Return fro | m interrup | ot | | | |
| Description | | | er is restor | ed from th | e stack, ai | nd interrup |
| | | | enable ma | | | - |
| Operation | Program | Counter ← | - Stack | | | |
| | EMI ← 1 | | | | | |
| Affected flag(s) | | | | | | |
| | ТО | PDF | OV | Z | AC | С |
| | _ | | — | | — | |
| L [m] | Rotate da | ta memor | v left | | | |
| escription | | | , specified d | ata memo | ry are rota | ted 1 bit le |
| peration | [m].(i+1) ∢ | — [m].i; [m |].i:bit i of t | he data m | emory (i=0 |)~6) |
| | [m].0 ← [r | | - | | | , |
| Affected flag(s) | | | | | | |
| | то | PDF | OV | Z | AC | С |
| | _ | _ | — | _ | _ | |
| RLA [m] | Rotate da | ta memor | y left and p | place resul | It in the ac | cumulator |
| Description | Data in the | e specified | l data men | nory is rota | ted 1 bit le | ft with bit 7 |
| | rotated re | sult in the | accumula | tor. The co | ontents of | the data n |
| Operation | | | m].i:bit i of | the data r | memory (i | =0~6) |
| | ACC.0 ← | [m].7 | | | | |
| Affected flag(s) | | | | _ | | |
| | ТО | PDF | OV | Z | AC | С |
| | _ | — | — | | | — |



| RLC [m] | Rotate data memory left through carry |
|--|---|
| Description | The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit a places the carry bit; the original carry flag is rotated into the bit 0 position. |
| Operation | [m].(i+1) ← [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 ← C C ← [m].7 |
| Affected flag(s) | |
| | TO PDF OV Z AC C |
| | |
| RLCA [m] | Rotate left through carry and place result in the accumulator |
| Description | Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces carry bit and the original carry flag is rotated into bit 0 position. The rotated result is sto in the accumulator but the contents of the data memory remain unchanged. |
| Operation | ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow C C \leftarrow [m].7 |
| Affected flag(s) | |
| 5(-) | TO PDF OV Z AC C |
| | |
| | |
| RR [m] | Rotate data memory right |
| Description | The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to bit |
| Operation | [m].i ← [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 ← [m].0 |
| | |
| Affected flag(s) | |
| Affected flag(s) | TO PDF OV Z AC C |
| Affected flag(s) | TO PDF OV Z AC C — — — — — — |
| Affected flag(s) | |
| | Rotate right and place result in the accumulator |
| RRA [m] | |
| RRA [m] Description | Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning to the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning to the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning to the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning to the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning to the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning to the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning to the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning to the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning to the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning to the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning to the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning to the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning to the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning to the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning to the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning to the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning to the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning to the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning to the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning to the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lear |
| RRA [m] Description Operation | Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lear the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 |
| RRA [m] Description Operation | Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lear the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) |
| RRA [m] Description Operation | Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lear the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 |
| RRA [m] Description Operation Affected flag(s) | Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lear the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 |
| RRA [m] Description Operation Affected flag(s) RRC [m] | Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lear the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 TO PDF OV Z AC C |
| RRA [m] Description Operation Affected flag(s) RRC [m] Description | Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lear the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 TO PDF OV Z AC C |
| RRA [m] Description Operation Affected flag(s) RRC [m] Description Operation | Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lear the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 TO PDF OV Z AC C - - - - - - Rotate data memory right through carry Rotate data memory right through carry The contents of the specified data memory and the carry flag are together rotated right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position [m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 \leftarrow C |
| RRA [m] Description Operation Affected flag(s) RRC [m] Description Operation | Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lear the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 TO PDF OV Z AC C - - - - - - Rotate data memory right through carry Rotate data memory right through carry The contents of the specified data memory and the carry flag are together rotated right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position [m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 \leftarrow C |
| Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m] Description Operation Affected flag(s) | Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lear the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 TO PDF OV Z AC C $ -$ Rotate data memory right through carry Rotate data memory right through carry The contents of the specified data memory and the carry flag are together rotated right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position [m].i \leftarrow [m].0 [m].1 \leftarrow [m].0 [m].7 \leftarrow C C [m].7 \leftarrow C |



| RRCA [m] | Rotate rig | ht through | carry and | place res | ult in the a | ccumulato | or |
|---|---|--|---|--|---|--|--|
| Description | the carry | bit and the | original ca | rry flag is | rotated inte | o the bit 7 | ated 1 bit right. Bit 0 repla position. The rotated resp remain unchanged. |
| Operation | ACC.i ← ACC.7 ← C ← [m].(| С | m].i:bit i of | the data i | memory (i= | =0~6) | |
| Affected flag(s) | | | | | | | |
| | то | PDF | OV | Z | AC | С | |
| | _ | — | — | — | — | \checkmark | |
| SBC A,[m] | Subtract | data memo | ory and car | rry from th | e accumu | ator | |
| Description | | | specified o | | - | | ent of the carry flag are a |
| Operation | $ACC \leftarrow A$ | CC+[m]+0 | 2 | | | | |
| Affected flag(s) | [| | | | | | 1 |
| | то | PDF | OV | Z | AC | С | |
| | | _ | \checkmark | \checkmark | \checkmark | \checkmark | |
| SBCM A,[m] | Subtract | data memo | ory and ca | rry from th | e accumu | ator | |
| | | | - | - | | | ent of the carry flag are |
| Description | The conte | | | | | | |
| Description | | | cumulator, | leaving th | e result in | the data n | nemory. |
| | | om the acc | cumulator, | leaving th | e result in | the data n | nemory. |
| Operation | tracted fro | om the acc | cumulator, | leaving th | e result in | the data n | nemory. |
| Operation | tracted fro | om the acc | OV | leaving th | AC | the data n C | nemory. |
| Operation | tracted fro [m] ← AC | om the acc C+[m]+C | | | | | nemory. |
| Operation Affected flag(s) | tracted frd [m] ← AC TO — | PDF | OV | Z √ | AC | С | nemory. |
| Dperation Affected flag(s) SDZ [m] | tracted fro [m] ← AC TO | PDF PDF crement dates of the sents of the sent skippe on execution | OV √ ata memor specified d d. If the res | Z √ y is 0 sult is 0, th ded and a | AC √ ry are decr ne following dummy cy | C √ remented l g instructio cle is repla | by 1. If the result is 0, the in, fetched during the cur iced to get the proper inst |
| Operation Affected flag(s) SDZ [m] Description | tracted fro [m] ← AC TO Skip if de The conte instruction tion (2 cy | PDF PDF crement dates of the sen is skipped in execution cles). Other | OV √ ata memor specified d d. If the res n, is discard | Z √ y is 0 ata memo sult is 0, th ded and a ceed with t | AC √ ry are decr ne following dummy cy | C √ remented l g instructio cle is repla | by 1. If the result is 0, the in, fetched during the cur iced to get the proper inst |
| Operation Affected flag(s) SDZ [m] Description | tracted fro [m] ← AC TO Skip if de The conte instruction tion (2 cy | PDF PDF crement dates of the sen is skipped in execution cles). Other | OV √ ata memor specified d d. If the res n, is discare erwise proc | Z √ y is 0 ata memo sult is 0, th ded and a ceed with t | AC √ ry are decr ne following dummy cy | C √ remented l g instructio cle is repla | by 1. If the result is 0, the in, fetched during the cur iced to get the proper inst |
| Operation Affected flag(s) SDZ [m] Description | tracted fro [m] ← AC TO Skip if de The conte instruction tion (2 cy | PDF PDF crement dates of the sen is skipped in execution cles). Other | OV √ ata memor specified d d. If the res n, is discare erwise proc | Z √ y is 0 ata memo sult is 0, th ded and a ceed with t | AC √ ry are decr ne following dummy cy | C √ remented l g instructio cle is repla | by 1. If the result is 0, the in, fetched during the cur iced to get the proper inst |
| Operation Affected flag(s) SDZ [m] Description Operation | tracted fro [m] ← AC TO Skip if de The conte instruction instruction tion (2 cy Skip if ([n | PDF PDF crement dents of the sents of the sents of the sent secution cles). Other n]-1)=0, [n] | OV ata memor specified d d. If the res n, is discard erwise proc rooton = 1 (m) = -1 | Z y is 0 ata memo sult is 0, the ded and a ceed with the 1) | AC √ ry are decr ne following dummy cy the next in | C √ remented I g instructio cle is repla struction (| by 1. If the result is 0, the in, fetched during the cur iced to get the proper inst |
| Operation Affected flag(s) SDZ [m] Description Operation Affected flag(s) | tracted fro [m] ← AC TO Skip if de The conte instruction tion (2 cy Skip if ([n TO | PDF PDF crement dates of the sents of the sents of the sent secution cles). Other of the sent secution cles). Other of the secution cles of the secution cle | OV ata memor specified d d. If the res n, is discare erwise proc $n] \leftarrow ([m] - \frac{1}{2}$ OV | Z y is 0 ata memo sult is 0, th ded and a ceed with the 1) Z | AC √ ry are decr le following dummy cy the next in AC | C √ remented l g instructio cle is repla struction (C | by 1. If the result is 0, the in, fetched during the cur iced to get the proper inst |
| Operation Affected flag(s) SDZ [m] Description Operation Affected flag(s) | tracted fro [m] ← AC TO | PDF PDF crement data me is skippe on execution cles). Other n = 2000 PDF PDF PDF PDF nt data me ents of the s n is skippe ed. If the re n, is discard | OV ata memor specified d d. If the res ata memor ata memor specified d d. The result subtrial solutions of the specified d | Z √ y is 0 ata memo sult is 0, th ded and a eeed with f 1) Z place resu ata memo ult is stored e following dummy cy | AC √ ry are decr the following dummy cy the next in AC ↓ ult in ACC, ry are decr d in the acc g instructio cle is repla | C √ emented I g instructio cle is repla struction (C C Skip if 0 remented I sumulator I n, fetched aced to ge | by 1. If the result is 0, the in, fetched during the cur iced to get the proper inst |
| Dperation Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m] Description | tracted from [m] ← AC TO | PDF PDF crement data ents of the sin is skippe in execution cles). Other in science, other pDF PDF PDF PDF mit data me ents of the sin is skippe ents of the sin is skippe end. If the re in is skippe end. If the re in is discard | OV ata memor specified d d. If the res ata specified d $([m] - \frac{1}{2})$ OV $(m) - \frac{1}{2}$ where $(m) - \frac{1}{2}$ ov $(m) - \frac{1}{2}$ where $(m) - \frac{1}{2}$ $(m) - \frac{1}{2}$ where $(m) - \frac{1}{2}$ $(m) - \frac{1}{$ | Z √ y is 0 ata memo sult is 0, th ded and a seed with th 1) Z place resu ata memo ult is stored e following dummy cy the next in | AC √ ry are decr the following dummy cy the next in AC ↓ ult in ACC, ry are decr d in the acc g instructio cle is repla | C √ emented I g instructio cle is repla struction (C C Skip if 0 remented I sumulator I n, fetched aced to ge | by 1. If the result is 0, the in, fetched during the cur iced to get the proper inst 1 cycle). by 1. If the result is 0, the but the data memory rem during the current instruct |
| Operation Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m] Description | tracted from [m] ← AC TO | PDF PDF crement data ents of the sin is skippe in execution cles). Other in science, other pDF PDF PDF PDF mit data me ents of the sin is skippe ents of the sin is skippe end. If the re in is skippe end. If the re in is discard | OV ata memor specified d d. If the resc h, is discard erwise proc $n] \leftarrow ([m]^{-1}$ OV (m) emory and specified d d. The resu sult is 0, th ded and a coceed with | Z √ y is 0 ata memo sult is 0, th ded and a seed with th 1) Z place resu ata memo ult is stored e following dummy cy the next in | AC √ ry are decr the following dummy cy the next in AC ↓ ult in ACC, ry are decr d in the acc g instructio cle is repla | C √ emented I g instructio cle is repla struction (C C Skip if 0 remented I sumulator I n, fetched aced to ge | by 1. If the result is 0, the in, fetched during the cur iced to get the proper inst 1 cycle). by 1. If the result is 0, the but the data memory rem during the current instruct |
| Description Operation Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m] Description Operation Affected flag(s) | tracted from [m] ← AC TO | PDF PDF crement data ents of the sin is skippe in execution cles). Other in science, other pDF PDF PDF PDF mit data me ents of the sin is skippe ents of the sin is skippe end. If the re in is skippe end. If the re in is discard | OV ata memor specified d d. If the resc h, is discard erwise proc $n] \leftarrow ([m]^{-1}$ OV (m) emory and specified d d. The resu sult is 0, th ded and a coceed with | Z √ y is 0 ata memo sult is 0, th ded and a seed with th 1) Z place resu ata memo ult is stored e following dummy cy the next in | AC √ ry are decr the following dummy cy the next in AC ↓ ult in ACC, ry are decr d in the acc g instructio cle is repla | C √ emented I g instructio cle is repla struction (C C Skip if 0 remented I sumulator I n, fetched aced to ge | by 1. If the result is 0, the in, fetched during the cur iced to get the proper inst 1 cycle). by 1. If the result is 0, the but the data memory rem during the current instruct |

33



| SET [m] Description Operation | Set data i Each bit o [m] ← FF | of the spec | ified data | memory is | set to 1. | | |
|-------------------------------------|---------------------------------------|--|---|---|---------------------------------------|---------------------------------------|---|
| Affected flag(s) | | | | | | | |
| 0() | то | PDF | OV | Z | AC | С | |
| | _ | _ | _ | _ | | | |
| SET [m]. i | Set bit of | data mem | orv | | | | |
| Description | | | - | nory is set | to 1. | | |
| Operation | [m].i ← 1 | | | , | | | |
| Affected flag(s) | [] 、 . | | | | | | |
| 3(1) | то | PDF | OV | Z | AC | С | |
| | | | _ | _ | _ | _ | |
| | | | | | | | |
| SIZ [m] | Skip if inc | rement da | ita memor | y is 0 | | | |
| Description | lowing in dummy c | struction, f | fetched du laced to ge | iring the c | urrent inst | truction ex | by 1. If the result is 0, the fol- ecution, is discarded and a les). Otherwise proceed with |
| Operation | | n]+1)=0, [m | () / | 1) | | | |
| Affected flag(s) | p (L. | .] ./ .,[| | - / | | | |
| 0() | то | PDF | OV | Z | AC | С | |
| | _ | _ | | | | | |
| | | | | | | |] |
| SIZA [m] | Incremen | t data mer | mory and p | lace resul | t in ACC, s | skip if 0 | |
| Description | instruction mains une struction | n is skippe changed. I execution | ed and the f the result , is discar | result is s t is 0, the fo rded and | stored in t ollowing in a dummy | he accumi struction, f cycle is | by 1. If the result is 0, the next ulator. The data memory re- fetched during the current in- replaced to get the proper loction (1 cycle). |
| Operation | Skip if ([m | n]+1)=0, A | CC ← ([m] | +1) | | | |
| Affected flag(s) | | | | | | | |
| | ТО | PDF | OV | Z | AC | С | |
| | _ | | | | | | |
| SNZ [m].i | Skip if bit | i of the da | ta memory | y is not 0 | | | |
| Description | If bit i of th | e specified | d data men | nory is not | 0, the next | t instructio | n is skipped. If bit i of the data |
| | memory is discard | s not 0, the ed and a d | e following lummy cyc | instruction | , fetched o ced to get t | during the o | current instruction execution, instruction (2 cycles). Other- |
| Operation | Skip if [m |].i≠0 | | | | | |
| Affected flag(s) | | | | | | | 1 |
| | то | PDF | OV | Z | AC | С | |
| | | _ | _ | _ | | | |

34



| SUB A,[m] Description | The spec | | nemory is | e accumu subtracted | | contents of t | ne accumul | ator, le |
|--------------------------|---------------------|---------------------------|--------------|---------------------------|--------------|---------------|---------------|----------|
| Operation | | ACC+[m]+1 | | | | | | |
| Affected flag(s) | A00 ← F | (CC · [iii] · | I | | | | | |
| Allected llag(s) | ТО | PDF | OV | Z | AC | С | | |
| | 10 | | [| | √ | | | |
| | | | \checkmark | | N | \checkmark | | |
| SUBM A,[m] | Subtract | data memo | ory from th | e accumu | ator | | | |
| Description | - | ified data r he data m | | subtracted | from the c | contents of t | ne accumul | ator, l |
| Operation | $[m] \leftarrow AC$ | C+[m]+1 | | | | | | |
| Affected flag(s) | | | | | | | | |
| | ТО | PDF | OV | Z | AC | С | | |
| | _ | _ | \checkmark | \checkmark | \checkmark | \checkmark | | |
| | L | 1 | 1 | 1 | | | | |
| SUB A,x | Subtract | immediate | data from | the accun | nulator | | | |
| Description | | | - | by the code ccumulator | | cted from the | e contents c | of the |
| Operation | $ACC \leftarrow A$ | CC+x+1 | | | | | | |
| Affected flag(s) | | | | | | | | |
| | ТО | PDF | OV | Z | AC | С | | |
| | _ | _ | \checkmark | \checkmark | \checkmark | \checkmark | | |
| | | 1 | | | |] | | |
| SWAP [m] | - | bles withir | | - | | | | |
| Description | | | - | nibbles of | the specif | ied data me | mory (1 of | the d |
| Orantian | | interchang | | | | | | |
| Operation | [m].3~[m] | l.0 ↔ [m].7 | ′~[m].4 | | | | | |
| Affected flag(s) | | | <i></i> | | | | | |
| | ТО | PDF | OV | Z | AC | C | | |
| | | | | _ | — | | | |
| SWAPA [m] | Swan dat | a memory | and place | e result in t | | ulator | | |
| Description | - | - | - | | | ed data men | nony ara inte | arobo |
| Description | | | 0 | | • | the data me | | |
| Operation | | .CC.0 ← [r | | | | | - | |
| | | .CC.4 ← [r | | | | | | |
| Affected flag(s) | | - | | | | | | |
| | ТО | PDF | OV | Z | AC | С | | |
| | | | | | | | | |
| | | | | _ | | | | |



| SZ [m] | Skip if data memory is 0 | | | |
|--|--|--|---|--|
| Description | If the contents of the specified data mer the current instruction execution, is dis proper instruction (2 cycles). Otherwise | carded and | a dummy | cycle is replaced to get t |
| Operation | Skip if [m]=0 | | | |
| Affected flag(s) | | | | |
| | TO PDF OV Z | AC | С | |
| | | _ | — | |
| SZA [m] | Move data memory to ACC, skip if 0 | | | |
| Description | The contents of the specified data memory 0, the following instruction, fetched dur and a dummy cycle is replaced to get the with the next instruction (1 cycle). | ing the curr | ent instruc | tion execution, is discard |
| Operation | Skip if [m]=0 | | | |
| Affected flag(s) | | | | |
| | TO PDF OV Z | AC | С | |
| | | — | — | |
| SZ [m].i | Skip if bit i of the data memory is 0 | | | |
| | | | | |
| | instruction execution, is discarded and a tion (2 cycles). Otherwise proceed with Skip if [m].i=0 | | - | |
| Operation Affected flag(s) | tion (2 cycles). Otherwise proceed with Skip if [m].i=0 | the next in | struction (1 | |
| - | tion (2 cycles). Otherwise proceed with | | - | |
| Affected flag(s) | tion (2 cycles). Otherwise proceed with Skip if [m].i=0 TO PDF OV Z | AC | C | I cycle). |
| Affected flag(s) TABRDC [m] | tion (2 cycles). Otherwise proceed with Skip if [m].i=0 | AC AC TBLH and c e) addresse | C C data memo ed by the ta | l cycle). pry ble pointer (TBLP) is mov |
| Affected flag(s) TABRDC [m] Description | tion (2 cycles). Otherwise proceed with Skip if [m].i=0 TO PDF OV Z — — — — Move the ROM code (current page) to The low byte of ROM code (current page) | AC AC TBLH and c e) addresse | C C data memo ed by the ta | l cycle). pry ble pointer (TBLP) is mov |
| Affected flag(s) TABRDC [m] Description Operation | tion (2 cycles). Otherwise proceed with Skip if [m].i=0 $\begin{tabular}{c c c c c c c c c c c c c c c c c c c $ | AC AC TBLH and c e) addresse | C C data memo ed by the ta | l cycle). pry ble pointer (TBLP) is mov |
| Affected flag(s) TABRDC [m] Description Operation | tion (2 cycles). Otherwise proceed with Skip if [m].i=0 $\begin{tabular}{c c c c c c c c c c c c c c c c c c c $ | AC AC TBLH and c e) addresse | C C data memo ed by the ta | l cycle). pry ble pointer (TBLP) is mov |
| Affected flag(s) TABRDC [m] Description Operation | tion (2 cycles). Otherwise proceed with Skip if [m].i=0 TO PDF OV Z — — — — — Move the ROM code (current page) to The low byte of ROM code (current pag to the specified data memory and the h [m] \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (high byte) | AC AC TBLH and c e) addresse | C C data memo ed by the ta nsferred to | l cycle). pry ble pointer (TBLP) is mov |
| - | tion (2 cycles). Otherwise proceed with Skip if [m].i=0 TO PDF OV Z — — — — — Move the ROM code (current page) to The low byte of ROM code (current pag to the specified data memory and the h [m] \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (high byte) | AC | C C data memo ad by the ta nsferred to C | l cycle). pry ble pointer (TBLP) is mov |
| Affected flag(s) TABRDC [m] Description Operation Affected flag(s) | tion (2 cycles). Otherwise proceed with Skip if [m].i=0 $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | AC A | C C C C C C C C C C C C C C C C C C C | t cycle). ory ble pointer (TBLP) is mov o TBLH directly. e pointer (TBLP) is moved |
| Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] | tion (2 cycles). Otherwise proceed with Skip if [m].i=0 TO PDF OV Z $$ | AC A | C C C C C C C C C C C C C C C C C C C | t cycle). ory ble pointer (TBLP) is mov o TBLH directly. e pointer (TBLP) is moved |
| Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description | tion (2 cycles). Otherwise proceed with Skip if [m].i=0 TO PDF OV Z $$ | AC A | C C C C C C C C C C C C C C C C C C C | t cycle). ory ble pointer (TBLP) is mov o TBLH directly. e pointer (TBLP) is moved |
| Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description Operation | tion (2 cycles). Otherwise proceed with Skip if [m].i=0 TO PDF OV Z $$ | AC A | C C C C C C C C C C C C C C C C C C C | t cycle). ory ble pointer (TBLP) is mov o TBLH directly. e pointer (TBLP) is moved |

36




| XOR A,[m] Logical XOR accumulator with data memory |
|--|
| Description Data in the accumulator and the indicated data memory per sive_OR operation and the result is stored in the accumulat |
| Operation $ACC \leftarrow ACC "XOR" [m]$ |
| Affected flag(s) |
| TO PDF OV Z AC C |
| |
| XORM A,[m] Logical XOR data memory with the accumulator |
| Description Data in the indicated data memory and the accumulator persive_OR operation. The result is stored in the data memory |
| Operation [m] ← ACC "XOR" [m] |
| Affected flag(s) |
| TO PDF OV Z AC C |
| |
| KOR A,x Logical XOR immediate data to the accumulator |
| Description Data in the accumulator and the specified data perform a bitu |
| eration. The result is stored in the accumulator. The 0 flag is |
| |
| Operation ACC ← ACC "XOR" x |
| |

37



Package Information

44-pin QFP (10×10) Outline Dimensions




| Symbol | Dimensions in mm | | |
|--------|------------------|------|------------|
| Symbol | Min. | Nom. | Max. |
| A | 13 | _ | 13.4 |
| В | 9.9 | _ | 10.1 |
| С | 13 | | 13.4 |
| D | 9.9 | | 10.1 |
| E | _ | 0.8 | _ |
| F | _ | 0.3 | _ |
| G | 1.9 | _ | 2.2 |
| н | | | 2.7 |
| I | 0.25 | | 0.5 |
| J | 0.73 | | 0.93 |
| К | 0.1 | | 0.2 |
| L | _ | 0.1 | _ |
| α | 0° | — | 7 ° |

Rev. 1.00



52-pin QFP (14×14) Outline Dimensions



| Cumhal | Dimensions in mm | | |
|--------|------------------|------|------------|
| Symbol | Min. | Nom. | Max. |
| A | 17.3 | _ | 17.5 |
| В | 13.9 | _ | 14.1 |
| С | 17.3 | | 17.5 |
| D | 13.9 | _ | 14.1 |
| E | _ | 1 | _ |
| F | | 0.4 | _ |
| G | 2.5 | _ | 3.1 |
| н | _ | _ | 3.4 |
| I | _ | 0.1 | _ |
| J | 0.73 | | 1.03 |
| К | 0.1 | _ | 0.2 |
| α | 0° | — | 7 ° |

39

Rev. 1.00

HT45R36



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office) 4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office) 7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5/F, Unit A, Productivity Building, Cross of Science M 3rd Road and Gaoxin M 2nd Road, Science Park, Nanshan District, Shenzhen, China 518057 Tel: 0755-8616-9908, 8616-9308 Fax: 0755-8616-9533

Holtek Semiconductor Inc. (Beijing Sales Office) Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 010-6641-0030, 6641-7751, 6641-7752 Fax: 010-6641-0125

Holtek Semiconductor Inc. (Chengdu Sales Office) 709, Building 3, Champagne Plaza, No.97 Dongda Street, Chengdu, Sichuan, China 610016 Tel: 028-6653-6590 Fax: 028-6653-6591

Holmate Semiconductor, Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2006 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this handbook is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.