Clock Generator for Printer

HITACHI

ADE-205-603D (Z)

Rev. 4 Sep. 2001

Description

The HD151TS301RP is a high-performance clock generator. It is specifically designed for printer.

Features


- Supports 20 MHz to 50 MHz operation. (Designed for 24 MHz and 48 MHz)
- 1 copy of clock out with spread spectrum modulation @3.3 V
- 1 copy of reference clock @3.3 V
- Programmable spread spectrum modulation (-0.5%, -1.0%, -2.0% and -3.0% down spread modulation.)
- SOP-8pin

Key Specifications

- Supply voltages : $VDD = 3.3 V \pm 0.165 V$
- Ta = 0 to 70°C operating range
- Clock output duty cycle = $50\pm5\%$



Pin Arrangement



SSC Function Table


SEL1 :0	Spread Percentage
0 0	-1.0%
0 1	-3.0%
10	-2.0%
11	-0.5%

Note: -3.0% spread percentage is selected @ default.

Pin Descriptions

Pin name	No.	Туре	Description
GND	3	Ground	GND pins
VDD	2	Power	Power supplies pins. Nominal 3.3 V.
CLKOUT	7	Output	Normal 3.3 V reference clock output.
SSCCLKOUT	1	Output	Spread spectrum modulated clock output.
XIN	4	Input	Oscillator input.
XOUT	5	Output	Oscillator output.
SEL0	6	Input	SSC mode select pin. LVCMOS level input. Internal pull–up resistors (typically 100 k Ω).
SEL1	8	Input	SSC mode select pin. LVCMOS level input. Internal pull–down resistors (typically 100 k Ω).

Block Diagram



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	VDD	-0.5 to 4.6	V	
Input voltage	V	-0.5 to 4.6	V	
Output voltage ^{*1}	V _o	-0.5 to VDD+0.5	V	
Input clamp current	I _{IK}	-50	mA	V ₁ < 0
Output clamp current	l _{ок}	-50	mA	V ₀ < 0
Continuous output current	I _o	±50	mA	$V_{o} = 0$ to VDD
Maximum power dissipation at Ta = 55°C (in still air)		0.7	W	
Storage temperature	T _{stg}	-65 to +150	°C	

Notes: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

1. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

Recommended Operating Conditions

Item	Symbol	Min	Тур	Max	Unit Conditions
Supply voltage	VDD	3.135	3.3	3.465	V
DC input signal voltage		-0.3	_	VDD+0.3	V
High level input voltage	V _{IH}	2.0	_	VDD+0.3	V
Low level input voltage	V _{IL}	-0.3	_	0.8	V
Operating temperature	T _a	0	_	70	°C
Input clock duty cycle		45	50	55	%

DC Electrical Characteristics

Ta = 0 to 70° C, VDD = 3.3 V±5%

Item	Symbol	Min	Тур	Мах	Unit	Test Conditions
Input low voltage	V	_	_	0.8	V	
Input high voltage	V _{IH}	2.0	_	_	V	
Input current	I,	_	_	±10	μA	V _i = 0 V or 3.465 V, VDD = 3.465 V, XIN
		_	—	±100		V ₁ = 0 V or 3.465 V, VDD = 3.465 V, SEL0, SEL1
Input slew rate	SR	1	_	4	V/ns	20% - 80%
Input capacitance	C	_	_	4	pF	SEL0, SEL1
Operating current		—	11	—	mA	$XIN = 24 \text{ MHz}, C_{L} = 0 \text{ pF},$ $VDD = 3.3 \text{ V}$
		_	22			XIN = 48 MHz, C _L = 0 pF, VDD = 3.3 V

DC Electrical Characteristics / Clock Output & SSC Clock Output

Ta = 0 to 70° C, VDD = 3.3 V±5%

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Output voltage	V _{oh}	3.1	_	_	V	$I_{_{OH}} = -1 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$
	V _{ol}	_	_	50	mV	I _{oL} = 1 mA, VDD = 3.3 V
Output current	I _{он}	-55	-85	-125	mA	V _{OH} = 1.5 V
	I	55	75	105		V _{oL} = 1.5 V

AC Electrical Characteristics / Clock Output & SSC Clock Output

$Ta = 25^{\circ}C$, VDD = 3.3 V, $C_{L} = 30 pF$

Item	Symbol	Min	Тур	Max	Unit	Test Conditions	Notes
Cycle to cycle jitter *1, 2	t _{ccs}		_	500	ps	@24 MHz	SSCCLKOUT SSC = -0.5%
		_	—	500		@48 MHz	SEL1:0 = 1 1 Figure 1
		_	—	500		@24 MHz	SSCCLKOUT SSC = -3.0%
		_	—	500		@48 MHz	SEL1:0 = 0 1 Figure 1
		_	—	500		@24, 48 MHz	CLKOUT Figure 1
Output frequency *1, 2		23.6	—	24.3	MHz	@24 MHz	SSCCLKOUT SSC = -0.5%
		46.6		49.2		@48 MHz	SEL1:0 = 1 1
		23.0	—	24.3		@24 MHz	SSCCLKOUT SSC = -3.0%
		45.5		49.2		@48 MHz	SEL1:0 = 0 1
		23.7		24.3		@24 MHz	CLKOUT
		46.8		49.2		@48 MHz	-
Slew rate ^{*1}	t _{sL}	1.0		_	V/ns	@48 MHz	0.4 V to 2.4 V
Clock duty cycle ^{*1}		45	50	55	%		
Output impedance *1		_	30	_	Ω		
Spread spectrum modulation frequency	1	_	33	—	KHz	@48 MHz	
Input clock frequency		20		50	MHz		
Stabilization time *1,3	t _{stab}	—		2	ms		

Notes: 1. Parameters are guaranteed by design and characterization. Not 100% tested in production.

2. Cycle to cycle jitter and output frequency are included spread spectrum modulation.

3. Stabilization time is the time required for the integrated circuit to obtain phase lock of its input signal after power up.





Figure 1 Cycle to cycle jitter (SSCCLKOUT)

Package Dimensions



Disclaimer

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

Sales offices

HITACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: (03) 3270-2111 Fax: (03) 3270-5109

URL http://www.hitachisemiconductor.com/

For further information write to:

(America) Inc. 179 East Tasman Drive San Jose,CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223	Singapore 049318 Tel : <65>-538-6533/538-8577 Fax : <65>-538-6933/538-3877 URL : http://semiconductor.hitachi.com.sg Hitachi Asia Ltd. (Taipei Branch Office) 4/F, No. 167, Tun Hwa North Road Hung-Kuo Building Taipei (105), Taiwan Tel : <886>-(2)-2718-3666 Fax : <886>-(2)-2718-3666 Fax : <886>-(2)-2718-3180 Telex : 23222 HAS-TP URL : http://www.hitachi.com.tw	Fax : <852>-(2)-730-0281 URL : http://semiconductor.hitachi.com.hk
	Copyright © Hitachi, Ltd., 2007	1. All rights reserved. Printed in Japan. Colophon 5.0

Rev.4, Sep. 2001, page 8 of 8