HD14046B


Phase-Locked Loop

The HD14046B phase-locked loop contains two phase comparators, a voltage-controlled oscillator (VCO), source follower, and zener diode. The comparators have two common signal inputs. PCAin and PCBin. Input PCAin can be used directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. The self-bias circuit adjusts small voltage signals in the linear region of the amplifier. Phase comparator 1 (an exclusive OR gate) provides a digital error signals PC1 out, and maintains 90° phase shift at the center frequency between PCAin and PCBin signals (both at 50% duty cycle). Phase comparator 2 (with leading edge sensing logic) provides digital error signals PC2out and PCPout, and maintains a 0° phase shift between PCAin and PCBin signals (duty cycle is immaterial). The linear VCO produces an output signal VCOout whose frequency is determined by the voltage of input VCOin and the capacitor and resistors connected to pins Cl_A, Cl_B, R1, and R2. The source-follower output SFout with an external resistor is used where the VCOin signal is needed but no loading can be tolerated. The inhibit input Inh, when high, disables the VCO and source follower to minimize standby power consumption. The zener diode can be used to assist in power supply regulation. Applications include FM and FSK modulation and demodulation, frequency synthesis and multiplication, frequency discrimination, tone docoding, data synchronization and conditioning, voltage-to-frequency conversion and motor speed control.


■ FEATURES

- VCO Frequency = 1,4MHz typ, @10V
- VCO Frequency Drift with Temperature = 0.04%/°C typ. @10V
- VCO Linearity = 1% typ.
- Quiescent Current = 5nA/pkg @5V
- Low Dynamic Power Dissipation = 70μW typ. @f₀ = 10kHz,
- $V_{DD} = 5V$, R1 = $1M\Omega$, R2 = ∞ , $R_{SF} = \infty$
- Diode Protection on All Inputs
- Supply Voltage Range = 3 to 18V
- Pin-for-Pin Replacement for CD4046B and MC14046B


■ BLOCK DIAGRAM



PIN ARRANGEMENT



■GENERAL PHASE-LOCKED LOOP CONNECTIONS AND WAVEFORMS



■ ELECTRICAL CHARACTERISTICS-1

Characteristic	Symbol	·	- Test Conditions		-40°C		25°C			85°C	
Onar acter 15th	5,111001	$V_{DO}(V)$		min	max	min	typ	max	min	max	Unit
		5.0			0.05	_	0	0.05	_	0.05	
	Vol	10	$V_{in} = V_{DD}$ or 0	_	0.05	_	0	0.05		0.05	v
O W-le		15		_	0.05	_	0	0.05	_	0.05	
Output Voltage		5.0		4.95	-	4.95	5.0	_	4.95	_	
	V_{OB}	10	$V_{in}=0$ or V_{DD}	9.95	l –	9.95	10	_	9.95	_	v
		15		14.95	-	14.95	15	_	14.95	-	
		5.0	V _{ovi} = 4.5 or 0.5 V		1.5	_	2.25	1.5		1.5	-
	V_{IL}	10	$V_{out} = 9.0 \text{ or } 1.0 \text{ V}$		3.0	_	4.50	3.0		3.0	v
Input Voltage	L	15	$V_{\text{out}} = 13.5 \text{ or } 1.5 \text{ V}$		4.0	_	6.75	4.0	_	4.0	
input voitage		5.0	$V_{\rm ext} = 0.5 \text{ or } 4.5 { m V}$	3.5	_	3.5	2.75	_	3.5	_	
	V_{IH}	10	$V_{ m puf}=1.0$ or 9.0 V	7.0	_	7.0	5.50	_	7.0	_	v
		15	$V_{\rm evt} = 1.5 \text{ or } 13.5 { m V}$	11.0	_	11.0	8.25	_	11.0	_	
		5.0	$V_{OH} = 2.5 \mathrm{V}$	-1.0		-0.8	-1.7	_	-0.6	_	
	I_{OH}	5.0	$V_{OH}=4.6\mathrm{V}$	-0.2	_	-0.16	-0.36	-	-0.12	_	1.
·	10#	10	$V_{OB} = 9.5 \mathrm{V}$	-0.5	_	-0.4	-0.9	_	0.3	_	mA
Output Drive Current		15	$V_{OB} = 13.5 \mathrm{V}$	-1.4	_	-1.2	-3.5	_	-1.0		1
		5.0	$V_{OL}=0.4\mathrm{V}$	0.52		0.44	0.88		0.36	_	
	IoL	10	$V_{oL} = 0.5 \text{ V}$	1.3		1.1	2.25		0.9		mA
		15	$V_{OL} = 1.5 \text{ V}$	3.6	_	3.0	8.8	-	2.4	_	
Input Current	Iin	15			±0.3	_	±0.00001	±0.3	_	±1.0	μA
Input Capacitance	Cin		$V_{in} = 0$	- .		_	5.0	7.5	_		pF
Quiescent Current		5.0	Zero Signal,		20	_	0.005	20		150	
	I_{DD}	10	per Package	-	40		0.010	40	_	300	μΑ
		15	$I_{ab} = 1$, $PCA = 1$	_	80		0.015	80		600	
···		5.0	$I_{\rm sh} = 0$, $f_{\rm e} = 10 \rm kHz$,	_		_	1.46	_	_	_	
Total Supply Current*	$I_{\mathcal{T}}$	10	$C_L = 50 \mathrm{pF}, R_1 = 1 \mathrm{M}\Omega,$ $R_2 = \infty, R_{SF} = \infty, 50\%$	_	_	-	2.91	_	_	_	μΑ
		15	Duty Cycle, $f=1 \text{ kHz}$	_			4.37	_	_		

^{*} To calculate total supply current at frequency other than 1 kHz. $@V_{DD} = 5.0 \text{ V}$ $I_T = (1.46 \,\mu\text{A/kHz}) f + I_{DD}$, $@V_{DD} = 10 \text{ V}$ $I_T = (2.91 \,\mu\text{A/kHz}) f + I_{DD}$, $@V_{DD} = 15 \text{ V}$ $I_T = (4.37 \,\mu\text{A/kHz}) f + I_{DD}$



■ ELECTRICAL CHARACTERISTICS - 2 ($C_L = 50 \,\mathrm{pF}$, $Ta = 25^{\circ}\mathrm{C}$)

Characteristic	Symbol	V_{DD} (V)	Test Conditions	min	typ	max	Unit
Output Rise Time		5.0		_	180	400	
	t -	10			90	200	ns
		15			65	160	
Output Fall Time		5.0		_	100	200	
	t_f	10		_	50	100	ns
	İ	15			37	80	

● PHASE COMPARATORS 1 and 2

Characterist	ic	Symbol	V_{DD} (V)	Test Conditions	min	typ	max	Unit		
					5.0		1.0	2.0	_	
In-ut Basistanas	Resistance PCA in R _{is}	n	10		0.2	0.4				
input Kesisiance		R _{in}	15		0.1	0.2	_	МΩ		
	PCBin		15		15	1500	_			
Minimum Input Sensitivity *V			5.0	AC Coupled-PCAin,		200	400			
		${}^{ullet}V_{in}$	10	C Series=1000pF,	_	400	800	mV _{P-P}		
			15	$f = 50 \mathrm{kHz}$		700	1400			
DC Coupled-PCAin, PCBin		5~15		See I	Noise Im	munity				

● VOLTAGE CONTROLLED OSCILLATOR(VCO)

Characteristic	Symbol	V_{DD} (V)	Test Conditions		min	typ	max	Unit
Maximum Frequency		5.0		/	0.35	0.70		
	f=ex	10	VCO ₁₀ = V_{DD} , $C_1 = 50 \mathrm{pF}$, $R_1 = 5 \mathrm{k}\Omega$, $R_2 = \infty$		0.7	1.4		MHz
		15			1.0	1.9	_	
Temperature-Frequency Stability		5.0				0.12		
		10	$R_2 = \infty$			0.04	-	%/°C
		15	-			0.015	_]
Linearity		5.0		$VCO_{in} = 2.50 V \pm 0.30 V, R_i \ge 10 k\Omega$		1	-	
		10	$R_2 = \infty$	$R_2 = \infty$ VCO _{is} = 5.00 V ± 2.50 V, $R_1 \ge 400 \text{ k}\Omega$		1	_	%
	Ĺ	15		$VCO_{10} = 7.50 V \pm 5.00 V$, $R_1 \ge 1000 k\Omega$	_	' 1	_	
Output Duty Cycle		5~15				50	_	%
Input Resistance (VCOin)	Rin	15			15	1500	_	МΩ

• SOURCE-FOLLOWER


Characteristic	Symbol	V_{DD} (V)	Test Conditions	min	typ	max	Unit
Offset Voltage		5.0	Was an	_	1.65	2.5	v
		10	VCO _{in} —SF _{out} ,		1.65	2.5	
		15	$R_{SF} > 50 \mathrm{k}\Omega$	_	1.65	2.5	
Linearity		5.0	$VCO_{in} = 2.50 V \pm 0.30 V$, $R_{SF} > 50 k\Omega$	_	0.1		
		10	$VCO_{in} = 5.00 V \pm 2.50 V$, $R_{SF} > 50 k\Omega$		0.6	_	%
		15	$VCO_{in} = 7.50 \text{ V} \pm 5.00 \text{ V}, R_{SF} > 50 \text{ k}\Omega$		0.8	_]

•ZENER DIODE


Characteristic	Symbol	V_{DD} (V)	Test Conditions	min	typ	max	Unit
Zener Voltage	V_z		$I_Z = 50 \mu\text{A}$	6.3	7.0	7.7	v
Dynamic Resistance	Rz		$I_Z = 1 \text{ mA}$	_	100	_	Ω





■PHASE COMPARATORS STATE DIAGRAMS




Unit: mm









Hitachi Code	DP-16
JEDEC	Conforms
EIAJ	Conforms
Weight (reference value)	1.07 g

Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HITACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits.

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL NorthAmerica http:semiconductor.hitachi.com/ Europe

http://www.hitachi-eu.com/hel/ecg http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD_Frame.htm Asia (Singapore) Asia (Taiwan) Asia (HongKong) http://www.hitachi.com.hk/eng/bo/grp3/index.htm

http://www.hitachi.co.jp/Sicd/indx.htm Japan

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose,CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Hitachi Europe GmbH Electronic components Group Dornacher Stra§e 3 D-85622 Feldkirchen, Munich Germany

Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd. Flectronic Components Group Whitebrook Park Lower Cookham Road Maidenhead

Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office

3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281

Telex: 40815 HITEC HX

Copyright 'Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.