HD14043B, HD14044B

Quadruple R-S Latch

The HD14043B and HD14044B quad R-S latches have an independent Q output and set and reset inputs. The Q outputs are gated through three-state buffers having a common enable input. The outputs are enabled with a logical "1" or high on the enable input; a logical "0" or low disconnects the latch from the Q outputs, resulting in an open circuit at the Q outputs.

■ FEATURES


- Quiescent Current = 4 nA/pkg typ. @10V
- Double Diode Input Protection
- · Three-State Outputs with Common Enable
- Outputs Capable of Driving One Low-power Schottky TTL Load Over the Rated Temperature Range
- Supply Voltage Range = 3 to 18V


■ LOGIC DIAGRAM

HD14043B











■THREE-STATE ENABLE/DISABLE DELAYS






Testing Method


Test	s	R	HD14043B			HD14044B			
rest	٦		S_1	S2	Q	S ₁	S₂	Q	
t _E ,	V _{DD}	V_{ss}	Open	Closed	Α	Closed	Utomit	В	
t _{En}	Vss	V_{DD}	Closed	(Ipen	В	Open	Closed	A	
to.,	V_{DD}	V_{ss}	Open	Closed	A	Closed	Open	В	
t _{Di} ,	V_{ss}	V_{DD}	Clused	Open	В	Open	Clused	A	

PIN ARRANGEMENT

HD14043B



HD14044B



(Top View)

TRUTH TABLE

HD14043B

S	R	E	Q
X	Х	0	. High Inpedance
0	0	1	No Change
0	1	1	0
1	0	1	1
1	1	1	1

HD14044B

S	R	Е	Q .
Х	Х	0	High Inpedance
0	0	1	0
0	1	1	1
1	0	1	0
1	1	1	No Change

x = Don't Care



■ ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Test Conditions		-40°C		25℃			85℃		Unit	
Characteristic	Symbol	$V_{DD}(V)$	rest Conditions	min	max	m m	typ	max	min	max	Oint	
		5.0		_	0.05	_	0	0.05	-	0.05	V	
a a	Vol	10	$V_{in} = V_{DD}$ or 0		0.05	1	0	0.05		0.05		
Out-ut Valtage		15		_	0.05	-	0	0.05	_	0.05		
Output Voltage		5.0		4.95	_	4.95	5.0	-	4.95	_	v	
•	Von	10	$V_{in}=0$ or V_{DD}	9.95	-	9.95	10		9.95			
		15		14.95	_	14.95	15	_	14.95			
٠,		5.0	$V_{\rm out} = 4.5 \text{ or } 0.5 \text{V}$		1.5	_	2.25	1.5	_	1.5	ν	
	$V_{\ell L}$	10	$V_{\rm ext} = 9.0 \text{ or } 1.0 \text{V}$	_	3.0		4.50	3.0	-	3.0		
Input Voltage		15	V _{out} = 13.5 or 1.5V		4.0	_	6.75	4.0	_	4.0		
Input voitage		5.0	5.0 V _{out} =0.5 or 4.5V		_	3.5	2.75		3.5	-		
	V_{IH}	10	$V_{out} = 1.0 \text{ or } 9.0 \text{V}$	7.0	_	7.0	5.50	_	7.0	_	v	
		15	$V_{out} = 1.5 \text{ or } 13.5 \text{V}$	11.0	_	11.0	8.25	_	11.0	_		
	Гон	5.0	$V_{OH} = 2.5 \text{V}$	-2.5	_	-2.1	-4.2	_	-1.7		1	
		5.0	V _{OH} = 4.6V	-0.52		-0.44	-0.88	_	-0.36		- mA	
		10	$V_{OH} = 9.5 \text{V}$	-1.3		-1.1	-2.25		-0.9	_		
Output Drive Current		15	Von=13.5V	-3.6	_	-3.0	-8.8		-2.4	-		
	IoL	5.0	$V_{OL} = 0.4V$	0.52	_	0.44	0.88		0.36		m A	
		10	$V_{0L} = 0.5 \text{V}$	1.3	_	1.1	2.25	-	0.9	-		
		15	$V_{oL} = 1.5 \text{V}$	3.6	_	3.0	8.8	_	2.4		. .	
Input Current	I.n	15		_	±0.3	_	±0.00001	±0.3	_	±1.0	μA	
Input Capacitance	Cin	_	$V_{in} = 0$	i –	-	_	5.0	7.5	-	_	pF	
Quiescent Current	IDD	5.0	Zero Signal,	_	4.0	_	0.002	4.0	. –	30		
		10	per Package	_	8.0	_	0.004	8.0	_	60	₹ .	
		15	per rackage	_	16	-	0.006	16	_	120		
Total Supply Current*	I_{τ}	5.0	Dynamic $+I_{DD}$,	_	-	_	0.58	_			μA	
		10	per Gate	_	_	_	1,15	-	_			
		15	$C_L = 50 \text{pF}, f = 1 \text{kHz}$		-		1.73		_			
Three-State Output Leakage Curren	ITL	15		_	±1.0	_	-0.00001	±1.0	_	±7.5	μA	




^{*} To calculate total supply current at frequency other than 1kHz. $@V_{00} = 5.0V \ lr = (0.58 \,\mu\text{A/kHz})f + loo$, $@V_{00} = 10V \ lr = (1.15 \,\mu\text{A/kHz})f + loo$, $@V_{00} = 15V \ lr = (1.73 \,\mu\text{A/kHz})f + loo$

$\blacksquare \text{SWITCHING CHARACTERISTICS } (\textit{C}_{\textit{L}} = 50 \text{pF}, \textit{Ta} = 25 \text{°C})$


Characteristic	Symbol	$V_{DD}(V)$	min	typ	max	Unit
···		5.0	_	100	200	ns
Output Rise Time	t.	10		50	100	
		15		40	80	
		5.0	_	100	200	ns
Output Fall Time	t_f	10		50	100	
		15		40	80	
		5.0	_	175	350	ns
_	t _{PLH}	10		75	175	
Propagation Delay Time		15	-	60	120	
Tropagation Delay Time	îрнĹ	5.0	_	175	350	ns
		10	_	75	175	
· .		15	-	60	120	
		5.0	200	80		ns
Set Pulse Width	PWs	10	100	40	_	
		15	70	30	_	• I
		5.0	200	80		
Reset Pulse Width	PW_R	10	100	40	-	กร
·		15	70	30		eni.
	t_{En}	5.0		150	300	· · · · · · · · · · · · · · · · · · ·
Three-state Enable/Disable Delay	lpis	10		80	160	ns
		15		55	110	

■DYNAMIC SIGNAL WAVEFORMS


● HD14043B




●HD14044B




Unit: mm









Hitachi Code	DP-16
JEDEC	Conforms
EIAJ	Conforms
Weight (reference value)	1.07 g

Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HITACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits.

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL NorthAmerica http:semiconductor.hitachi.com/ Europe

http://www.hitachi-eu.com/hel/ecg http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD_Frame.htm Asia (Singapore) Asia (Taiwan) Asia (HongKong) http://www.hitachi.com.hk/eng/bo/grp3/index.htm

http://www.hitachi.co.jp/Sicd/indx.htm Japan

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose,CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Hitachi Europe GmbH Electronic components Group Dornacher Stra§e 3 D-85622 Feldkirchen, Munich Germany

Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd. Flectronic Components Group Whitebrook Park Lower Cookham Road Maidenhead

Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office

3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281

Telex: 40815 HITEC HX

Copyright 'Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.