The RF MOSFET Line **RF Power Field Effect Transistors**N-Channel Enhancement-Mode Lateral MOSFETs

Designed for broadband commercial and industrial applications with frequencies to 520 MHz. The high gain and broadband performance of these devices make them ideal for large—signal, common source amplifier applications in 12.5 volt mobile FM equipment.


- Specified Performance @ 520 MHz, 12.5 Volts
 Output Power 35 Watts
 Power Gain 10.0 dB
 Efficiency 50%
- Capable of Handling 20:1 VSWR, @ 15.6 Vdc, 520 MHz, 2 dB Overdrive
- Excellent Thermal Stability
- Characterized with Series Equivalent Large—Signal Impedance Parameters
- Broadband–Full Power Across the Band: 135–175 MHz 400–470 MHz

450–520 MHz

- Broadband UHF/VHF Demonstration Amplifier Information Available Upon Request
- In Tape and Reel. T1 Suffix = 500 Units per 44 mm, 13 inch Reel.

MRF1535T1 MRF1535FT1

520 MHz, 35 W, 12.5 V LATERAL N-CHANNEL BROADBAND RF POWER MOSFETs



CASE 1264–09, STYLE 1 TO–272 PLASTIC MRF1535T1



CASE 1264A-02, STYLE 1 TO-272 STRAIGHT LEAD PLASTIC MRF1535FT1

MOTOROLA

intelligence everywhere

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	40	Vdc
Gate-Source Voltage	V _{GS}	±20	Vdc
Drain Current — Continuous	I _D	6	Adc
Total Device Dissipation @ T _C = 25°C (1) Derate above 25°C	P _D	135 0.50	Watts W/°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Operating Junction Temperature	TJ	175	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{ heta JC}$	0.90	°C/W

(1) Calculated based on the formula $P_D = \frac{T_J - T_C}{R_{\theta JC}}$

 $NOTE - \underline{\textbf{CAUTION}} - MOS$ devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.

www.DataSheet4U.com



ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS	•	•	•		
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 100 μAdc)	V _{(BR)DSS}	60	_	_	Vdc
Zero Gate Voltage Drain Current (V _{DS} = 60 Vdc, V _{GS} = 0 Vdc)	I _{DSS}	_	_	1	μAdc
Gate-Source Leakage Current (V _{GS} = 10 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	_	_	0.3	μAdc
ON CHARACTERISTICS					
Gate Threshold Voltage (V_{DS} = 12.5 Vdc, I_{D} = 400 μ A)	V _{GS(th)}	1	_	2.6	Vdc
Drain-Source On-Voltage (V _{GS} = 5 Vdc, I _D = 0.6 A)	R _{DS(on)}	_	_	0.7	Ω
Drain-Source On-Voltage (V _{GS} = 10 Vdc, I _D = 2.0 Adc)	V _{DS(on)}	_	_	1	Vdc
DYNAMIC CHARACTERISTICS	-	•	•		
Input Capacitance (Includes Input Matching Capacitance) $(V_{DS} = 12.5 \text{ Vdc}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz})$	C _{iss}	_	_	250	pF
Output Capacitance (V _{DS} = 12.5 Vdc, V _{GS} = 0 V, f = 1 MHz)	C _{oss}	_	_	150	pF
Reverse Transfer Capacitance (V _{DS} = 12.5 Vdc, V _{GS} = 0 V, f = 1 MHz)	C _{rss}	_	_	20	pF
RF CHARACTERISTICS (In Motorola Test Fixture)	·				
Common–Source Amplifier Power Gain $(V_{DD} = 12.5 \text{ Vdc}, P_{out} = 35 \text{ Watts}, I_{DQ} = 500 \text{ mA})$ f = 520 MHz	G _{ps}	10	_	_	dB
Drain Efficiency $(V_{DD} = 12.5 \text{ Vdc}, P_{out} = 35 \text{ Watts}, I_{DQ} = 500 \text{ mA})$ f = 520 MHz	η	50	_	_	%
Load Mismatch (V _{DD} = 15.6 Vdc, f = 520 MHz, 2 dB Input Overdrive, VSWR 20:1 at All Phase Angles)	Ψ	No Degradation in Output Power Before and After Test			




Figure 1. 135 - 175 MHz Broadband Test Circuit

TYPICAL CHARACTERISTICS, 135 – 175 MHz




Figure 2. Output Power versus Input Power

Figure 3. Input Return Loss versus Output Power

TYPICAL CHARACTERISTICS, 135 - 175 MHz




Figure 4. Gain versus Output Power




Figure 5. Drain Efficiency versus Output Power




Figure 6. Output Power versus Biasing Current




Figure 7. Drain Efficiency versus Biasing Current




Figure 8. Output Power versus Supply Voltage




Figure 9. Drain Efficiency versus Supply Voltage






Figure 10. 450 - 520 MHz Broadband Test Circuit

TYPICAL CHARACTERISTICS, 450 - 520 MHz




Figure 11. Output Power versus Input Power

Figure 12. Input Return Loss versus Output Power

TYPICAL CHARACTERISTICS, 450 - 520 MHz




Figure 13. Gain versus Output Power




Figure 14. Drain Efficiency versus Output Power




Figure 15. Output Power versus Biasing Current




Figure 16. Drain Efficiency versus Biasing Current




Figure 17. Output Power versus Supply Voltage





Figure 18. Drain Efficiency versus Supply Voltage



 V_{DD} = 12.5 V, I_{DQ} = 250 mA, P_{out} = 35 W

f MHz	Z _{in} Ω	Z _{OL} *
135	5.0 + j0.9	1.7 + j0.2
155	5.0 + j0.9	1.7 + j0.2
175	3.0 + j1.0	1.3 + j0.1

 V_{DD} = 12.5 V, I_{DQ} = 500 mA, P_{out} = 35 W

f MHz	Z _{in} Ω	Z _{OL} *
450	0.8 – j1.4	1.0 – j0.8
470	0.9 – j1.4	1.1 – j0.6
500	1.0 – j1.4	1.1 – j0.6
520	0.9 – j1.4	1.1 – j0.5

 Z_{in} = Complex conjugate of source impedance.

 $Z_{OL}^* = Complex conjugate of the load impedance at given output power, voltage, frequency, and <math>\eta_D > 50$ %.

Z_{in} = Complex conjugate of source impedance.

$$\begin{split} Z_{OL}{}^{\star} &= & \text{Complex conjugate of the load} \\ &\text{impedance at given output power,} \\ &\text{voltage, frequency, and } \eta_D > 50 \ \%. \end{split}$$

Note: Z_{OL}^* was chosen based on tradeoffs between gain, drain efficiency, and device stability.




Figure 19. Series Equivalent Input and Output Impedance

Table 1. Common Source Scattering Parameters (V_{DD} = 12.5 Vdc)

I_{DQ} = 250 mA

f	S	S ₁₁		S ₂₁ S ₁₂		12	S	22
MHz	S ₁₁	∠ ф	S ₂₁	∠ φ	S ₁₂	∠ ф	S ₂₂	∠ φ
50	0.89	-173	8.496	83	0.014	-26	0.76	-170
100	0.90	-175	3.936	72	0.014	-14	0.79	-170
150	0.91	-175	2.429	63	0.011	-23	0.82	-170
200	0.92	-175	1.627	57	0.010	-44	0.86	-170
250	0.94	-176	1.186	53	0.007	-16	0.88	-170
300	0.95	-176	0.888	49	0.005	-44	0.91	-171
350	0.96	-176	0.686	48	0.005	36	0.92	-170
400	0.96	-176	0.568	44	0.005	-1	0.94	-171
450	0.97	-176	0.457	44	0.004	49	0.94	-172
500	0.97	-176	0.394	44	0.003	– 51	0.95	-171
550	0.98	-176	0.332	42	0.001	31	0.95	-173
600	0.98	-177	0.286	41	0.013	99	0.94	-173

I_{DQ} = 1.0 A

f	S ₁₁		S ₁₁ S ₂₁		21	S ₁₂		S ₂₂	
MHz	S ₁₁	∠ ф	S ₂₁	∠ φ	S ₁₂	∠ φ	S ₂₂	∠ ф	
50	0.90	-173	8.49	83	0.006	-39	0.86	-176	
100	0.90	-175	3.92	72	0.009	– 5	0.86	-176	
150	0.91	-175	2.44	63	0.006	7	0.87	-176	
200	0.92	-175	1.62	57	0.008	21	0.88	-175	
250	0.94	-176	1.19	53	0.006	8	0.89	-174	
300	0.95	-176	0.89	48	0.008	3	0.89	-174	
350	0.96	-176	0.69	48	0.007	48	0.91	-174	
400	0.96	-176	0.57	44	0.004	41	0.93	-173	
450	0.97	-176	0.46	44	0.004	43	0.93	-173	
500	0.97	-176	0.39	44	0.003	57	0.94	-173	
550	0.98	-176	0.33	41	0.006	62	0.94	-174	
600	0.98	-177	0.28	41	0.009	96	0.93	-173	

$I_{DQ} = 2.0 A$

יאַע								
f	S ₁₁		S ₂₁		S	12	S	22
MHz	S ₁₁	∠ ф	S ₂₁	∠ φ	S ₁₂	∠ ф	S ₂₂	∠ ¢
50	0.94	-176	9.42	88	0.005	-72	0.89	-177
100	0.94	-178	4.56	82	0.005	4	0.89	-177
150	0.94	-178	2.99	78	0.003	7	0.89	-177
200	0.94	-178	2.14	74	0.005	17	0.90	-176
250	0.95	-178	1.67	71	0.004	40	0.90	-175
300	0.95	-178	1.32	67	0.007	35	0.91	-175
350	0.95	-178	1.08	67	0.005	57	0.92	-174
400	0.96	-178	0.93	63	0.003	50	0.93	-173
450	0.96	-178	0.78	62	0.007	68	0.93	-173
500	0.96	-177	0.68	61	0.004	99	0.94	-173
550	0.97	-177	0.59	58	0.008	78	0.93	-175
600	0.97	-178	0.51	57	0.009	92	0.92	-174

APPLICATIONS INFORMATION

DESIGN CONSIDERATIONS

This device is a common–source, RF power, N–Channel enhancement mode, Lateral Metal–Oxide Semiconductor Field–Effect Transistor (MOSFET). Motorola Application Note AN211A, "FETs in Theory and Practice", is suggested reading for those not familiar with the construction and characteristics of FETs.

This surface mount packaged device was designed primarily for VHF and UHF mobile power amplifier applications. Manufacturability is improved by utilizing the tape and reel capability for fully automated pick and placement of parts. However, care should be taken in the design process to insure proper heat sinking of the device.


The major advantages of Lateral RF power MOSFETs include high gain, simple bias systems, relative immunity from thermal runaway, and the ability to withstand severely mismatched loads without suffering damage.

MOSFET CAPACITANCES

The physical structure of a MOSFET results in capacitors between all three terminals. The metal oxide gate structure determines the capacitors from gate—to—drain $(C_{\rm gd})$, and gate—to—source $(C_{\rm gs})$. The PN junction formed during fabrication of the RF MOSFET results in a junction capacitance from drain—to—source $(C_{\rm ds})$. These capacitances are characterized as input $(C_{\rm iss})$, output $(C_{\rm oss})$ and reverse transfer $(C_{\rm rss})$ capacitances on data sheets. The relationships between the inter—terminal capacitances and those given on data sheets are shown below. The $C_{\rm iss}$ can be specified in two ways:

- 1. Drain shorted to source and positive voltage at the gate.
- Positive voltage of the drain in respect to source and zero volts at the gate.

In the latter case, the numbers are lower. However, neither method represents the actual operating conditions in RF applications.



DRAIN CHARACTERISTICS

One critical figure of merit for a FET is its static resistance in the full—on condition. This on—resistance, $R_{DS(on)}$, occurs in the linear region of the output characteristic and is specified at a specific gate—source voltage and drain current. The

drain–source voltage under these conditions is termed $V_{DS(on)}$. For MOSFETs, $V_{DS(on)}$ has a positive temperature coefficient at high temperatures because it contributes to the power dissipation within the device.

 ${\rm BV}_{\rm DSS}$ values for this device are higher than normally required for typical applications. Measurement of ${\rm BV}_{\rm DSS}$ is not recommended and may result in possible damage to the device.

GATE CHARACTERISTICS

The gate of the RF MOSFET is a polysilicon material, and is electrically isolated from the source by a layer of oxide. The DC input resistance is very high – on the order of $10^9~\Omega$ — resulting in a leakage current of a few nanoamperes.

Gate control is achieved by applying a positive voltage to the gate greater than the gate—to—source threshold voltage, $V_{GS(fh)}$.

Gate Voltage Rating — Never exceed the gate voltage rating. Exceeding the rated V_{GS} can result in permanent damage to the oxide layer in the gate region.

Gate Termination — The gates of these devices are essentially capacitors. Circuits that leave the gate open—circuited or floating should be avoided. These conditions can result in turn—on of the devices due to voltage build—up on the input capacitor due to leakage currents or pickup.

Gate Protection — These devices do not have an internal monolithic zener diode from gate—to—source. If gate protection is required, an external zener diode is recommended. Using a resistor to keep the gate—to—source impedance low also helps dampen transients and serves another important function. Voltage transients on the drain can be coupled to the gate through the parasitic gate—drain capacitance. If the gate—to—source impedance and the rate of voltage change on the drain are both high, then the signal coupled to the gate may be large enough to exceed the gate—threshold voltage and turn the device on.

DC BIAS

Since this device is an enhancement mode FET, drain current flows only when the gate is at a higher potential than the source. RF power FETs operate optimally with a quiescent drain current (I_{DQ}), whose value is application dependent. This device was characterized at $I_{DQ}=150$ mA, which is the suggested value of bias current for typical applications. For special applications such as linear amplification, I_{DQ} may have to be selected to optimize the critical parameters.

The gate is a dc open circuit and draws no current. Therefore, the gate bias circuit may generally be just a simple resistive divider network. Some special applications may require a more elaborate bias system.

GAIN CONTROL

Power output of this device may be controlled to some degree with a low power dc control signal applied to the gate, thus facilitating applications such as manual gain control, ALC/AGC and modulation systems. This characteristic is very dependent on frequency and load line.

MOUNTING

The specified maximum thermal resistance of 0.9°C/W assumes a majority of the 0.170" x 0.608" source contact on the back side of the package is in good contact with an appropriate heat sink. As with all RF power devices, the goal of the thermal design should be to minimize the temperature at the back side of the package. Refer to Motorola Application Note AN4005/D, "Thermal Management and Mounting Method for the PLD–1.5 RF Power Surface Mount Package," and Engineering Bulletin EB209/D, "Mounting Method for RF Power Leadless Surface Mount Transistor" for additional information.

AMPLIFIER DESIGN

Impedance matching networks similar to those used with bipolar transistors are suitable for this device. For examples see Motorola Application Note AN721, "Impedance Matching Networks Applied to RF Power Transistors." Large-signal impedances are provided, and will yield a good first pass approximation.

Since RF power MOSFETs are triode devices, they are not unilateral. This coupled with the very high gain of this device yields a device capable of self oscillation. Stability may be achieved by techniques such as drain loading, input shunt resistive loading, or output to input feedback. The RF test fixture implements a parallel resistor and capacitor in series with the gate, and has a load line selected for a higher efficiency, lower gain, and more stable operating region.

Two-port stability analysis with this device's S-parameters provides a useful tool for selection of loading or feedback circuitry to assure stable operation. See Motorola Application Note AN215A, "RF Small-Signal Design Using Two-Port Parameters" for a discussion of two port network theory and stability.

NOTES


MOTOROLA RF DEVICE DATA MRF1535T1 MRF1535FT1


NOTES

NOTES

MOTOROLA RF DEVICE DATA MRF1535T1 MRF1535FT1

PACKAGE DIMENSIONS





PIN 1. SOURCE (COMMON) 2. DRAIN

3. SOURCE (COMMON) 4. SOURCE (COMMON)

5 GATE 6. SOURCE (COMMON)

CASE 1264A-02 **ISSUE A TO-272 STRAIGHT LEAD PLASTIC** MRF1535FT1

D1 0.810 BSC 20.57 BSC
 D2
 0.608 BSC
 15.44 BSC

 E
 0.492
 0.500
 12.50
 12.70

 E1
 0.246
 0.254
 6.25
 6.45
 E2 F 0.170 BSC 4.32 BSC 0.025 BSC 0.64 BSC P 0.126 0.134 3.20 3.40 0.193 0.199 4.90 5.05 **b2** 0.078 0.084 2.13 2.39 1.98 b3 0.088 0.094 c1 0.007 0.011 2.24 0.178 0.279 0.193 BSC 4.90 BSC aaa 0.004 0.10 0.008

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

MOTOROLA and the Stylized M Logo are registered in the US Patent and Trademark Office. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola Inc. 2003

HOW TO REACH US:

USA/EUROPE/LOCATIONS NOT LISTED:Motorola Literature Distribution
P.O. Box 5405, Denver, Colorado 80217
1–800–521–6274 or 480–768–2130

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3–20–1, Minami–Azabu, Minato–ku, Tokyo 106–8573, Japan 81–3–3440–3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong 852–26668334

HOME PAGE: http://motorola.com/semiconductors



MRF1535T1/D