LMX3305 Triple Phase Locked Loop for RF Personal Communications

General Description

The LMX3305 contains three Phase Locked Loops (PLL) on a single chip. It has a RF PLL, an IF Rx PLL and an IF Tx PLL for CDMA applications. The RF fractional-N PLL uses a 16/17/20/21 quadruple modulus prescaler for PCS application and a 8/9/12/13 quadruple modulus prescaler for cellular application. Both quadruple modulus prescalers offer modulo 1 through 16 fractional compensation circuitry. The RF fractional-N PLL can be programmed to operate from 800 MHz to 1400MHz in cellular band and 1200MHz to 2300 MHz in PCS band. The IF Rx PLL and the IF Tx PLL are integer-N frequency synthesizers that operate from 45 MHz to 600 MHz with 8/9 dual modulus prescalers. Serial data is transferred into the LMX3305 via a microwire interface (Clock, Data, & LE).

The RF PLL provides a fastlock feature allowing the loop bandwidth to be increased by 3X during initial lock-on.

The supply voltage of the LMX3305 ranges from 2.7V to 3.6V. It typically consumes 9 mA of supply current and is packaged in a 24-pin CSP package.

Features

- Three PLLs integrated on a single chip
- RF PLL fractional-N counter
- 16/17/20/21 RF quadruple modulus prescaler for PCS application


PRELIMINARY

August 2000


- 8/9/12/13 RF quadruple modulus prescaler for cellular application
- 2.7V to 3.6V operation
- Low current consumption: I_{CC} = 9 mA (typ) at 3.0V
- Programmable or logical power down mode: I_{CC} = 10 µA (typ) at 3.0V
- RF PLL Fastlock feature with timeout counter
- Digital lock detect
- Microwire Interface with data preset
- 24-pin CSP package

Applications

CDMA Cellular telephone systems



© 2000 National Semiconductor Corporation DS101361



Pin No.	Pin Name	I/O	Description
1	RF_CP _o	0	Charge pump output for RF PLL. For connection to a loop filter for driving the input of an external VCO.
2	RF_GND	PWR	RF PLL ground.
3	RF_F _{IN}	1	RF prescaler input. Small signal input from the RF Cellular or PCS VCO.
4	RF_V _{CC}	PWR	RF PLL power supply voltage. Input may range from 2.7V to 3.6V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane. Tx V_{CC} = Rx V_{CC} = RF V_{CC} .
5	Lock_Det	0	Multiplexed output of the RF, Rx, and Tx PLL's analog or digital lock detects. The outputs from the R, N and Fastlock counters can also be selected for test purposes. Refer to Section 2.3.4 for more detail.
6	N/C		No Connect.
7	RF_En	I	RF PLL enable pin. A LOW on RF En powers down the RF PLL and TRI-STATE®s th RF PLL charge pump.
8	Rx_En	I	Rx PLL enable pin. A LOW on Rx En powers down the Rx PLL and TRI-STATEs the Rx PLL charge pump.
9	Tx_En	I	Tx PLL enable pin. A LOW on Tx En powers down the Tx PLL and TRI-STATEs the Tx PLL charge pump.
10	Clock	I	High impedance CMOS clock input. Data for the various counters is clocked on the rising edge into the CMOS input.
11	Data	I	Binary serial data input. Data entered MSB first.
12	LE	I	High impedance CMOS input. When LE goes LOW, data is transferred into the shift registers. When LE goes HIGH, data is transferred from the internal registers into the appropriate latches.
13	Tx_F _{IN}	1	Tx prescaler input. Small signal input from the Tx VCO.
14	Tx_CP _o	0	Charge pump output for Tx PLL. For connection to a loop filter for driving the input of an external VCO.
15	Tx_GND		Tx PLL ground.
16	Tx_V _{CC}	PWR	Tx PLL power supply voltage input. Input may range from 2.7V to 3.6V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane. Tx $V_{CC} = Rx V_{CC} = RF V_{CC}$.
17	OSCIN	I	PLL reference input which has a V _{CC} /2 input threshold and can be driven from an external CMOS or TLL logic gate. The R counter is clocked on the falling edge of the OSC _{IN} signal.
18	Rx_V _{cc}	PWR	Rx PLL power supply voltage. Input ranges from 2.7V to 3.6V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane. Tx $V_{CC} = Rx V_{CC} = RF V_{CC}$.
19	Rx_GND	PWR	Rx PLL ground.
20	Rx_CP _o	0	Charge pump output for Rx PLL. For connection to a loop filter for driving the input of an external VCO.
21	Rx_F _{IN}	I	Rx prescaler input. Small signal input from the Rx VCO.
22	RF_Sw1	0	An open drain NMOS output which can be use for bandswitching or Fastlocking the RF PLL. (During Fastlock mode a second loop filter damping resistor can be switched in parallel with the first to ground.) Refer to Section 2.5.3 for more detail.
23	RF_Sw2	0	An open drain NMOS output which can be use for bandswitching or Fastlocking the RF PLL. (During Fastlock mode a second loop filter damping resistor can be switched in parallel with the first to ground.) Refer to Section 2.5.3 for more detail.
24	V _P	0	RF PLL charge pump power supply. An internal voltage doubler can be enabled in 3\ applications to allow the RF charge pump to operate over a wider tuning range.

www.national.com

Absolute Maximum Ratings (Notes 1, 2)

Power Supply Voltage (PLL V _{CC}) (Note 3)	-0.3V to +6.5V
Supply Voltage (V _P)	-0.3V to +6.5V
Voltage on any Pin with	
$GND = 0V (V_1)$	–0.3V to V _{CC} +0.3V
Storage Temperature Range (T _S)	–65°C to +150°C
Lead Temp. (solder, 4 sec.) (T _L)	+240°C
ESD - Whole Body Model (Note 2)	2 kV

Electrical Characteristics

 $(V_{CC} = V_{P} = 3V, -30^{\circ}C < T_{A} < 85^{\circ}C$ except as specified)

Recommended Operating Conditions (Note 1)

Power Supply Voltage (PLL V_{CC}) (Note 3) Supply Voltage (V_P) (Note 3) Operating Temperature (T_A)

2.7V to 3.6V PLL $V_{\rm CC}$ to 5.5V-30°C to +85°C

Symbol	Parameter	Conditions		Value			
Symbol	Falameter	Conditions	Min	Тур	Мах	Unit	
GENERAL							
I _{cc}	Power Supply Current	$\label{eq:RF} \begin{array}{l} RF = On, Rx = On, Tx = On \\ 2.7V \leq V_{CC} \leq 3.6V \end{array}$		9.0	15	mA	
I _{CC} -PWDN	Power Down Current			10	75	μA	
f _{IN}	PCS Operating Frequency		1200		2300		
	Cellular Operating Frequency		800		1400	MHz	
	IF Operating Frequency (Rx, Tx)		45		600	1	
f _{osc}	Oscillator Frequency			19.68	25	MHz	
f _o	Phase Detector Frequency				10	MHz	
Pf _{IN}	PCS/Cellular/IF Input Sensitivity	$2.7V \le V_{CC} \le 3.6V$	-15		+0	dBm	
Pf _{osc}	Oscillator Sensitivity		0.5		V _{cc}	V _{PP}	
RF PN	RF Phase Noise	F _{OUT} = 1 GHz		-70			
IF PN	IF Phase Noise			-70		dBc/H	
	Fractional Spur @ 10 kHz	1 kHz Loop Filter (Note 4)			-50	dBc	
	Fractional Spur Harmonic			nuate 6 di after 10 kl		dBc	
Tsw	Switching Speed	1 kHz Loop Filter, 60 MHz Jump to Within 1 kHz			4.0	ms	
CHARGE P	UMP	1					
RF I _{Do} Source	RF Charge Pump Source Current	$V_{Do} = V_P/2$ (Note 5)	-22	I _{NOM}	22	%	
RF I _{Do} Sink	RF Charge Pump Sink Current	$V_{Do} = V_P/2$ (Note 5)	-22	I _{NOM}	22	%	
IF I _{Do} Source	IF Charge Pump Source Current	$V_{Do} = V_{CC}/2$ (Note 5)	80	100	120	μA	
IF I _{Do} Sink	IF Charge Pump Sink Current	$V_{Do} = V_{CC}/2$ (Note 5)	-80	-100	-120	μA	
I _{Do} -TRI	Charge Pump TRI-STATE Current	(Note 6)			1000	рА	
I _{Do} Sink vs I _{Do} Source	Charge Pump Sink vs Source Mismatch	$T_A = 25^{\circ}C$ (Note 7)		3	10	%	
I _{Do} vs V _{Do}	Charge Pump Current vs Voltage	$T_A = 25^{\circ}C$ (Note 6)		8	15	%	
I _{Do} vs T _A	Charge Pump Current vs Temperature	(Note 7)		5	10	%	
	PUTS AND OUTPUTS						
V _{IH}	High-Level Input Voltage	V _{CC} = 2.7V to 3.6V	0.8 V _{CC}			V	
V _{IL}	Low-Level Input Voltage	V _{CC} = 2.7V to 3.6V	00		0.2 V _{CC}	V	
V _{OL}	Low-Level Output Voltage	$I_{OL} = 2 \text{ mA}$			0.4	V	
<u>- ос</u>	High-Level Input Current	$V_{IH} = V_{CC} = 3.6V$	-1.0		1.0	μA	
	Low-Level Input Current	$V_{IL} = 0V, V_{CC} = 3.6V$	-1.0		1.0	μΑ	
<u>пс</u> І _{ІН}	OSC _{IN} High-Level Input Current	$V_{IH} = V_{CC} = 3.6V$			100	μΑ	

Electrical Characteristics (Continued)

(V_{CC} = V_P = 3V, -30°C < T_A < 85°C except as specified)

Cumhal	Devemeter	Conditions		Value				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
DIGITAL IN	IPUTS AND OUTPUTS	•	•			•		
t _{cs}	Data to Clock Setup Time		50			ns		
t _{CH}	Data to Clock Hold Time		10			ns		
t _{CWH}	Clock Pulse Width High		50			ns		
T _{CWL}	Clock Pulse Width Low		50			ns		
t _{ENSL}	Clock to Load_En Setup Time		50			ns		
t _{ENW}	Load_En Pulse Width		50			ns		

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics.

Note 2: This device is a high performance RF integrated circuit and is ESD sensitive. Handling and assembly of this device should be done on ESD protected workstations.


Note 3: PLL V_{CC} represents RF $V_{CC},\, Tx \; V_{CC}$ and Rx V_{CC} collectively.

Note 4: Guaranteed by design. Not tested in production.

Note 5: I_{NOM} = 100 $\mu A,$ 400 $\mu A,$ 700 μA or 900 μA for RF charge pump.

Note 6: For RF charge pump, $0.5 \leq V_{D0} \leq V_{P}$ - 0.5; for IF charge pump, $0.5 \leq V_{D0} \leq V_{CC}$ - 0.5.

Note 7: For RF charge pump, V_{Do} = $V_{P}/2,$ for IF charge pump, V_{Do} = $V_{CC}/2.$



1.0 Functional Description

The LMX3305 phase-lock-loop (PLL) system configuration consists of a high-stability crystal reference oscillator, three frequency synthesizers, three voltage controlled oscillators (VCO), and three passive loop filters. Each of the frequency synthesizers includes a phase detector, a current mode charge pump, as well as programmable reference [R] and feedback [N] frequency dividers. The VCO frequency is established by dividing the crystal reference signal down via the R-counter to obtain a comparison reference frequency. This reference signal (f_R) is then presented to the input of a phase/frequency detector and compared with the feedback signal (f_N), which is obtained by dividing the VCO frequency down by way of the N-counter, and fractional circuitry. The phase/frequency detector's current source output pumps charge into the loop filter, which then converts the charge into the VCO's control voltage. The function of phase/ frequency comparator is to adjust the voltage presented to the VCO until the feedback signal frequency and phase match that of the reference signal. When the RF PLL is in a "Phase-Locked" condition, the RF VCO frequency will be (N + F) times that of the comparison frequency, where N is the integer divide ratio, and F is the fractional component. The fractional synthesis allows the phase detector frequency to be increased while maintaining the same frequency step size for channel selection. The divider ratio N is thereby reduced giving a lower phase noise referred to the phase detector input, and the comparison frequency is increased allowing faster switching time.

1.1 REFERENCE OSCILLATOR INPUTS

The reference oscillator frequency for the RF and IF PLLs are provided from the external references through the OSC_{IN} pin. OSC_{IN} input can operate up to 25 MHz with input sensitivity of 0.5 V_{PP} minimum and it drives RF, Rx and Tx R-counters. OSC_{IN} input has a V_{CC}/2 input threshold that can be driven from an external CMOS or TTL logic gate. Typically, the OSC_{IN} is connected to the output of a crystal oscillator.

1.2 REFERENCE DIVIDERS (R-COUNTERS)

The RF, Rx and Tx R-counters are clocked through the oscillator block. The maximum frequency is 25 MHz. All RF, Rx and Tx R-counters are CMOS design. The RF R-counter is 8-bit in length with programmable divider ratio from 2 to 255. The Rx and Tx R-counters are 10-bit in length with programmable divider ratio from 2 to 1023.

1.3 PRESCALERS

The LMX3305 has a 16/17/20/21 quadruple modulus prescaler for the PCS application and a 8/9/12/13 quadruple modulus prescaler for the cellular application. The Rx and Tx prescalers are dual modulus with 8/9 modulus ratio. Both RF/IF prescalers' outputs drive the subsequent CMOS flipflop chain comprising the programmable N feedback counters.

1.4 FEEDBACK DIVIDERS (N-COUNTERS)

The RF, Rx and Tx N-counters are clocked by the output of RF, Rx and Tx prescalers respectively. The RF N-counter is composed of two parts: the 15 MSB bits comprise the integer portion and the 4 LSB bits comprise the fractional portion. The RF fractional N divider is fully programmable from 80 to 32767 over the frequency range from 1200 MHz-2300 MHz for PCS application and 40 to 16383 over the frequency range from 800 MHz-1400 MHz for cellular application. The

4-bit fractional portion of the RF counter represents the fraction's numerator. The fraction's denominator base is determined by the four **FRAC_D** register bits.

The Rx and Tx N-counters are each a 13-bit integer divisor, fully programmable from 56 to 8,191 over the frequency range from 45 MHz–600 MHz. The Rx and Tx N-counters do not include fractional compensation.

1.5 FRACTIONAL COMPENSATION

The fractional compensation circuitry of the LMX3305 RF divider allows the user to adjust the VCO tuning resolution in 1/2 through 1/16th increments of the phase detector comparison frequency. A 4-bit denominator register (FRAC_D) selects the fractional modulo base. The integer averaging is accomplished by using a 4-bit accumulator. A variable phase delay stage compensates for the accumulated integer phase error, minimizes the charge pump duty cycle and reduces the spurious levels. This technique eliminates the need for compensation current injection into the loop filter. An overflow signal generated by the accumulator is equivalent to one full RF VCO cycle, and results in a pulse swallow.

1.6 PHASE/FREQUENCY DETECTORS

The RF and IF phase/frequency detectors are driven from their respective N- and R-counter outputs. The maximum frequency at the phase detector inputs is 10 MHz unless limited by the minimum continuous divide ratio of the multi-modulus prescaler. The phase detector output controls the charge pump. The polarity of the pump-up or pump-down control is programmed using **RF_PD_POL**, **Rx_PD_POL**, or **Tx_PD_POL** depending on whether RF or IF VCO characteristics are positive or negative. The phase detector also receives a feedback signal from the charge pump in order to eliminate dead zones.

1.7 CHARGE PUMPS

The phase detector's current source output pumps charge into an external loop filter, which then converts it into the VCO's control voltage. The charge pump steers the charge pump output CP_o to V_{CC} (pump-up) or Ground (pump-down). When locked, CP_o is primarily in a TRI-STATE mode with small corrections. The IF charge pump output current magnitudes are nominally 100 μ A. The RF charge pump output currents can be programmed by the **RF_Icpo** bits at 100 μ A, 400 μ A, 700 μ A, or 900 μ A.

1.8 VOLTAGE DOUBLER (V_P)

The V_P pin is normally driven from an external power supply over a range of $V_{\rm CC}$ to 5.5V to provide current for the RF charge pump circuit. An internal voltage doubler circuit connected between the V_{CC} and V_P supply pins alternately allows $V_{CC} = 3V (\pm 10\%)$ users to run the RF charge pump circuit at close to twice the $V_{\rm CC}$ power supply voltage. The voltage doubler mode is enabled by setting the V2X bit to a HIGH level. The voltage doubler's charge pump driver originates from the oscillator input. The device will not totally powerdown until the V2X bit is programmed LOW. The average delivery current of the doubler is less than the instantaneous current demand of the RF charge pump when active and is thus not capable of sustaining a continuous out of lock condition. A large external capacitor connected to VP (=0.1 µF) is needed to control power supply droop when changing frequencies.

1.0 Functional Description (Continued)

1.9 MICROWIRE INTERFACE

The programmable register set is accessed through the microwire serial interface. The interface is comprised of three signal pins: Clock, Data, and LE. After the LE goes LOW, serial data is clocked into the 32-bit shift register upon the rising edge of Clock MSB first. The last three data bits shifted into the shift register select one of five addresses. When LE goes HIGH, data is transferred from the shift registers into one of the four register bank latches. Selecting the address <000> presets the data in the four register banks. The synthesizer can be programmed even in the power down (or not enabled) state.

1.10 LOCK DETECT OUTPUTS

The open-drain Lock Detect is available in the LMX3305 to provide a digital or analog lock detect indication for the sum of the active PLLs. In the digital lock detect mode, an internal digital filter produces a logic level HIGH at the lock detect output when the error between the phase detector inputs is less than 15 ns for five consecutive comparison cycles. The lock detect output is LOW when the error between the phase detector inputs is more than 30 ns for one comparison cycle. In the analog lock detect mode, the lock detect pin becomes active low whenever any of the active PLLs are charge pumping. The Lock_Det pin can also be programmed to provide the outputs of the R, N or fastlock timeout counters.

1.11 POWER CONTROL

Each PLL is individually power controlled by the microwire power down bits Rx_PWDN, Tx_PWDN and RF_PWDN. Alternatively, the PLLs can also be power controlled by the Tx_En, Rx_En, and RF_En pins. The enable pins override the power down bits except for the V2X bit. When the respective PLL's enable pin is high, the power down bits determine the state of power control. Activation of any PLL power down modes result in the disabling of the respective N counter and de-biasing of its respective f_{IN} input (to a high impedance state). The R counter functionality also becomes disabled when the power down bit is activated. The reference oscillator block powers down and the OSCIN pin reverts to a high impedance state when all of the enable pins are LOW or all of the power down bits are programmed HIGH, unless V2X bit is HIGH. Power down forces the respective charge pump and phase comparator logic to a TRI-STATE condition. A power down counter reset function resets both N and R counters of the respective PLL. Upon powering up the N counter resumes counting in "close" alignment with the R counter (the maximum error is one prescaler cycle). The microwire control register remains active and capable of loading and latching in data during all of the power down modes.

2.0 Programming Description

LMX3305

ant Bi	•	Field	0	-		0		-		0							
Least Significant Bit	-	Address Field	0	0		-		~		0							
ast Si	7	Adi	0	0		0		0		-							
Ľ	e			×	اF_R0	×	IE_N0	۸2X	RF_R0	_	0N						
	4			тгя_хя	IF_R1	идwа_хя	IF_N1	тгя_тя	RF_R1	Test [2:0]	١N						
	5			RX_PD_POL	IF_R2	Н	IF_N2	RF_PD_POL	RF_R2		SN						
	9				1F_R3	Rx_NA_CNTR [2:0]	IE_N3		RF_R3	RF_PWDN	٤N						
	7				IF_R4	ΥΥ Υ	IE_N4	RF_Icpo	RF_R4	ьсг	₽N						
	∞				ક્રમ_ગ		IE_N5		צר_א5	sdq_	٩N						
	6			[0:6	98_FI		IE_N6	[4:0]	8F_R6		9N						
	10			NTR [78_FI		2N_3I	FRAC_CAL [4:0]	78_7A	FRAC_D [3:0]	ZN						
	7			Rx_R_CNTR [9:0]	1F_R8	[0:6	8N_71	FRA	8F_R8	FRAC	81						
	12			ш. 	1E_R9	Rx_NB_CNTR [9:0]	6N_7I		68_R9		6N						
NOI	13					018_FI	NB	IE_N10	FSTSW1	018_98	5	010					
	14		Â		118_FI		IF_U11	FSTSW2	rra_aa	FRAC_N [3:0]	LIN						
LOCAT	15	Data Field All Register bits Preset (Upon LE latching address <000>)	Data Field	Data Field	Data Field	Field		eset is <000	eset is <000		IF_R12		IF_U12	FSTM1	RF_R12	FRAC	712
R BIT	16							IF_R13		IE_N13	FSTM2	RF_R13		61N			
GISTE	17					gister I tching	LD [3:0]	IF_R14		IE_N14		RF_R14		71V			
SHIFT REGISTER BIT LOCATION	18		All Re n LE la	LD	IF_R15	Ö NDW9_XT	SIN_AI	5	rr_ris		SIN						
Ŗ	19		odN)		918_FI		IE_N16		8F_R16		910						
	20						T2A_XT	718_31	Tx_NA_ CNTR [2:0]	110_FI	IL_CNT	719_3A		211			
	21			TX_PD_POL	818_FI	0	81N_718	FST	819_3A		81N						
	22				15_R19		6⊧N_∃I		8F_R19		61N						
	23				IF_R20		IF_N20		RF_R20	FR [14:	N20						
	24				IF_R21		IF_N21		RF_R21	RF_N_CNTR [14:0]	121						
	25			[0:6]	IF_R22	[0:6]	IF_N22		RF_R22	R R	122						
	26			Tx_R_CNTR [9:0]	IF_R23	CNTR	IF_N23	[0:2]	RF_R23		N73						
	3 27			R_R	IF_R24	TX_NB_CNTR [9:0]	IE_N24	RF_R_CNTR [7:0]	RF_R24		N24						
it Bit	9 28				IF_R25			RF_R	RF_R25		726 726						
nifican	0 29				IF_R26				RF_R26		97N						
Most Significant Bit	31 30				1528_1		15_N27		828_78		72N 82N						
ž	°,		Ь	я_न 		N_:		E_R		N_							

Note: X denotes don't care bits.

	0	4
	C T T D	
	โ	0

Least Significant	2	Address Field	0	0			-			- 0			- 0		
Leas				×	0	ال [_] 80	×	0	IE_N0	V2X	0	08_78		0	BF_N0
	4			тгя_хя	0	IF_R1	NDW9_X9	0	IE_N1	RF_RST	0	18_38	Test [2:0]	0	RF_N1
	5			 В×РО-РОС	-	IF_R2		-	IE_N2	RF_PD_POL	-	RF_R2	Test	0	RF_N2
							CNTR	-							
	9				0	IF_R3	Rx_NA_CNTR [2:0]	-			-	RF_R3	RF_PWDN	0	RF_N3
	8 7				1 0	וב_R4 וד_R5		+	IE_N4	RF_lcpo	0	אר_R4 אר_א	LCS Epbs	0	RF_N4 RF_N5
	6				0	15 T		0	IE NE 9N_II		0	85_R6	3043	0	BE NE BE NE
	10			Rx_R_CNTR [9:0]	0	28_1		0	2N_3I	FRAC_CAL [4:0]	0	28_38 78_38	[3:0]	0	2N_38
	+			R_CNI	-	88_FI	_	0	8N_71	RAC	0	88_78	FRAC_D [3:0]	0	BF_N8
	12			Ϋ́Υ.	0	68_FI	RX_NB_CNTR [9:0]	-	6N_7I	. –	0	68_78	. É	0	6N_79
	13				-	1F_R10	NB_CN	-	IE_N10	FWSTSA	0	018_38		0	RF_N10
NO	14		~		0	ור_Rוו	. X	0	IF_N11	FSTSW2	0	RF_R11	N [3:0]	-	RF_N11
OCATIO	15		et <000>		0	IF_R12		-	IF_N12	FSTM1	-	RF_R12	FRAC_N [3:0]	-	RF_N12
BITL	16	bld	ts Pres ddress		0	IF_R13		0	IE_N13	FSTM2	-	RF_R13		0	RF_N13
SISTER	17	Data Field	jister bi ching ac	3:0]	0	IF_R14		0	IF_N14		0	₽F_R14		0	RF_N14
SHIFT REGISTER BIT LOCATION	18	1	All Register bits Preset (Upon LE latching address <000>)	LD [3:0]	0	ור_Rז5	Tx_PWDN	0	SIN_FI		0	гя_я		-	RF_N15
IHS	19		(Upon		0	918_FI	<u>[0</u>]	0	IE_N16	R [6:0]	-	8F_R16		-	RF_N16
	20			TX_RST	0	718_FI	Tx_NA_ CNTR [2:0]	0	71N_AI	FSTL_CNTR [6:0]	-	רא_ ז א		0	RF_N17
	5			TX_PD_POL	-	818_FI	0	-	81N_71	FST	-	8F_R18		-	8F_N18
	22				0	15_R19		0	61N_AI		-	618_38		-	RF_N19
	23				0	IF_R20		-	IF_N20		0	RF_R20	RF_N_CNTR [14:0]	0	RF_N20
	24				0	1F_R21		0	IF_N21		-	RF_R21		-	RF_N21
	25			[0:6]	0	IF_R22	[0:6]	-	IF_N22		0	RF_R22	ц Ц Ц	-	RF_N22
	7 26			TX_R_CNTR [9:0]	-	IF_R23	TX_NB_CNTR [9:0]	-	IF_N23	[0:2]	0	RF_R23		-	RF_N23
	8 27			TX_R_	0	IF_R24	T×_NB	0		RF_R_CNTR [7:0]	-	RF_R24		-	RF_N24
ηt Bit	9 28				0	IF_R25		0		RF_R	0	RF_R25		1	RF_N25
gnificar	30 29				0 0	1528_TI		0	IF_N26		1	728_78		0	RF_N26
Most Significant Bit	31 3				0	15 P22		0	1E N132		0	RF_R28		0	RF_N28
ž	–	_	Ь	ند			ĸ			<u>ن</u> د	 		, ,	N_75	

2.3 IF_R REGISTER

If the ADDRESS [2:0] field is set to 001, data is transferred from the 32-bit shift register into the IF_R register when LE signal goes high. The IF_R register sets the Rx PLL's 10-bit R counter divide ratio, the Tx PLL's 10-bit R counter divide ratio and various programmable bits. The divide ratio for both Rx and Tx R

2.0 Programming Description (Continued)

Divide Ratio	Tx_R_CNTR [9:0] or Rx_R_CNTR [9:0]									
2	0	0	0	0	0	0	0	0	1	0
3	0	0	0	0	0	0	0	0	1	1
•	•	•	•	•	•	•	•	•	•	•
1023	1	1	1	1	1	1	1	1	1	1

2.3.1 10-Bit IF Programming Reference Divider Ratio (Tx R Counter, Rx R Counter)

Note: Divide ratio for both Tx and Rx R counters are from 2 to 1023.

2.3.2 Tx_PD_POL (IF_R[18])

This bit sets the polarity of the Tx phase detector. It is set to one when Tx VCO characteristics are positive. When Tx VCO frequency decreases with increasing control voltage, Tx_PD_POL should be set to zero.

2.3.3 Tx_RST (IF_R[17])

This bit will reset the Tx R and N counters when it is set to one. For normal operation, Tx_RST should be set to zero.

2.3.4 LD (IF_R[16]-[13])


The LD pin is a multiplexed output. When in lock detect mode, LD does ANDing function on the active PLLs. The RF fractional test mode is only intended for factory testing.

Lock Detect Output Truth Table


	LD	[3:0]		LD Pin Function	Output Format
0	0	0	0	Digital Lock Detect	Open Drain
0	0	0	1	Analog Lock Detect	Open Drain
1	0	0	0	Rx R Counter	CMOS
1	0	0	1	Rx N Counter	CMOS
1	0	1	0	Tx R Counter	CMOS
1	0	1	1	Tx N Counter	CMOS
1	1	0	0	RF R Counter	CMOS
1	1	0	1	RF N Counter	CMOS
1	1	1	0	RF Fastlock Timeout Counter	CMOS
1	1	1	1	RF Fractional Test Mode	Analog

Lock Detect Digital Filter

The Lock Detect Digital Filter compares the difference between the phase of the inputs of the phase detector to a RC generated delay of approximately 15 ns. To enter the locked state (Lock Det = HIGH) the phase error must be less than the 15 ns RC delay for five consecutive reference cycles. Once in lock (Lock Det = HIGH), the RC delay is changed to approximately 30 ns. To exit the locked state (Lock Det = LOW), the phase error must become greater than the 30 ns RC delay. When the PLL is in the powerdown mode, Lock Det is forced HIGH. A flow chart of the digital filter is shown below.







2.3.5 Rx_PD_POL (IF_R[2])

This bit sets the polarity of the Rx phase detector. It is set to one when Rx VCO characteristics are positive. When Rx VCO frequency decreases with increasing control voltage, Rx_PD_POL should set to zero.

2.3.6 Rx_RST (IF_R[1])

This bit will reset the Rx R and N counters when it is set to one. For normal operation, Rx_RST should be set to zero.

	4
ĸ	10.01
Ξ	5
ISTER	9
5	C
EG	č
R	č
z	
Ē	
	10.01
2.4	2
2	

the 32-bit shift register into the IF_N register when LE signal goes high. The IF_N register) TX PLL's 13-bit N counter divide ratio and various programmable bits. Both N counters consist of the 3-bit	rogrammable counter (B counter). N divider continuous integer divide ratio is from 56 to 8191.
is tra	sets the Rx PLL's 13-bit N counter divide ratio, the Tx PLL's 13-	swallow counter (A counter) and the 10-bit programmable counter

14 17 16 13 13 14 13 13 14 10 Data Field Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4" Data Field 1 10 0 3 2 1 0 Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4">Colspan="4" 1 10 0 3 2 1 0 1	Most Significant Bit
IE-ЛО × Бата Lield IE-ЛО × × × IE-ЛО × ×	31 30 29 28 27 26 25 24 23 22 21 20 19
IE-ROQ X* IE-ROQ X* IE-ROQ X IE-ROQ X <	
IE-71 IE-73 IE-75 IE-75 IE-75 IE-76 IE-76 IE-76 IE-76 IE-715 IE-715 IE-715 IE-715 IE-715 IE-715 IE-715	Tx_NB_CNTR [9:0]
	IE-7416 IE-7416 IE-7416 IE-7416 IE-7450 IE-755 IE-7

2.4.1 3-Bit IF Swallow Counter Divide Ratio (Tx A Counter, Rx A Counter)

Divide Ratio	Tx_NA_CNTR [2:0] or Rx_NA_CNTR [2:0]					
0	0	0	0			
1	0	0	1			
•	•	•	•			
7	1	1	1			

Divide ratio is from 0 to 7

 $Tx_NB_CNTR \ge Tx_NA_CNTR \text{ and } Rx_NB_CNTR \ge Rx_NA_CNTR$

2.4.2 10-Bit IF Programmable Counter Divide Ratio (Tx B Counter, Rx B Counter)

Divide Ratio	Tx_NB_CNTR [9:0] or Rx_NB_CNTR [9:0]									
3	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•
1023	1	1	1	1	1	1	1	1	1	1

Divide ratio is from 3 to 1023 (Divide ratios less than 3 are prohibited)

 $Tx_NB_CNTR \ge Tx_NA_CNTR$ and $Rx_NB_CNTR \ge Rx_NA_CNTR$

N = PB + A

B = N div P

 $A = N \mod P$

2.4.3 Tx_PWDN (IF_N[15])

This bit will asynchronously powerdown the Tx PLL when set to one. For normal operation, it should be set to zero.

2.4.4 Rx_PWDN (IF_N[1])

This bit will asynchronously powerdown the Rx PLL when set to one. For normal operation, it should be set to zero.

0)	-
S	
Ш	ī
Ľ	L
	C
\leq	
Φ	1
÷	
-	

2.5 RF_R REGISTER

oes high. The RF_R register	
	F R counter is from 2 to 255.
	grammable bits. The divide ratio
s set to 011, data is transferred	counter divide ratio and various proc
If the ADDRESS [2:0] field i	LL's 8-bi

int Bit	•	Teld	-			
Least Significant Bit	-	Address Field	-			
ast Siç	2	Ada	0			
Le	e		۸2X	RF_R0		
	4		RF_RST	גר_אז		
	5		RF_PD_POL	28_R2		
	9			RF_R3		
	7		RF_Icpo	RF_R4		
	8			RF_R5		
	6		[4:0]	8F_R6		
	10		FRAC_CAL [4:0]	78_38		
	1		FRA(88_R8		
	18 17 16 15 14 13 12 11 10			68_R9		
	13		FSTSW1	018_98		
NO	14		FSTSW2	RF_R11		
OCAT-	15		FSTM1	RF_R12		
R BIT L	16	рĮ	FSTM2	RF_R13		
GISTE	17	-		RF_R14		
SHIFT REGISTER BIT LOCATION	18			RF_R15		
SHI	19			{ [6:0]	8F_R16	
	20		FSTL_CNTR [6:0]	718_39		
	21		FSTL	818_A8		
	22			618_38		
	23			RF_R20		
			24			RF_R21
	25			RF_R22		
	26		[0:	RF_R23		
	27		RF_R_CNTR [7:0]	RF_R24		
3it	28		F_R_C	RF_R25		
icant E	29		Ľ	RF_R26		
Most Significant Bit	30			728_38		
Most	31			85A_98		
			ש_=	В		

2.0 Programming Description (Continued)

2.5.1 8-Bit RF Programming Reference Divider Ratio (RF R Counter)

Divide Ratio		RF_R_CNTR [7:0]							
2	0	0 0 0 0 0 0 1 0							
3	0	0 0 0 0 0 0 1 1							
•	•	•	•	•	•	•	•	•	
255	1	1	1	1	1	1	1	1	

Divide ratio for RF R counter is from 2 to 255.

2.5.2 FSTL_CNTR (RF_R[20]-[14])

The Fastlock Timeout Counter is a 10 bit counter wherein only the seven MSB bits are programmable. (The number of phase detector cycles the fastlock mode remains in HIGH gain is the binary FSTL_CNTR value loaded multiplied by eight.)

Phase Detect Cycles		FSTL_CNTR [6:0]						
24	0	0 0 0 0 0 1 1						
32	0	0	0	0	1	0	0	
٠	•	•	•	•	•	•	٠	
1008	1	1	1	1	1	1	0	
1016	1	1	1	1	1	1	1	

2.5.3 FSTM (RF_R[13]-[12]) and FSTSW (RF_R[11]-[10])

Fastlock enables the designer to achieve both fast frequency transitions and good phase noise performance by dynamically changing the PLL loop bandwidth. The Fastlock modes allow wide band PLL fast locking with seamless transition to a low phase noise narrow band PLL. Consistent gain and phase margins are maintained by simultaneously changing charge pump current magnitude and loop filter damping resistor. In the LMX3305, the RF fastlock can achieve substantial improvement in lock time by increasing the charge pump current by 4X, 7X or 9X, which causes a 2X, 2.6X or 3X increase in the loop bandwidth respectively. The damping resistors are connected to FSTSW pins.

When bit FSTM2 and/or FSTM1 is set HIGH, the RF fastlock is enabled. As a new frequency is loaded, RF_Sw2 pin and/or RF_Sw1 pin goes to a LOW state to switch in the damping resistors, the RF CP_o is set to a higher gain, and fastlock timeout counter starts counting. Once the timeout counter finishes counting, the PLL returns to its normal operation (the Icpo gain is forced to 100 μ A irrespective of RF_Icpo bits).

When bit FSTM2 and/or FSTM1 is set LOW, pins RF_Sw2 and/or RF_Sw1 can be toggled HIGH or LOW to drive other devices. RF_Sw2 and/or RF_Sw1 can also be set LOW to switch in different damping resistors to change the loop filter performance. FSTSW bits control the output states of the RF_Sw2 and RF_Sw1 pins.

RF_R[12] FSTM1	RF_R[10] FSTSW1	RF_Sw1 Output Function		
0	0	RF_Sw1 pin reflects RF_SwBit "0" logic state		
0	1	RF_Sw1 pin reflects RF_SwBit "1" logic state		
1	х	RF_Sw1 pin LOW while T.O. counter is active		
RF_R[13] FSTM2	RF_R[11] FSTSW2	RF_Sw2 Output Function		
RF_R[13] FSTM2 0	RF_R[11] FSTSW2 0	RF_Sw2 Output Function RF_Sw2 pin reflects RF_SwBit "0" logic state		
RF_R[13] FSTM2 0 0	RF_R[11] FSTSW2 0 1			

2.5.4 FRAC_CAL (RF_R[9]-[5])

These five bits allow the users to optimize the fractional circuitry, therefore reducing the fractional reference spurs. The MSB bit, RF_R[9], activates the other four calibration bits RF_R[8]-[5]. These four bits can be adjusted to improve fractional spur. Improvements can be made by selecting the bits to be one greater or less than the denominator value. For example, in the 1/16 fractional mode, these four bits can be programmed to 15 or 17. In normal operation, these bits should be set to zero.

2.5.5 RF_lcpo (RF_R[4]-[3])

These two bits set the charge pump gain of the RF PLL. The user is able to set the charge pump gain during the acquisition phase of the fastlock mode to 4X, 7X or 9X.

Charge Pump Gain	RF_R[4]	RF_R[3]
100 µA	0	0
400 µA	0	1
700 µA	1	0
900 µA	1	1

2.5.6 RF_PD_POL (RF_R[2])

This bit sets the polarity of the RF phase detector. It is set to one when RF VCO characteristics are positive. When RF VCO frequency decreases with increasing control voltage, RF_PD_POL should be set to zero.

2.5.7 RF_RST (RF_R[1])

This bit will reset the RF R and N counters when it is set to one. For normal operation, RF_RST should be set to zero.

2.5.8 V2X (RF_R[0])

V2X when set high enables the voltage doubler for the RF charge pump supply.

2.6 RF_N REGISTER

3 1 3 0 3 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3
Most Significant Bit Least Significant Bit
If the ADDRESS [2:0] field is set to 100, data is transferred from the 32-bit shift register into the RF_N register when LE signal goes high. The RF_N register set the RF PLL's 23-bit fractional N counter and various programmable bits. The fractional N counter consists of 15 bits integer portion and 8 bits fractional portion. The integer portion consists of a 2-bit swallow counter (A word), a 2-bit programmable counter (B word) and a 11-bit programmable counter (C word). The fractional portion consists of a 4-bit numerator and a 4-bit denominator.

T	nt Bit	0	ield	0		
word	Least Significant Bit	-	Address Field	0		
er (C	ast Siç	2	Add	-		
2-bit swallow counter (A word), a 2-bit programmable counter (B word) and a 11-bit programmable counter (C word). numerator and a 4-bit denominator.	Le	e		-	ВF_N0	
		4		Test [2:0]	RF_N1	
		5		F	RF_N2	
r por		9		ке_руии	RF_N3	
-bit p		7		PCS	RF_N4	
a 11 a 11		8		Ebps	SN_∃Я	
and		6			RF_N6	
word)		10		D [3:0]	ער_א7	
r (B		1		FRAC_D [3:0]	RF_N8	
ounte		15 14 13 12 11 10		_	6N_7A	
		13			RF_N10	
mmal	NO	14		FRAC_N [3:0]	кг_ил	
ogral	OCAT	15			RF_N12	
bit pi	SHIFT REGISTER BIT LOCATION	16	рĮ		В Е_И13	
ator.	ator. alsTEF	nator. EGISTER E Data Field	RF_N14			
able vord) omina	FT RE	18	ñ	Q		вг_и15
dene	R	19			8F_N16	
ter and various programmate bits 2-bit swallow counter (A word), a 3 numerator and a 4-bit denominator		20			тги_тя	
		21			8F_N18	
ator a		22			8F_N19	
P-bit s		23		[14:0]	RF_N20	
bit nu		24		CNTR	RF_N21	
ists o a 4-		25		RF_N_CNTR [14:0]	RF_N22	
cons cons sts of		26			RF_N23	
bet the Ar TLE S 22 of that output a voun portion. The integer portion consists of a the fractional portion consists of a 4-bit the rest of the section section consists of a 1-bit of the test of the section section consists of the section		27			RF_N24	
	.t	28			RF_N25	
integ al por	cant B	Most Significant Bit 31 30 29		29		RF_N26
The tion	Signifi 30		72N_7Я			
r tion. e frac	e frac Most 31			RF_N28		
Do U				N	ЪР	

www.national.com

2.0 Programming Description (Continued)

2.6.1 RF_N_CNTR (RF_N[28]-[14])

The RF N counter value is determined by three counter values that work in conjunction with four prescalers. This quadruple modulus prescaler architecture allows lower minimum continuous divide ratios than are possible with a dual modulus prescaler architecture. For the determination of the A, B, and C counter values, the fundamental relationships are shown below.

 $\mathsf{N}=\mathsf{PC}+\mathsf{4B}+\mathsf{A}$

 $C \ge max \{A,B\} + 2$

The A, B, and C values can be determined as follows:

C = N div P

 $\mathsf{B} = (\mathsf{N} - \mathsf{CP}) \ \mathbf{div} \ 4$

 $A = (N - CP) \mod 4$

N REGISTER FOR THE CELLULAR (8/9/12/13) PRESCALER OPERATING IN FRACTIONAL MODE

Divide		RF_N_CNTR [14:0]														
Ratio		C Word												AW	A Word	
1-23		Divide Ratios Less than 24 are impossible since it is required that $C \ge 3$														
24-39		Some of these N values are Legal Divide Ratios, some are not														
40	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	
41	0	0	0	0	0	0	0	0	1	0	1	0	0	0	1	
												0				
16383	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	

N REGISTER FOR THE PCS (16/17/20/21) PRESCALER OPERATING IN FRACTIONAL MODE

Divide		RF_N_CNTR [14:0]														
Ratio		C Word												A W	A Word	
1-47		Divide Ratios Less than 48 are impossible since it is required that $C \ge 3$														
48-79		Some of these N values are Legal Divide Ratios, some are not														
80	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	
81	0	0	0	0	0	0	0	0	1	0	1	0	0	0	1	
												0				
32767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	

2.6.2 FRAC_N (RF_N[13]-[10])

These four bits, the fractional accumulator modulus numerator, set the fractional numerator values in the fraction.

Modulus Numerator	FRAC_N [3:0]										
0	0	0	0	0							
1	0	0	0	1							
2	0	0	1	0							
•	•	•	•	•							
14	1	1	1	0							
15	1	1	1	1							

2.6.3 FRAC_D (RF_N[9]-[6])

These four bits, the fractional accumulator modulus denominator, set the fractional denominator from 1/2 to 1/16 resolution.

Modulus Denominator		FRAC_D [3:0]										
1-8		Not Allowed										
9	1	0	0	1								
10-14	•	•	•	•								
15	1	1	1	1								
16	0	0	0	0								

MODULUS NUMERATOR (FRAC_N) AND DENOMINATOR (FRAC_D) PROGRAMMING

Fractional		Fractional Denominator, (FRAC_D)														
Numerator	RF_N[9]-[6]															
(FRAC_N)	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
RF_N[13]-[10]	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	0000
0=0000					Function	is like an	integer-N	I PLL as	fractiona	al comp	onent is	set to ().			
1=0001		*(8/16)	*(5/15)	*(4/16)	*(3/15)	*(2/12)	*(2/14)	*(2/16)	1/9	1/10	1/11	1/12	1/13	1/14	1/15	1/16
2=0010		:	*(10/15)	*(8/16)	*(6/15)	*(4/12)	*(4/14)	*(4/16)	2/9	2/10	2/11	2/12	2/13	2/14	2/15	2/16
3=0011			3	*(12/16)	*(9/15)	*(6/12)	*(6/14)	*(6/16)	3/9	3/10	3/11	3/12	3/13	3/14	3/15	3/16
4=0100				×	*(12/15)	*(8/12)	*(8/14)	*(8/16)	4/9	4/10	4/11	4/12	4/13	4/14	4/15	4/16
5=0101						*(10/12)	*(10/14)	*(10/16)	5/9	5/10	5/11	5/12	5/13	5/14	5/15	5/16
6=0110							*(12/14)	*(12/16)	6/9	6/10	6/11	6/12	6/13	6/14	6/15	6/16
7=0111							:	*(14/16)	7/9	7/10	7/11	7/12	7/13	7/14	7/15	7/16
8=1000		FRAC	_D value	es betwe	en 1 to 8	3 are not	allowed.		8/9	8/10	8/11	8/12	8/13	8/14	8/15	8/16
9=1001										9/10	9/11	9/12	9/13	9/14	9/15	9/16
10=1010											10/11	10/12	10/13	10/14	10/15	10/16
11=1011												11/12	11/13	11/14	11/15	11/16
12=1100													12/13	12/14	12/15	12/16
13=1101														13/14	13/15	13/16
14=1110															14/15	14/16
15=1111	1															15/16

Remark: The *(FRAC_N / FRAC_D) denotes that the fraction number can be represented by (FRAC_N / FRAC_D) as indicated in the parenthesis. For example, 1/2 can be represented by 8/16.

2.6.4 FBPS (RF_N[5])

This bit when set to one will bypass the delay line calculation used in the fractional circuitry. This will improve the phase noise while sacrificing performance on reference spurs. When the bit is set to zero, the delay line circuit is in effect to reduce reference spur.

2.6.5 PCS (RF_N[4])

This bit will determine whether the RF PLL should operate in PCS frequency range or cellular frequency range. When the bit is set to one, the RF PLL will operate in the PCS mode and when it is set to zero, the cellular mode.


2.6.6 RF_PWDN (RF_N[3])

This bit will asynchronously powerdown the RF PLL when set to one. For normal operation, it should be set to zero.

2.6.7 Test (RF_N[2]-[0])

These bits are the internal factory testing only. They should be set to zero for normal operation.

SERIAL DATA INPUT TIMING




Notes: Parenthesis data indicates programmable reference divider data.

Data shifted into register on clock rising edge.

Data is shifted in MSB first.

Test Conditions: The Serial Data Input Timing is tested using a symmetrical waveform around $V_{CC}/2$. The test waveform has an edge rate of 0.6 V/ns with amplitudes of 1.84V @ V_{CC} = 2.3V and 4.4V @ V_{CC} = 5.5V.



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.