

# This document, MC74HC4051/D has been canceled and replaced by MC74HC4051A/D LAN was sent 9/28/01

# Analog Multiplexers/ Demultiplexers High-Performance Silicon-Gate CMOS

The MC54/74HC4051, MC74HC4052 and MC54/74HC4053 utilize silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. These analog multiplexers/ demultiplexers control analog voltages that may vary across the complete power supply range (from  $V_{CC}$  to  $V_{EE}$ ).

The HC4051, HC4052 and HC4053 are identical in pinout to the metal–gate MC14051B, MC14052B and MC14053B. The Channel–Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.


The Channel–Select and Enable inputs are compatible with standard CMOS outputs; with pullup resistors they are compatible with LSTTL outputs.

These devices have been designed so that the ON resistance ( $R_{on}$ ) is more linear over input voltage than  $R_{on}$  of metal-gate CMOS analog switches.


For multiplexers/demultiplexers with channel-select latches, see HC4351, HC4352 and HC4353.

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range (V<sub>CC</sub> V<sub>EE</sub>) = 2.0 to 12.0 V
- Digital (Control) Power Supply Range (V<sub>CC</sub> GND) = 2.0 to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal–Gate Counterparts
- Low Noise
- In Compliance With the Requirements of JEDEC Standard No. 7A
  - Chip Complexity: HC4051 184 FETs or 46 Equivalent Gates HC4052 — 168 FETs or 42 Equivalent Gates
    - HC4053 156 FETs or 39 Equivalent Gates

#### LOGIC DIAGRAM MC54/74HC4051 Single–Pole, 8–Position Plus Common Off




# MC54/74HC4051 MC74HC4052 MC54/74HC4053



#### FUNCTION TABLE - MC54/74HC4051

Contr	ol Inp			
	Select			
Enable	СВА		Α	ON Channels
L	L	L	L	X0
L	L	L	Н	X1
L	L	Н	L	X2
L L	L	Н	Н	X3
L	н	L	L	X4
L L	н	L	Н	X5
L	н	Н	L	X6
L	н	Н	Н	X7
Н	X	Х	Х	NONE








#### **FUNCTION TABLE – MC74HC4052**

Contr	ol Input	s			
Enable	Sel B	ON Ch	annels		
L	L	L	Y0	X0	
L	L	н	Y1	X1	
L	н	L	Y2	X2	
L	н	н	Y3	Х3	
Н	Х	Х	NONE		

X = Don't Care








NOTE: This device allows independent control of each switch. Channel–Select Input A controls the X–Switch, Input B controls the Y–Switch and Input C controls the Z–Switch

#### FUNCTION TABLE - MC54/74HC4053

Contr	Control Inputs					
	Select Enable C B A					
Enable	ole C B A				I Chann	eis
L	L	L	L	Z0	Y0	X0
L	L	L	Н	Z0	Y0	X1
L	L	Н	L	Z0	Y1	X0
L	L	Н	Н	Z0	Y1	X1
L	Н	L	L	Z1	Y0	X0
L	Н	L	Н	Z1	Y0	X1
L	Н	н	L	Z1	Y1	X0
L	Н	Н	Н	Z1	Y1	X1
Н	Х	Х	Х		NONE	

X = Don't Care

# Pinout: MC54/74HC4053 (Top View)



#### **MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Positive DC Supply Voltage (Referenced to GND) (Referenced to V <sub>EE</sub> )	- 0.5 to + 7.0 - 0.5 to + 14.0	V
$V_{EE}$	Negative DC Supply Voltage (Referenced to GND)	- 7.0 to + 5.0	V
V <sub>IS</sub>	Analog Input Voltage	V <sub>EE</sub> – 0.5 to V <sub>CC</sub> + 0.5	V
V <sub>in</sub>	Digital Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> + 0.5	V
I	DC Current, Into or Out of Any Pin	± 25	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package† TSSOP Package†	750 500 450	mW
T <sub>stg</sub>	Storage Temperature Range	– 65 to + 150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds Plastic DIP, SOIC or TSSOP Package Ceramic DIP	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ . Unused inputs must always be

tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}).$  Unused outputs must be left open.

\* Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

 $\pm$  +Derating – Plastic DIP: – 10 mW/°C from 65° to 125°C

Ceramic DIP:  $-10 \text{ mW}/^{\circ}\text{C}$  from  $100^{\circ}$  to  $125^{\circ}\text{C}$ SOIC Package:  $-7 \text{ mW}/^{\circ}\text{C}$  from  $65^{\circ}$  to  $125^{\circ}\text{C}$ TSSOP Package:  $-6.1 \text{ mW}/^{\circ}\text{C}$  from  $65^{\circ}$  to  $125^{\circ}\text{C}$ 

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter		Min	Max	Unit
V <sub>CC</sub>	Positive DC Supply Voltage	(Referenced to GND) (Referenced to $V_{EE}$ )	2.0 2.0	6.0 12.0	V
V <sub>EE</sub>	Negative DC Supply Voltage, Out GND)	put (Referenced to	- 6.0	GND	V
V <sub>IS</sub>	Analog Input Voltage	$V_{EE}$	V <sub>CC</sub>	V	
V <sub>in</sub>	Digital Input Voltage (Referenced	GND	V <sub>CC</sub>	V	
V <sub>IO</sub> *	Static or Dynamic Voltage Across	Switch		1.2	V
T <sub>A</sub>	Operating Temperature Range, A	ll Package Types	- 55	+ 125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise/Fall Time (Channel Select or Enable Inpu	tts) $V_{CC} = 2.0 V$ $V_{CC} = 4.5 V$ $V_{CC} = 6.0 V$	0 0 0	1000 500 400	ns

\* For voltage drops across switch greater than 1.2V (switch on), excessive V<sub>CC</sub> current may be drawn; i.e., the current out of the switch may contain both V<sub>CC</sub> and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

			v <sub>cc</sub>	Guara	nteed Lin	nit	
Symbol	Parameter	Condition	V	–55 to 25°C	≤85°C	≤125°C	Unit
V <sub>IH</sub>	Minimum High–Level Input Voltage, Channel–Select or Enable Inputs	R <sub>on</sub> = Per Spec	2.0 4.5 6.0	1.50 3.15 4.20	1.50 3.15 4.20	1.50 3.15 4.20	V
V <sub>IL</sub>	Maximum Low–Level Input Voltage, Channel–Select or Enable Inputs	R <sub>on</sub> = Per Spec	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
l <sub>in</sub>	Maximum Input Leakage Current, Channel–Select or Enable Inputs	$V_{in} = V_{CC} \text{ or GND},$ $V_{EE} = -6.0 \text{ V}$	6.0	± 0.1	± 1.0	± 1.0	μA
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)		6.0 6.0	2 8	20 80	40 160	μA

# **DC CHARACTERISTICS** — **Digital Section** (Voltages Referenced to GND) $V_{EE}$ = GND, Except Where Noted

# DC CHARACTERISTICS — Analog Section

					Guara	nteed Lin	nit	
Symbol	Parameter	Condition	V <sub>cc</sub>	V <sub>EE</sub>	–55 to 25°C	≤85°C	≤125°C	Unit
R <sub>on</sub>	Maximum "ON" Resistance		4.5 4.5 6.0	0.0 - 4.5 - 6.0	190 120 100	240 150 125	280 170 140	Ω
			4.5 4.5 6.0	0.0 - 4.5 - 6.0	150 100 80	190 125 100	230 140 115	
$\Delta R_{on}$	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package		4.5 4.5 6.0	0.0 - 4.5 - 6.0	30 12 10	35 15 12	40 18 14	Ω
I <sub>off</sub>	Maximum Off–Channel Leakage Current, Any One Channel		6.0	- 6.0	0.1	0.5	1.0	μA
	Maximum Off-ChannelHC4051Leakage Current,HC4052Common ChannelHC4053		6.0 6.0 6.0	- 6.0 - 6.0 - 6.0	0.2 0.1 0.1	2.0 1.0 1.0	4.0 2.0 2.0	
I <sub>on</sub>	Maximum On-ChannelHC4051Leakage Current,HC4052Channel-to-ChannelHC4053	$V_{in} = V_{IL} \text{ or } V_{IH};$ Switch–to–Switch = $V_{CC} - V_{EE};$ (Figure 5)	6.0 6.0 6.0	- 6.0 - 6.0 - 6.0	0.2 0.1 0.1	2.0 1.0 1.0	4.0 2.0 2.0	μA


		Vc	~	Guaranteed Limit			
Symbol	Parameter	v	-5	5 to 25°C	≤85°C	≤125°C	Uni
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Channel–Select to Analog Out (Figure 9)	out 2.0 4.5 6.0	5	370 74 63	465 93 79	550 110 94	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Analog Input to Analog Output (Figure 10)	2.0 4.5 6.0	5	60 12 10	75 15 13	90 18 15	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Maximum Propagation Delay, Enable to Analog Output (Figure 11)	2.0 4.5 6.0	5	290 58 49	364 73 62	430 86 73	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Propagation Delay, Enable to Analog Output (Figure 11)	2.0 4.5 6.0	5	345 69 59	435 87 74	515 103 87	ns
C <sub>in</sub>	Maximum Input Capacitance, Channel-Select or Enable Input	ts		10	10	10	pF
C <sub>I/O</sub>	Maximum Capacitance Anal	og I/O		35	35	35	pF
		C4051 C4052 C4053		130 80 50	130 80 50	130 80 50	
	Feedth	rough		1.0	1.0	1.0	
			Туріса	I @ 25°C, V	<sub>CC</sub> = 5.0 V, V	<sub>EE</sub> = 0 V	
C <sub>PD</sub>	H(	24051 24052 24053			45 80 45		pF

#### **AC CHARACTERISTICS** ( $C_L = 50 \text{ pF}$ , Input $t_r = t_f = 6 \text{ ns}$ )

			Vcc	VEE	Limit*			
Symbol	Parameter	Condition	V	V		25°C		Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 6)	$\label{eq:fin} \begin{array}{l} f_{in} = 1 MHz \; Sine \; Wave; \; Adjust \; f_{in} \; Voltage \; to \\ Obtain \; 0dBm \; at \; V_{OS}; \; Increase \; f_{in} \; Frequency \\ Until \; dB \; Meter \; Reads \; -3dB; \\ R_L = 50\Omega, \; C_L = 10pF \end{array}$	2.25 4.50 6.00	-2.25 -4.50	'51 80 80 80	'52 95 95 95	'53 120 120 120	MHz
_	Off–Channel Feedthrough Isolation (Figure 7)	$ \begin{array}{l} f_{in} = \text{Sine Wave; Adjust } f_{in} \text{ Voltage to Obtain} \\ \text{OdBm at } V_{IS} \\ f_{in} = 10 \text{kHz}, \ \text{R}_L = 600 \Omega, \ \text{C}_L = 50 \text{pF} \end{array} $	2.25 4.50 6.00	-6.00 -2.25 -4.50 -6.00	00	-50 -50 -50	120	dB
		f <sub>in</sub> = 1.0MHz, R <sub>L</sub> = 50Ω, C <sub>L</sub> = 10pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		-40 -40 -40		
_	eedthrough Noise. $V_{in} \le 1$ MHz Square Wave ( $t_r = t_f = 6ns$ );2.25-2.2525channel–Select Input to CommonAdjust R <sub>L</sub> at Setup so that I <sub>S</sub> = 0A;4.50-4.50105O (Figure 8)R_L = 600 $\Omega$ , $C_L = 50pF$ 6.00-6.00135		mV <sub>P</sub>					
		R <sub>L</sub> = 10kΩ, C <sub>L</sub> = 10pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		35 145 190		
_	Crosstalk Between Any Two Switches (Figure 12) (Test does not apply to HC4051)	$      f_{in} = \text{Sine Wave; Adjust } f_{in} \text{ Voltage to Obtain} \\       OdBm at V_{IS} \\            f_{in} = 10 \text{kHz}, \text{ R}_L = 600 \Omega, \text{ C}_L = 50 \text{pF} $	2.25 4.50 6.00	-2.25 -4.50 -6.00		50 50 50		dB
		f <sub>in</sub> = 1.0MHz, R <sub>L</sub> = 50Ω, C <sub>L</sub> = 10pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		60 60 60		
THD	Total Harmonic Distortion (Figure 14)	$      f_{in} = 1 \text{kHz},  \text{R}_{\text{L}} = 10 \text{k}\Omega,  \text{C}_{\text{L}} = 50 \text{pF} \\ \text{THD} = \text{THD}_{\text{measured}} - \text{THD}_{\text{source}} \\        $	2.25 4.50 6.00	-2.25 -4.50 -6.00		0.10 0.08 0.05		%

#### ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

 $^{\ast}$  Limits not tested. Determined by design and verified by qualification.








Figure 1b. Typical On Resistance,  $V_{CC} - V_{EE} = 4.5 V$ 




Figure 1c. Typical On Resistance,  $V_{CC} - V_{EE} = 6.0 V$ 




Figure 1e. Typical On Resistance,  $V_{CC} - V_{EE} = 12.0 V$ 




Figure 1d. Typical On Resistance,  $V_{CC} - V_{EE} = 9.0 V$ 




Figure 2. On Resistance Test Set–Up




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set–Up




Figure 4. Maximum Off Channel Leakage Current, Common Channel, Test Set–Up





Figure 5. Maximum On Channel Leakage Current, Channel to Channel, Test Set–Up



\*Includes all probe and jig capacitance







Figure 6. Maximum On Channel Bandwidth, Test Set–Up



\*Includes all probe and jig capacitance

Figure 8. Feedthrough Noise, Channel Select to Common Out, Test Set–Up






Figure 9a. Propagation Delays, Channel Select to Analog Out



\*Includes all probe and jig capacitance

Figure 9b. Propagation Delay, Test Set–Up Channel Select to Analog Out



# Figure 10a. Propagation Delays, Analog In to Analog Out







Figure 11a. Propagation Delays, Enable to Analog Out





\*Includes all probe and jig capacitance

#### Figure 10b. Propagation Delay, Test Set–Up Analog In to Analog Out



















Figure 13. Power Dissipation Capacitance, Test Set–Up




Figure 14b. Plot, Harmonic Distortion

#### **APPLICATIONS INFORMATION**

The Channel Select and Enable control pins should be at  $V_{CC}$  or GND logic levels.  $V_{CC}$  being recognized as a logic high and GND being recognized as a logic low. In this example:

$$V_{CC} = +5V = logic high$$
  
GND = 0V = logic low

The maximum analog voltage swings are determined by the supply voltages  $V_{CC}$  and  $V_{EE}$ . The positive peak analog voltage should not exceed  $V_{CC}$ . Similarly, the negative peak analog voltage should not go below  $V_{EE}$ . In this example, the difference between  $V_{CC}$  and  $V_{EE}$  is ten volts. Therefore, using the configuration of Figure 15, a maximum analog signal of ten volts peak-to-peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not connected). However, tying unused analog inputs and outputs to  $V_{CC}\ \text{or GND}\ \text{through}\ \text{a}\ \text{low}\ \text{value}\ \text{resistor}\ \text{helps}\ \text{minimize}\ \text{crosstalk}\ \text{and}\ \text{feedthrough}\ \text{noise}\ \text{that}\ \text{may}\ \text{be}\ \text{picked}\ \text{up}\ \text{by}\ \text{an}\ \text{unused}\ \text{switch}.$ 

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$\begin{array}{l} V_{CC}-\mbox{ GND }=2\mbox{ to }6\mbox{ volts}\\ V_{EE}-\mbox{ GND }=0\mbox{ to }-6\mbox{ volts}\\ V_{CC}-\mbox{ V}_{EE}=2\mbox{ to }12\mbox{ volts}\\ \mbox{ and }V_{FE}\leq\mbox{ GND} \end{array}$$

When voltage transients above  $V_{CC}$  and/or below  $V_{EE}$  are anticipated on the analog channels, external Germanium or Schottky diodes (D<sub>x</sub>) are recommended as shown in Figure 16. These diodes should be able to absorb the maximum anticipated current surges during clipping.




Figure 15. Application Example






Figure 16. External Germanium or **Schottky Clipping Diodes** 



a. Using Pull-Up Resistors








Figure 18. Function Diagram, HC4051




Figure 19. Function Diagram, HC4052






Figure 20. Function Diagram, HC4053



#### OUTLINE DIMENSIONS



**ON Semiconductor** and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone:** 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax:** 303–675–2176 or 800–344–3867 Toll Free USA/Canada **Email:** ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.