Phase−Locked Loop

High−Performance Silicon−Gate CMOS

The MC74HC4046A is similar in function to the MC14046 Metal gate CMOS device. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC4046A phase−locked loop contains three phase comparators, a voltage−controlled oscillator (VCO) and unity gain op–amp DEM_{OUT}. The comparators have two common signal inputs, $COMP_{IN}$, and SIG_{IN} . Input SIG_{IN} and $COMP_{IN}$ can be used directly coupled to large voltage signals, or indirectly coupled (with a series capacitor to small voltage signals). The self−bias circuit adjusts small voltage signals in the linear region of the amplifier. Phase comparator 1 (an exclusive OR gate) provides a digital error signal $PC1_{OUT}$ and maintains 90 degrees phase shift at the center frequency between SIG_{IN} and $COMP_{IN}$ signals (both at 50% duty cycle). Phase comparator 2 (with leading−edge sensing logic) provides digital error signals $PC2_{OUT}$ and PCP_{OUT} and maintains a 0 degree phase shift between SIG_{IN} and $COMP_{IN}$ signals (duty cycle is immaterial). The linear VCO produces an output signal VCO_{OUT} whose frequency is determined by the voltage of input VCO_{IN} signal and the capacitor and resistors connected to pins C1A, C1B, R1 and R2. The unity gain op–amp output DEM_{OUT} with an external resistor is used where the VCO_{IN} signal is needed but no loading can be tolerated. The inhibit input, when high, disables the VCO and all op−amps to minimize standby power consumption.

Applications include FM and FSK modulation and demodulation, frequency synthesis and multiplication, frequency discrimination, tone decoding, data synchronization and conditioning, voltage−to−frequency conversion and motor speed control.

Features

- Output Drive Capability: 10 LSTTL Loads
- Low Power Consumption Characteristic of CMOS Devices
- Operating Speeds Similar to LSTTL
- Wide Operating Voltage Range: 3.0 to 6.0 V
- \bullet Low Input Current: 1.0 µA Maximum (except SIG_{IN} and COMP_{IN})
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Low Quiescent Current: 80 µA Maximum (VCO disabled)
- High Noise Immunity Characteristic of CMOS Devices
- Diode Protection on all Inputs
- Chip Complexity: 279 FETs or 70 Equivalent Gates
- Pb−Free Packages are Available*

ON Semiconductor®

http://onsemi.com

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

© Semiconductor Components Industries, LLC, 2005 **June, 2005 − Rev. 8**

^{*}For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PCP_{out} \Box 1 \bullet			16 \overline{p} V _{CC}
PC1 _{out} \prod 2		15 ₁₅	\parallel PC3 $_{\text{out}}$
СОМР _{іп} \Box 3		14	$\mathsf{\overline{D}}$ sig _{in}
vco _{out} []		13	$\overline{}$ PC2 _{out}
INH \prod ₅		12 [°]	0 R2
C1A	6	11	R1
C1B □ 7		10	\Box Dem $_{\sf out}$
GND	8	9	

Figure 1. Pin Assignment

MAXIMUM RATINGS

Value Unit This device contains protection TA LA CARACTERIZA EL circuitry to guard against damage - 0.5 to + 7.0 V
due to high static voltages or electric $\begin{array}{|l|c|c|c|c|}\n\hline\n-1.5 & to V_{CC} + 1.5 & V \\
\hline\n\end{array}$ fields. However, precautions must
be taken to avoid applications of any be taken to avoid applications of any $\begin{array}{|c|c|c|c|c|c|}\n\hline \text{-- 0.5 to V_{CC} + 0.5 & V & \text{voltage higher than maximum rated} \\
\hline \end{array}$ <u>± 20</u> mA voltages to this high–impedance cir-
cuit. For proper operation V. and cuit. For proper operation, V_{in} and $\frac{\pm 25}{V_{\text{out}}}$ and $\frac{\pm 25}{V_{\text{out}}}$ should be constrained to the

 Unused inputs must always be ÎÎÎÎ ÎÎ level (e.g., either GND or VCC). $\begin{vmatrix} 1 & -65 & \text{to } +150 \end{vmatrix}$ or lightly Unused outputs must be left open. tied to an appropriate logic voltage

applied to the device are individual stress limit values (not normal operating conditions) and are not Maximum ratings are those values beyond which device damage can occur. Maximum ratings valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

 \dagger Derating $-$ Plastic DIP: - 10 mW/ \degree C from 65 \degree to 125 \degree C

SOIC Package: -7 mW/ $\rm ^{\circ}$ C from 65 $\rm ^{\circ}$ to 125 $\rm ^{\circ}$ C

For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High−Speed CMOS Data Book (DL129/D).

RECOMMENDED OPERATING CONDITIONS

[Phase Comparator Section] DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High−Speed CMOS Data Book (DL129/D).

[Phase Comparator Section]

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, Input t_r = t_f = 6.0 ns)

[VCO Section] DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

[VCO Section]

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, Input t_r = t_f = 6.0 ns)

[Demodulator Section] DC ELECTRICAL CHARACTERISTICS

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*This package is inherently Pb−Free.

SWITCHING WAVEFORMS

*INCLUDES ALL PROBE AND JIG CAPACITANCE

Figure 4. Figure 5. Test Circuit

DETAILED CIRCUIT DESCRIPTION

Voltage Controlled Oscillator/Demodulator Output

The VCO requires two or three external components to operate. These are R1, R2, C1. Resistor R1 and Capacitor C1 are selected to determine the center frequency of the VCO (see typical performance curves Figure 15). R2 can be used to set the offset frequency with 0 volts at VCO input. For example, if R2 is decreased, the offset frequency is increased. If R2 is omitted the VCO range is from 0 Hz. The effect of R2 is shown in Figure 25, typical performance curves. By increasing the value of R2 the lock range of the PLL is increased and the gain (volts/Hz) is decreased. Thus, for a narrow lock range, large swings on the VCO input will cause less frequency variation.

Internally, the resistors set a current in a current mirror, as shown in Figure 6. The mirrored current drives one side of the capacitor. Once the voltage across the capacitor charges

up to V_{ref} of the comparators, the oscillator logic flips the capacitor which causes the mirror to charge the opposite side of the capacitor. The output from the internal logic is then taken to VCO output (Pin 4).

The input to the VCO is a very high impedance CMOS input and thus will not load down the loop filter, easing the filters design. In order to make signals at the VCO input accessible without degrading the loop performance, the VCO input voltage is buffered through a unity gain Op−amp to Demod Output. This Op−amp can drive loads of 50K ohms or more and provides no loading effects to the VCO input voltage (see Figure 13).

An inhibit input is provided to allow disabling of the VCO and all Op−amps (see Figure 6). This is useful if the internal VCO is not being used. A logic high on inhibit disables the VCO and all Op−amps, minimizing standby power consumption.

Figure 6. Logic Diagram for VCO

The output of the VCO is a standard high speed CMOS output with an equivalent LS−TTL fan out of 10. The VCO output is approximately a square wave. This output can either directly feed the COMP_{IN} of the phase comparators or

feed external prescalers (counters) to enable frequency synthesis.

Phase Comparators

All three phase comparators have two inputs, SIG_{IN} and $COMP_{IN}$. The SIG_{IN} and COMP_{IN} have a special DC bias network that enables AC coupling of input signals. If the signals are not AC coupled, standard 74HC input levels are required. Both input structures are shown in Figure 7. The outputs of these comparators are essentially standard 74HC outputs (comparator 2 is TRI−STATEABLE). In normal operation V_{CC} and ground voltage levels are fed to the loop filter. This differs from some phase detectors which supply a current to the loop filter and should be considered in the design. (The MC14046 also provides a voltage).

Figure 7. Logic Diagram for Phase Comparators

Phase Comparator 1

This comparator is a simple XOR gate similar to the 74HC86. Its operation is similar to an overdriven balanced modulator. To maximize lock range the input frequencies must have a 50% duty cycle. Typical input and output waveforms are shown in Figure 8. The output of the phase detector feeds the loop filter which averages the output voltage. The frequency range upon which the PLL will lock onto if initially out of lock is defined as the capture range. The capture range for phase detector 1 is dependent on the loop filter design. The capture range can be as large as the lock range, which is equal to the VCO frequency range.

To see how the detector operates, refer to Figure 8. When two square wave signals are applied to this comparator, an output waveform (whose duty cycle is dependent on the phase difference between the two signals) results. As the phase difference increases, the output duty cycle increases and the voltage after the loop filter increases. In order to achieve lock when the PLL input frequency increases, the VCO input voltage must increase and the phase difference between COMP_{IN} and SIG_{IN} will increase. At an input frequency equal to f_{min} , the VCO input is at 0 V. This requires the phase detector output to be grounded; hence, the

two input signals must be in phase. When the input frequency is f_{max} , the VCO input must be V_{CC} and the phase detector inputs must be 180 degrees out of phase.

Figure 8. Typical Waveforms for PLL Using Phase Comparator 1

The XOR is more susceptible to locking onto harmonics of the SIG_{IN} than the digital phase detector 2. For instance, a signal 2 times the VCO frequency results in the same output duty cycle as a signal equal to the VCO frequency. The difference is that the output frequency of the 2f example is twice that of the other example. The loop filter and VCO range should be designed to prevent locking on to harmonics.

Phase Comparator 2

This detector is a digital memory network. It consists of four flip−flops and some gating logic, a three state output and a phase pulse output as shown in Figure 6. This comparator acts only on the positive edges of the input signals and is independent of duty cycle.

Phase comparator 2 operates in such a way as to force the PLL into lock with 0 phase difference between the VCO output and the signal input positive waveform edges. Figure 8 shows some typical loop waveforms. First assume that SIG_{IN} is leading the COMP_{IN}. This means that the VCO's frequency must be increased to bring its leading edge into proper phase alignment. Thus the phase detector 2 output is set high. This will cause the loop filter to charge up the VCO input, increasing the VCO frequency. Once the leading edge of the COMP_{IN} is detected, the output goes TRI–STATE holding the VCO input at the loop filter voltage. If the VCO still lags the $\rm SIG_{IN}$ then the phase detector will again charge up the VCO input for the time between the leading edges of both waveforms.

If the VCO leads the SIG_{IN} then when the leading edge of the VCO is seen; the output of the phase comparator goes low. This discharges the loop filter until the leading edge of the $\rm SIG_{IN}$ is detected at which time the output disables itself again. This has the effect of slowing down the VCO to again make the rising edges of both waveforms coincidental.

When the PLL is out of lock, the VCO will be running either slower or faster than the SIG_{IN} . If it is running slower the phase detector will see more \rm{SIG}_{IN} rising edges and so the output of the phase comparator will be high a majority of the time, raising the VCO's frequency. Conversely, if the VCO is running faster than the SIG_{IN} , the output of the detector will be low most of the time and the VCO's output frequency will be decreased.

As one can see, when the PLL is locked, the output of phase comparator 2 will be disabled except for minor corrections at the leading edge of the waveforms. When $PC₂$ is TRI−STATED, the PCP output is high. This output can be used to determine when the PLL is in the locked condition.

This detector has several interesting characteristics. Over the entire VCO frequency range there is no phase difference between the COMP_{IN} and the SIG_{IN} . The lock range of the PLL is the same as the capture range. Minimal power was consumed in the loop filter since in lock the detector output is a high impedance. When no SIG_{IN} is present, the detector will see only VCO leading edges, so the comparator output will stay low, forcing the VCO to f_{min} .

Phase comparator 2 is more susceptible to noise, causing the PLL to unlock. If a noise pulse is seen on the \rm{SIG}_{IN} , the comparator treats it as another positive edge of the SIG_{IN}

and will cause the output to go high until the VCO leading edge is seen, potentially for an entire SIG_{IN} period. This would cause the VCO to speed up during that time. When using PC_1 , the output of that phase detector would be disturbed for only the short duration of the noise spike and would cause less upset.

Phase Comparator 3

This is a positive edge−triggered sequential phase detector using an RS flip−flop as shown in Figure 7. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of $\rm SIG_{IN}$ and $COMP_{IN}$ are not important. It has some similar characteristics to the edge sensitive comparator. To see how this detector works, assume input pulses are applied to the SIG_{IN} and $COMP_{IN}'s$ as shown in Figure 10. When the SIG_{IN} leads the COMP_{IN}, the flop is set. This will charge the loop filter and cause the VCO to speed up, bringing the comparator into phase with the SIG_{IN} . The phase angle between SIG_{IN} and $COMP_{IN}$ varies from 0° to 360° and is 180 \degree at f_o. The voltage swing for PC₃ is greater than for PC₂ but consequently has more ripple in the signal to the VCO. When no $\rm SIG_{IN}$ is present the VCO will be forced to $f_{\rm max}$ as opposed to f_{min} when PC₂ is used.

The operating characteristics of all three phase comparators should be compared to the requirements of the system design and the appropriate one should be used.

Figure 10. Typical Waveform for PLL Using Phase Comparator 3

Figure 11. Input Resistance at SIG_{IN}, COMP_{IN} with **VI = 1.0 V at Self−Bias Point**

Figure 13. Offset Voltage at Demodulator Output as a Function of VCO_{IN} and R_S

Figure 13B. Frequency Stability versus Ambient Temperature: V_{CC} = 4.5 V

Figure 12. Input Current at SIG_{IN}, COMP_{IN} with **VI = 500 mV at Self−Bias Point**

Figure 13A. Frequency Stability versus Ambient Temperature: V_{CC} = 3.0 V

Figure 15A. Frequency Linearity versus R1, C1 and V_{CC}

Figure 14B. VCO Frequency (f_{VCO}) as a Function of the VCO Input Voltage (V_{VCOIN})

Figure 14D. VCO Frequency (f_{VCO}) as a Function of the VCO Input Voltage (V_{VCOIN})

LINEARITY = $(f_0' - f_0) / f_0'$ x 100%

Figure 15B. Definition of VCO Frequency Linearity

Figure 16. Power Dissipation versus R1 Figure 17. Power Dissipation versus R2

Figure 24. R2 versus Frequency Lock Range (2f_L)

APPLICATION INFORMATION

The following information is a guide for approximate values of R1, R2, and C1. Figures 20, 21, and 22 should be used as references as indicated below, also the values of R1, R2, and C1 should not violate the Maximum values indicated in the DC ELECTRICAL CHARACTERISTICS tables.

PACKAGE DIMENSIONS

PDIP−16 N SUFFIX CASE 648−08 ISSUE T

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
-
- 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
- 5. ROUNDED CORNERS OPTIONAL.

SOIC−16 D SUFFIX CASE 751B−05 ISSUE J

- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
-
- 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
-
- PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

PACKAGE DIMENSIONS

TSSOP−16 DT SUFFIX CASE 948F−01 ISSUE A

NOTES: 1. DIMENSIONING AND TOLERANCING PER

ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD
FLASH. PROTRUSIONS OR GATE BURRS.
MOLD FLASH OR GATE BURRS SHALL NOT

1 **AN SEXCEED 0.15 (0.006) PER SIDE.**
4. DIMENSION B DOES NOT INCLUDE
INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
 CECTION NUMB 5. DIMENSION K DOES NOT INCLUDE

SECTION N–N DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR
|REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE
| DETERMINED AT DATUM PLANE −W−.

PACKAGE DIMENSIONS

SOEIAJ−16 F SUFFIX CASE 966−01 ISSUE O

NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI

Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE

MEASURED AT THE PARTING LINE. MOLD FLASH
(0.006) PER SIDE.
4. CROPING SINGLINE SHALL NOT EXCEED 0.15
4. TERMINAL NUMBERS ARE SHOWN FOR
5. THE LEAD WIDTH DIMENSION (b) DOES NOT
INCLUDE DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PR

ON Semiconductor and ^[DK] are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
"Typical" parameters which may be pro intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products f and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This li

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Japan: ON Semiconductor, Japan Customer Focus Center Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082−1312 USA **Fax**: 480−829−7709 or 800−344−3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada

2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051 **Phone**: 81−3−5773−3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.