

LM4910 Boomer® Audio Power Amplifier Series

Output Capacitor-less Stereo 35mW Headphone Amplifier

General Description

The LM4910 is an audio power amplifier primarily designed for headphone applications in portable device applications. It is capable of delivering 35mW of continuous average power to a 32Ω load with less than 1% distortion (THD+N) from a $3.3V_{\rm DC}$ power supply.

The LM4910 utilizes a new circuit topology that eliminates output coupling capacitors and half-supply bypass capacitors (patent pending). The LM4910 contains advanced pop & click circuitry which eliminates noises caused by transients that would otherwise occur during turn-on and turn-off.

Boomer audio power amplifiers were designed specifically to provide high quality output power with a minimal amount of external components. Since the LM4910 does not require any output coupling capacitors, half-supply bypass capacitors, or bootstrap capacitors, it is ideally suited for low-power portable applications where minimal space and power consumption are primary requirements.

The LM4910 features a low-power consumption shutdown mode, activated by driving the shutdown pin with logic low. Additionally, the LM4910 features an internal thermal shutdown protection mechanism. The LM4910 is also unity-gain stable and can be configured by external gain-setting resistors.

Key Specifications

- PSRR at f = 217Hz 65dB (typ)
- Power Output at V_{DD} = 3.3V, R_L = 32 Ω , and THD ≤ 1% 35mW (typ)
- Shutdown Current 0.1µA (typ)

Features

- Eliminates headphone amplifier output coupling capacitors (patent pending)
- Eliminates half-supply bypass capacitor (patent pending)
- Advanced pop & click circuitry eliminates noises during turn-on and turn-off
- Ultra-low current shutdown mode
- Unity-gain stable
- 2.2V 5.5V operation
- Available in space-saving MSOP, LLP, and SOIC packages

Applications

- Mobile Phones
- PDAs
- Portable eletronics devices
- Portable MP3 players

Typical Application





FIGURE 1. Typical Audio Amplifier Application Circuit

Boomer® is a registered trademark of National Semiconductor Corporation.


Connection Diagrams

MSOP/SO Package




Top View Order Number LM4910MM or LM4910MA See NS Package Number MUA08A or M08A

MSOP Marking




Top View G - Boomer Family C2 - LM4910MM

SO Marking



Top View TT - Die Traceability Bottom 2 lines - Part Number

LLP Package



Top View Order Number LM4910LQ See NS package Number LQB08A

Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (Note 9) 6.0VStorage Temperature $-65^{\circ}C$ to $+150^{\circ}C$ Input Voltage -0.3V to $V_{DD} + 0.3V$ Power Dissipation (Note 3) Internally Limited

ESD Susceptibility Pin 6 (Note 10) 10kV ESD Susceptibility (Note 4) 2000V

ESD Susceptibility (Note 5) 200V Junction Temperature 150°C

Thermal Resistance

٧
٧
V
V
٧
,

Operating Ratings

Temperature Range

$$\begin{split} T_{MIN} \leq T_A \leq T_{MAX} & -40\,^{\circ}\text{C} \leq T_A \leq 85\,^{\circ}\text{C} \\ \text{Supply Voltage (V}_{DD}) & 2.2V \leq V_{CC} \leq 5.5V \end{split}$$

Electrical Characteristics $V_{DD} = 3.3V$ (Notes 1, 2)

The following specifications apply for V_{DD} = 3.3V, A_V = 1, and 32Ω load unless otherwise specified. Limits apply to T_A = 25°C.

Symbol	Parameter	Conditions	LM4910		Units
			Тур	Limit	(Limits)
			(Note 6)	(Notes 7,	
				8)	
I _{DD}	Quiescent Power Supply Current	$V_{IN} = 0V$, 32Ω Load	3.5	6	mA (max)
I _{SD}	Standby Current	V _{SHUTDOWN} = GND	0.1	1.0	μA (max)
V _{os}	Output Offset Voltage		5	30	mV (max)
Po	Output Power	THD = 1% (max); f = 1kHz	35	30	mW (min)
THD+N	Total Harmonic Distortion + Noise	$P_O = 30 \text{mW}_{\text{rms}}$; $f = 1 \text{kHz}$	0.3		%
			65 (f =		
PSRR	Power Supply Rejection Ratio	$V_{RIPPLE} = 200 \text{mV}_{p-p} \text{ sinewave}$	217Hz)		dB
ronn	Tower Supply Rejection Ratio	Input terminated with 10Ω to ground	65 (f =		ub
			1kHz)		
V _{IH}	Shutdown Input Voltage High			1.5	V (min)
V _{IL}	Shutdown Input Voltage Low			0.4	V (max)

Electrical Characteristics V_{DD} = 3V (Notes 1, 2)

The following specifications apply for V_{DD} = 3V, A_V = 1, and 32 Ω load unless otherwise specified. Limits apply to T_A = 25 $^{\circ}$ C.

Symbol	Parameter	Conditions	LM4910		Units
			Тур	Limit	(Limits)
			(Note 6)	(Notes 7,	
				8)	
I _{DD}	Quiescent Power Supply Current	$V_{IN} = 0V$, 32Ω Load	3.3	6	mA (max)
I _{SD}	Standby Current	V _{SHUTDOWN} = GND	0.1	1.0	μA (max)
V _{OS}	Output Offset Voltage		5	30	mV (max)
Po	Output Power	THD = 1% (max); f = 1kHz	30	25	mW (min)
THD+N	Total Harmonic Distortion + Noise	$P_O = 25 \text{mW}_{\text{rms}}$; $f = 1 \text{kHz}$	0.3		%
			65 (f =		
PSRR	Power Supply Rejection Ratio	$V_{RIPPLE} = 200 \text{mV}_{p-p} \text{ sinewave}$	217 Hz)		dB
ronn	Fower Supply nejection hatto	Input terminated with 10Ω to ground	65 (f =		ub
			1kHz)		
V _{IH}	Shutdown Input Voltage High			1.5	V (min)
V _{IL}	Shutdown Input Voltage Low			0.4	V (max)

Electrical Characteristics $V_{DD} = 2.6V$ (Notes 1, 2)

The following specifications apply for V_{DD} = 2.6V, A_V = 1, and 32 Ω load unless otherwise specified. Limits apply to T_A = 25°C.

Symbol	Parameter	Conditions	LM4910		Units
			Тур	Limit	(Limits)
			(Note 6)	(Notes 7,	
				8)	
I _{DD}	Quiescent Power Supply Current	$V_{IN} = 0V$, 32Ω Load	3.0		mA (max)
I _{SD}	Standby Current	V _{SHUTDOWN} = GND	0.1		μA (max)
V _{OS}	Output Offset Voltage		5		mV (max)
Po	Output Power	THD = 1% (max); f = 1kHz	13		mW
THD+N	Total Harmonic Distortion + Noise	$P_O = 10 \text{mW}_{\text{rms}}$; $f = 1 \text{kHz}$	0.3		%
			55 (f =		
PSRR	Power Supply Rejection Ratio	$V_{RIPPLE} = 200 \text{mV}_{p-p} \text{ sinewave}$	217Hz)		dB
1 31111	Tower Supply Fiejection Hatio	Input terminated with 10Ω to ground	55 (f =		ub
			1kHz)		

Note 1: All voltages are measured with respect to the GND pin unless otherwise specified.

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} - T_A)/\theta_{JA}$ or the number given in Absolute Maximum Ratings, whichever is lower. For the LM4910, see power derating currents for more information.

Note 4: Human body model, 100pF discharged through a $1.5k\Omega$ resistor.

Note 5: Machine Model, 220pF-240pF discharged through all pins.

Note 6: Typicals are measured at 25°C and represent the parametric norm.

Note 7: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 8: Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.


Note 9: If the product is in shutdown mode and V_{DD} exceeds 6V (to a max of 8V V_{DD}) then most of the excess current will flow through the ESD protection circuits. If the source impedance limits the current to a max of 10ma then the part will be protected. If the part is enabled when V_{DD} is above 6V circuit performance will be curtailed or the part may be permanently damaged.

Note 10: Human body model, 100pF discharged through a 1.5k Ω resistor, Pin 6 to ground.


External Components Description (Figure 1)


Comp	omponents Functional Description	
1.	R _I	Inverting input resistance which sets the closed-loop gain in conjunction with R _f . This resistor also forms a
		high-pass filter with C_i at $f_c = 1/(2\pi R_i C_i)$.
2.	Cı	Input coupling capacitor which blocks the DC voltage at the amplifier's input terminals. Also creates a
		high-pass filter with R_i at $f_c = 1/(2\pi R_i C_i)$. Refer to the section Proper Selection of External Components, for
		an explanation of how to determine the value of C _i .
3.	R _f	Feedback resistance which sets the closed-loop gain in conjunction with R _i .
4.	Cs	Supply bypass capacitor which provides power supply filtering. Refer to the Power Supply Bypassing
-		section for information concerning proper placement and selection of the supply bypass capacitor.


Typical Performance Characteristics THD+N vs Frequency THD+N vs Frequency $R_{L} = 16 \Omega$ $P_0 = 25 \text{ mW}^{-1}$ $=32\Omega$ NO FILTERS THD+N (%) 0.01 0.01 20 100 20 100 1k 10k 20k 1k 10k 20k FREQUENCY (Hz) FREQUENCY (Hz) 20030506 20030507 THD+N vs Frequency THD+N vs Frequency = 3V $P_0 = 25 \text{ mW}^{\frac{1}{2}}$ = 40 mW $= 16 \Omega$ FILTERS FILTERS THD+N (%) THD+N (%) 0.01 0.01 20 20 100 10k 20k 100 10k 20k 1k 1k FREQUENCY (Hz) FREQUENCY (Hz) 20030508 20030509 THD+N vs Frequency THD+N vs Frequency $V_{DD} = 2.6 V$ $V_{DD} = 2.6V$ $P_0^{-2} = 20 \text{ mW}$ = 10 mW $=32\Omega$ $= 16 \Omega$ FILTERS NO FILTERS (%) N+QHI 0.1 0.1 0.01 0.01 20 20 100 1k 10k 20k 100 1k 10k 20k FREQUENCY (Hz) FREQUENCY (Hz) 20030510 20030511





Typical Performance Characteristics (Continued)
















Typical Performance Characteristics (Continued)





10

0

0

5

Power Dissipation vs


Output Power

20030529

20

25

Channel Separation







10

OUTPUT POWER (mW)


15



Power Supply Rejection Ratio




Power Supply Rejection Ratio




20030585

Typical Performance Characteristics (Continued)


Open Loop Frequency Response




Noise Floor



Frequency Response vs Input Capacitor Size



Supply Current vs Supply Voltage



Application Information

ELIMINATING OUTPUT COUPLING CAPACITORS

Typical single-supply audio amplifiers that drive single-ended (SE) headphones use a coupling capacitor on each SE output. This output coupling capacitor blocks the half-supply voltage to which the output amplifiers are typically biased and couples the audio signal to the headphones. The signal return to circuit ground is through the headphone jack's sleeve.

The LM4910 eliminates these output coupling capacitors. Amp3 is internally configured to apply a bandgap referenced voltage ($V_{\rm REF} = 1.58V$) to a stereo headphone jack's sleeve. This voltage matches the quiescent voltage present on the Amp1 and Amp2 outputs that drive the headphones. The headphones operate in a manner similar to a bridge-tied-load (BTL). The same DC voltage is applied to both headphone speaker terminals. This results in no net DC current flow through the speaker. AC current flows through a headphone speaker as an audio signal's output amplitude increases on the speaker's terminal.

The headphone jack's sleeve is not connected to circuit ground. Using the headphone output jack as a line-level output will place the LM4910's bandgap referenced voltage on a plug's sleeve connection. This presents no difficulty when the external equipment uses capacitively coupled inputs. For the very small minority of equipment that is DC-coupled, the LM4910 monitors the current supplied by the amplifier that drives the headphone jack's sleeve. If this current exceeds 500mA_{PK}, the amplifier is shutdown, protecting the LM4910 and the external equipment.

ELIMINATING THE HALF-SUPPLY BYPASS CAPACITOR

Typical single-supply audio amplifers are normally biased to $1/2V_{\rm DD}$ in order to maximize the output swing of the audio signal. This is usually achieved with a simple resistor divider network from $V_{\rm DD}$ to ground that provides the proper bias voltage to the amplifier. However, this scheme requires the use of a half-supply bypass capacitor to improve the bias voltage's stability and the amplifier's PSRR performance.

The LM4910 utilizes an internally generated, buffered bandgap reference voltage as the amplifier's bias voltage. This bandgap reference voltage is not a direct function of $V_{\rm DD}$ and therefore is less susceptible to noise or ripple on the power supply line. This allows for the LM4910 to have a stable bias voltage and excellent PSRR performance even without a half-supply bypass capacitor.

OUTPUT TRANSIENT ('CLICK AND POPS') ELIMINATED

The LM4910 contains advanced circuitry that virtually eliminates output transients ('clicks and pops'). This circuitry prevents all traces of transients when the supply voltage is first applied or when the part resumes operation after coming out of shutdown mode. The LM4910 remains in a muted condition until there is sufficient input signal magnitude (>5mV $_{\rm RMS}$, typ) to mask any remaining transient that may occur. Figure 2 shows the LM4910's lack of transients in the differential signal (Trace B) across a 320 load. The LM4910's active-low $\overline{\rm SHUTDOWN}$ pin is driven by the logic signal shown in Trace A. Trace C is the V $_{\rm O1}$ output signal and Trace D is the V $_{\rm O3}$ output signal.

To ensure optimal click and pop performance under low gain configurations (less than 0dB), it is critical to minimize the RC combination of the feedback resistor $R_{\rm F}$ and stray input

capacitance at the amplifier inputs. A more reliable way to lower gain or reduce power delivered to the load is to place a current limiting resistor in series with the load as explained in the **Minimizing Output Noise / Reducing Output Power** section.




FIGURE 2.

AMPLIFIER CONFIGURATION EXPLANATION

As shown in *Figure 1*, the LM4910 has three operational amplifiers internally. Two of the amplifier's have externally configurable gain while the other amplifier is internally fixed at the bias point acting as a unity-gain buffer. The closed-loop gain of the two configurable amplifiers is set by selecting the ratio of $R_{\rm f}$ to $R_{\rm i}.$ Consequently, the gain for each channel of the IC is

$$A_V = -(R_f/R_i)$$

By driving the loads through outputs $V_{\rm O1}$ and $V_{\rm O2}$ with $V_{\rm O3}$ acting as a buffered bias voltage the LM4910 does not require output coupling capacitors. The typical single-ended amplifier configuration where one side of the load is connected to ground requires large, expensive output coupling capacitors.

A configuration such as the one used in the LM4910 has a major advantage over single supply, single-ended amplifiers. Since the outputs $V_{\rm O1}$, $V_{\rm O2}$, and $V_{\rm O3}$ are all biased at $V_{\rm REF}$ = 1.58V, no net DC voltage exists across each load. This eliminates the need for output coupling capacitors that are required in a single-supply, single-ended amplifier configuration. Without output coupling capacitors in a typical single-supply, single-ended amplifier, the bias voltage is placed across the load resulting in both increased internal IC power dissipation and possible loudspeaker damage.

POWER DISSIPATION

Power dissipation is a major concern when designing a successful amplifier. A direct consequence of the increased power delivered to the load by a bridge amplifier is an increase in internal power dissipation. The maximum power dissipation for a given application can be derived from the power dissipation graphs or from Equation 1.

$$P_{DMAX} = 4(V_{DD})^2 / (\pi^2 R_L)$$
 (1)

It is critical that the maximum junction temperature T_{JMAX} of 150°C is not exceeded. Since the typical application is for

headphone operation (32 Ω impedance) using a 3.3V supply the maximum power dissipation is only 138mW. Therefore, power dissipation is not a major concern.

POWER SUPPLY BYPASSING

As with any amplifier, proper supply bypassing is important for low noise performance and high power supply rejection. The capacitor location on the power supply pins should be as close to the device as possible.

Typical applications employ a 3.3V regulator with 10 μ F tantalum or electrolytic capacitor and a ceramic bypass capacitor which aid in supply stability. This does not eliminate the need for bypassing the supply nodes of the LM4910. A bypass capacitor value in the range of 0.1 μ F to 1 μ F is recommended for C_S.

MICRO POWER SHUTDOWN

The voltage applied to the SHUTDOWN pin controls the LM4910's shutdown function. Activate micro-power shutdown by applying a logic-low voltage to the SHUTDOWN pin. When active, the LM4910's micro-power shutdown feature turns off the amplifier's bias circuitry, reducing the supply current. The trigger point is 0.4V(max) for a logic-low level, and 1.5V(min) for a logic-high level. The low 0.1µA(typ) shutdown current is achieved by applying a voltage that is as near as ground as possible to the SHUTDOWN pin. A voltage that is higher than ground may increase the shutdown current.

There are a few ways to control the micro-power shutdown. These include using a single-pole, single-throw switch, a microprocessor, or a microcontroller. When using a switch, connect an external $100 k\Omega$ pull-up resistor between the $\overline{SHUTDOWN}$ pin and V_{DD} . Connect the switch between the $\overline{SHUTDOWN}$ pin and ground. Select normal amplifier operation by opening the switch. Closing the switch connects the $\overline{SHUTDOWN}$ pin to ground, activating micro-power shutdown. The switch and resistor guarantee that the $\overline{SHUTDOWN}$ pin will not float. This prevents unwanted state changes. In a system with a microprocessor or microcontroller, use a digital output to apply the control voltage to the $\overline{SHUTDOWN}$ pin. Driving the $\overline{SHUTDOWN}$ pin with active circuitry eliminates the pull-up resistor.

SELECTING EXTERNAL COMPONENTS

Selecting proper external components in applications using integrated power amplifiers is critical to optimize device and system performance. While the LM4910 is tolerant of external component combinations, consideration to component values must be used to maximize overall system quality.

The LM4910 is unity-gain stable which gives the designer maximum system flexibility. The LM4910 should be used in low gain configurations to minimize THD+N values, and maximize the signal to noise ratio. Low gain configurations require large input signals to obtain a given output power. Input signals equal to or greater than $1V_{\rm rms}$ are available from sources such as audio codecs. Very large values should not be used for the gain-setting resistors. Values for R_i and R_f should be less than $1M\Omega$. Please refer to the section, **Audio Power Amplifier Design**, for a more complete explanation of proper gain selection

Besides gain, one of the major considerations is the closedloop bandwidth of the amplifier. To a large extent, the bandwidth is dictated by the choice of external components shown in *Figure 1*. The input coupling capacitor, C_i , forms a first order high pass filter which limits low frequency response. This value should be chosen based on needed frequency response and turn-on time.

SELECTION OF INPUT CAPACITOR SIZE

Amplifying the lowest audio frequencies requires a high value input coupling capacitor, C_i . A high value capacitor can be expensive and may compromise space efficiency in portable designs. In many cases, however, the headphones used in portable systems have little ability to reproduce signals below 60Hz. Applications using headphones with this limited frequency response reap little improvement by using a high value input capacitor.

In addition to system cost and size, turn-on time is affected by the size of the input coupling capacitor Ci. A larger input coupling capacitor requires more charge to reach its quiescent DC voltage. This charge comes from the output via the feedback Thus, by minimizing the capacitor size based on necessary low frequency response, turn-on time can be minimized. A small value of Ci (in the range of $0.1\mu F$ to $0.39\mu F$), is recommended.

USING EXTERNAL POWERED SPEAKERS

The LM4910 is designed specifically for headphone operation. Often the headphone output of a device will be used to drive external powered speakers. The LM4910 has a differential output to eliminate the output coupling capacitors. The result is a headphone jack sleeve that is connected to $V_{\rm O3}$ instead of GND. For powered speakers that are designed to have single-ended signals at the input, the click and pop circuitry will not be able to eliminate the turn-on/turn-off click and pop. Unless the inputs to the powered speakers are fully differential the turn-on/turn-off click and pop will be very large.

AUDIO POWER AMPLIFIER DESIGN

A 30mW/32 Ω Audio Amplifier

Given:

 $\begin{array}{lll} \mbox{Power Output} & 30\mbox{mWrms} \\ \mbox{Load Impedance} & 32\Omega \\ \mbox{Input Level} & 1\mbox{Vrms} \\ \mbox{Input Impedance} & 20\mbox{k}\Omega \end{array}$

A designer must first determine the minimum supply rail to obtain the specified output power. By extrapolating from the Output Power vs Supply Voltage graphs in the **Typical Performance Characteristics** section, the supply rail can be easily found.

Since 3.3V is a standard supply voltage in most applications, it is chosen for the supply rail in this example. Extra supply voltage creates headroom that allows the LM4910 to reproduce peaks in excess of 30mW without producing audible distortion. At this time, the designer must make sure that the power supply choice along with the output impedance does no violate the conditions explained in the **Power Dissipation** section.

Once the power dissipation equations have been addressed, the required differential gain can be determined from Equation 2.

$$A_{V} \ge \sqrt{(P_{0}R_{L})}/(V_{IN}) = V_{orms}/V_{inrms}$$
(2)

From Equation 2, the minimum A_V is 0.98; use $A_V=1.$ Since the desired input impedance is $20k\Omega,$ and with A_V equal to 1, a ratio of 1:1 results from Equation 1 for R_f to $R_i.$ The values are chosen with $R_i=20k\Omega$ and $R_f=20k\Omega.$

The last step in this design example is setting the amplifier's -3dB frequency bandwidth. To achieve the desired $\pm 0.25dB$ pass band magnitude variation limit, the low frequency response must extend to at least one-fifth the lower bandwidth limit and the high frequency response must extend to at least five times the upper bandwidth limit. The gain variation for both response limits is 0.17dB, well within the $\pm 0.25dB$ desired limit. The results are an

$$f_L = 100Hz/5 = 20Hz$$
 (3)

and an

$$f_H = 20kHz \times 5 = 100kHz$$
 (4)

MINIMIZING OUTPUT NOISE / REDUCING OUTPUT POWER

As mentioned in the **Selecting Proper External Components** section, R_i and C_i create a highpass filter that sets the amplifier's lower bandpass frequency limit. Find the coupling capacitor's value using Equation (3).

$$C_i \ge 1/(2\pi R_i f_L) \tag{5}$$

The result is

 $1/(2\pi^*20k\Omega^*20Hz) = 0.397\mu F$

Use a 0.39µF capacitor, the closest standard value.

The high frequency pole is determined by the product of the desired frequency pole, f_H , and the differential gain, A_V . With an $A_V=1$ and $f_H=100 \text{kHz}$, the resulting GBWP = 100 kHz which is much smaller than the LM4910 GBWP of 11 MHz. This figure displays that if a designer has a need to design an amplifier with higher differential gain, the LM4910 can still be used without running into bandwidth limitations.




FIGURE 3.

Output noise delivered to the load can be minimized with the use of an external resistor, $R_{\rm SERIES}$, placed in series with each load as shown in Figure 3. $R_{\rm SERIES}$ forms a voltage divider with the impedance of the headphone driver R_L . As a result, output noise is attenuated by the factor R_L / (R_L + $R_{\rm SERIES}$). Figure 4 illustrates the relationship between output noise and $R_{\rm SERIES}$ for different loads. $R_{\rm SERIES}$ also decreases output power delivered to the load by the factor R_L / (R_L + $R_{\rm SERIES}$)². However, this may not pose a problem since most headphone applications require less than 10mW of output power. Figure 5 illustrates output power (@1% THD+N) vs $R_{\rm SERIES}$ for different loads.

Figure 4 shows an optional resistor connected between the amplifier output that drives the headphone jack sleeve and ground. This resistor provides a ground path that supressed power supply hum. This hum may occur in applications such as notebook computers in a shutdown condition and connected to an external powered speaker. The resistor's 100Ω value is a suggested starting point. Its final value must be determined based on the tradeoff between the amount of noise suppression that may be needed and minimizing the additional current drawn by the resistor (25mA for a 100Ω resistor and a 5V supply).

ESD PROTECTION

As stated in the Absolute Maximum Ratings, pin 6 (V_o 3) on the LM4910 has a maximum ESD susceptibility rating of 10kV. For higher ESD voltages, the addition of a PCDN042

dual transil (from California Micro Devices), as shown in Figure 4, will provide additional protection.




FIGURE 4. The PCDN042 provides additional ESD protection beyond the 10kV shown in the Absolute Maximum Ratings for the V_o 3 output




FIGURE 5.




FIGURE 6.

HIGHER GAIN AUDIO AMPLIFIER




FIGURE 7.

The LM4910 is unity-gain stable and requires no external components besides gain-setting resistors, input coupling capacitors, and proper supply bypassing in the typical application. However, if a very large closed-loop differential gain is required, a feedback capacitor $(C_{\rm f})$ may be needed as shown in *Figure 6* to bandwidth limit the amplifier. This

REFERENCE DESIGN BOARD and LAYOUT GUIDELINES MSOP & SO BOARDS

feedback capacitor creates a low pass filter that eliminates possible high frequency oscillations. Care should be taken when calculating the -3dB frequency in that an incorrect combination of $R_{\rm f}$ and $C_{\rm f}$ will cause frequency response roll off before 20kHz. A typical combination of feedback resistor and capacitor that will not produce audio band high frequency roll off is Rf = 20k Ω and $C_{\rm f}$ = 25pF. These components result in a -3dB point of approximately 320kHz.





FIGURE 8.


(Note: $R_{\text{PU}}2$ is not required. It is used for test measurement purposes only.)

LM4910 SO DEMO BOARD ARTWORK

Composite View




Silk Screen




20030571

Top Layer




Bottom Layer




20030573

LM4910 MSOP DEMO BOARD ARTWORK

Composite View




Silk Screen




20030575

Top Layer



Bottom Layer




20030577

20030576

20030574

LM4910 LLP DEMO BOARD ARTWORK


Composite View



20030597


18

Silk Screen




20030598

Top Layer



Bottom Layer



20030596

LM4910 Reference Design Boards Bill of Materials

Part Description	Qty	Ref Designator
LM4910 Mono Reference Design Board	1	
LM4910 Audio AMP	1	U1
Tantalum Cap 1µF 16V 10	1	Cs
Ceramic Cap 0.39µF 50V Z50 20	2	Ci
Resistor 20kΩ 1/10W 5	4	Ri, Rf
Resistor 100kΩ 1/10W 5	1	Rpu
Jumper Header Vertical Mount 2X1, 0.100	1	J1

PCB LAYOUT GUIDELINES

This section provides practical guidelines for mixed signal PCB layout that involves various digital/analog power and ground traces. Designers should note that these are only "rule-of-thumb" recommendations and the actual results will depend heavily on the final layout.

Minimization of THD

PCB trace impedance on the power, ground, and all output traces should be minimized to achieve optimal THD performance. Therefore, use PCB traces that are as wide as possible for these connections. As the gain of the amplifier is increased, the trace impedance will have an ever increasing adverse affect on THD performance. At unity-gain (0dB) the parasitic trace impedance effect on THD performance is reduced but still a negative factor in the THD performance of the LM4910 in a given application.

GENERAL MIXED SIGNAL LAYOUT RECOMMENDATION

Power and Ground Circuits

For two layer mixed signal design, it is important to isolate the digital power and ground trace paths from the analog power and ground trace paths. Star trace routing techniques (bringing individual traces back to a central point rather than daisy chaining traces together in a serial manner) can greatly enhance low level signal performance. Star trace routing refers to using individual traces to feed power and ground to each circuit or even device. This technique will require a greater amount of design time but will not increase the final price of the board. The only extra parts required may be some jumpers.

Single-Point Power / Ground Connections

The analog power traces should be connected to the digital traces through a single point (link). A "PI-filter" can be helpful in minimizing high frequency noise coupling between the analog and digital sections. Further, place digital and analog power traces over the corresponding digital and analog ground traces to minimize noise coupling.

Placement of Digital and Analog Components

All digital components and high-speed digital signal traces should be located as far away as possible from analog components and circuit traces.


Avoiding Typical Design / Layout Problems


Avoid ground loops or running digital and analog traces parallel to each other (side-by-side) on the same PCB layer. When traces must cross over each other do it at 90 degrees. Running digital and analog traces at 90 degrees to each other from the top to the bottom side as much as possible will minimize capacitive noise coupling and cross talk.


Physical Dimensions inches (millimeters) unless otherwise noted 0.118±0.004 — [3±0.1] — С (0.189) [4.8] 0.118±0.004 0.193±0.004 [3±0.1] [4.9±0.1] (0.040)TYP [1.02] PIN 1 IDENT NOTE 2 (0.016)(0.0256) _{TYP} [0.41] LAND PATTERN RECOMMENDATION (0.0256) [0.65] 0.005 [0.13] TYP GAGE PLANE 0.043 [1.09] MAX √R 0.005 [0.13] TYP (0.010) [0.25] 0.002[0.05] A 0.012^{+0.004}_{-0.002} TYP [0.3^{+0.10}_{-0.05}] 0.021 ± 0.005 [0.53±0.12] 00-60 0.002-0.006 [0.06-0.15] TYP (0.034)_ 0.0375 [0.953] SEATING PLANE [0.86] ⊕ 0.002 [0.05] BS CS 0.007±0.002 [0.18±0.05] TYP MUAO8A (REV B) **MSOP**

Order Number LM4910MM NS Package Number MUA08A


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)










SO Order Number LM4910MA NS Package Number M08A



DIMENSIONS ARE IN MILLIMETERS







LQ Order Number LM4910LQ NS Package Number LQB08A

Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Fax: 65-6250 4466

Email: ap.support@nsc.com Tel: 65-6254 4466

National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: nsj.crc@jksmtp.nsc.com Tel: 81-3-5639-7560

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.