

LM4752 Stereo 11W Audio Power Amplifier

General Description

The LM4752 is a stereo audio amplifier capable of delivering 11W per channel of continuous average output power to a 4Ω load, or 7W per channel into 8Ω using a single 24V supply at 10% THD+N.

The LM4752 is specifically designed for single supply operation and a low external component count. The gain and bias resistors are integrated on chip, resulting in a 11W stereo amplifier in a compact 7 pin TO220 package. High output power levels at both 20V and 24V supplies and low external component count offer high value for compact stereo and TV applications. A simple mute function can be implemented with the addition of a few external components.

Key Specifications

- Output power at 10% THD+N with 1 kHz into 4Ω at $V_{CC} = 24V$ 11W (typ)
- Output power at 10% THD+N with 1 kHz into 8Ω at $V_{CC} = 24V$ 7W (typ)
- Closed loop gain 34 dB (typ)
- P_O at 10% THD @ 1 kHz into 4Ω Single-ended TO-263 pkg. at $V_{CC} = 12V$ 2.5W (typ)

- P_O at 10% THD @ 1 kHz into 8Ω bridged TO-263 pkg. at $V_{CC} = 12V$ 5W (typ)

Features

- Drives 4Ω and 8Ω loads
- Internal gain resistors ($A_V = 34$ dB)
- Minimum external component requirement
- Single supply operation
- Internal current limiting
- Internal thermal protection
- Compact 7 lead TO-220 package
- Low cost-per-watt

Applications

- Compact stereos
- Stereo TVs
- Mini component stereos
- Multimedia speakers

Typical Application






FIGURE 1. Typical Audio Amplifier Application Circuit

Connection Diagram



Package Description
Top View
Order Number LM4752T
Package Number TA07B



Package Description
Top View
Order Number LM4752TS
Package Number TS07B

Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

| | |
|-----------------------------|--------------------|
| Supply Voltage | 40V |
| Input Voltage | ±0.7V |
| Output Current | Internally Limited |
| Power Dissipation (Note 3) | 62.5W |
| ESD Susceptability (Note 4) | 2 kV |
| Junction Temperature | 150°C |
| Soldering Information | |
| T Package (10 sec) | 250°C |

Storage Temperature

−40°C to 150°C

Operating Ratings

Temperature Range

$$T_{MIN} \leq T_A \leq T_{MAX}$$

−40°C ≤ T_A ≤ +85°C

Supply Voltage

9V to 32V

θ_{JC}

2°C/W

θ_{JA}

79°C/W

Electrical Characteristics

The following specifications apply to each channel with V_{CC} = 24V, T_A = 25°C unless otherwise specified.

| Symbol | Parameter | Conditions | LM4752 | | Units (Limits) |
|--------------------|---|--|--------------------|----------------|----------------------------|
| | | | Typical (Note 5) | Limit (Note 6) | |
| I _{total} | Total Quiescent Power Supply Current | V _{INAC} = 0V, V _o = 0V, R _L = ∞ | 10.5 | 20 7 | mA(max) mA(min) |
| P _o | Output Power (Continuous Average per Channel) | f = 1 kHz, THD+N = 10%, R _L = 8Ω f = 1 kHz, THD+N = 10%, R _L = 4Ω V _{CC} = 20V, R _L = 8Ω V _{CC} = 20V, R _L = 4Ω f = 1 kHz, THD+N = 10%, R _L = 4Ω V _S = 12V, TO-263 Pkg. | 7 4 7 2.5 | 10 | W W(min) W W W |
| THD+N | Total Harmonic Distortion plus Noise | f = 1 kHz, P _o = 1 W/ch, R _L = 8Ω | 0.08 | | % |
| V _{OSW} | Output Swing | R _L = 8Ω, V _{CC} = 20V R _L = 4Ω, V _{CC} = 20V | 15 14 | | V V |
| X _{talk} | Channel Separation | See Figure 1 f = 1 kHz, V _o = 4 Vrms, R _L = 8Ω | 55 | | dB |
| PSRR | Power Supply Rejection Ratio | See Figure 1 V _{CC} = 22V to 26V, R _L = 8Ω | 50 | | dB |
| V _{ODV} | Differential DC Output Offset Voltage | V _{INAC} = 0V | 0.09 | 0.4 | V(max) |
| SR | Slew Rate | | 2 | | V/μs |
| R _{IN} | Input Impedance | | 83 | | kΩ |
| PBW | Power Bandwidth | 3 dB BW at P _o = 2.5W, R _L = 8Ω | 65 | | kHz |
| A _{VCL} | Closed Loop Gain (Internally Set) | R _L = 8Ω | 34 | 33 35 | dB(min) dB(max) |
| e _{in} | Noise | IHF-A Weighting Filter, R _L = 8Ω Output Referred | 0.2 | | mVrms |
| I _o | Output Short Circuit Current Limit | V _{IN} = 0.5V, R _L = 2Ω | | 2 | A(min) |

Note 1: All voltages are measured with respect to the GND pin (4), unless otherwise specified.

Note 2: *Absolute Maximum Ratings* indicate limits beyond which damage to the device may occur. *Operating Ratings* indicate conditions for which the device is functional, but do not guarantee specific performance limits. *Electrical Characteristics* state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 3: For operating at case temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of θ_{JC} = 2°C/W (junction to case). Refer to the section Determining the Maximum Power Dissipation in the **Application Information** section for more information.


Note 4: Human body model, 100 pF discharged through a 1.5 kΩ resistor.

Note 5: Typicals are measured at 25°C and represent the parametric norm.

Note 6: Limits are guarantees that all parts are tested in production to meet the stated values.

Note 7: The TO-263 Package is not recommended for V_S > 16V due to impractical heatsinking limitations.

Test Circuit



DS100039-36

FIGURE 2. Test Circuit

Typical Application with Mute





FIGURE 3. Application with Mute Function

DS100039-3

Equivalent Schematic Diagram



DS100039-4

System Application Circuit




FIGURE 4. Circuit for External Components Description


DS100039-5

External Components Description


| Components | Function Description |
|------------|--|
| 1, 2 Cs | Provides power supply filtering and bypassing. |
| 3, 4 Rsn | Works with Csn to stabilize the output stage from high frequency oscillations. |
| 5, 6 Csn | Works with Rsn to stabilize the output stage from high frequency oscillations. |
| 7 Cb | Provides filtering for the internally generated half-supply bias generator. |
| 8, 9 Ci | Input AC coupling capacitor which blocks DC voltage at the amplifier's input terminals. Also creates a high pass filter with $f_c=1/(2 \cdot \pi \cdot R_{in} \cdot C_{in})$. |
| 10, 11 Co | Output AC coupling capacitor which blocks DC voltage at the amplifier's output terminal. Creates a high pass filter with $f_c=1/(2 \cdot \pi \cdot R_{out} \cdot C_{out})$. |
| 12, 13 Ri | Voltage control - limits the voltage level to the amplifier's input terminals. |

Typical Performance Characteristics


THD+N vs Output Power




THD+N vs Output Power




THD+N vs Output Power




THD+N vs Output Power




THD+N vs Output Power




THD+N vs Output Power




THD+N vs Output Power




THD+N vs Output Power




THD+N vs Output Power




THD+N vs Output Power



THD+N vs Output Power




THD+N vs Output Power




Typical Performance Characteristics (Continued)


THD+N vs Output Power




THD+N vs Output Power




THD+N vs Output Power




THD+N vs Output Power




THD+N vs Output Power




THD+N vs Output Power




THD+N vs Output Power




THD+N vs Output Power




THD+N vs Output Power




THD+N vs Output Power



THD+N vs Output Power




THD+N vs Output Power




Typical Performance Characteristics (Continued)


Output Power vs Supply Voltage




Output Power vs Supply Voltage




Frequency Response




THD+N vs Frequency




THD+N vs Frequency




Frequency Response




Channel Separation




PSRR vs Frequency




Supply Current vs Supply Voltage




Power Derating Curve



Power Dissipation vs Output Power




Power Dissipation vs Output Power




Typical Performance Characteristics (Continued)

Power Dissipation vs Output Power



Power Dissipation vs Output Power



Application Information

CAPACITOR SELECTION AND FREQUENCY RESPONSE

With the LM4752, as in all single supply amplifiers, AC coupling capacitors are used to isolate the DC voltage present at the inputs (pins 2,6) and outputs (pins 1,7). As mentioned earlier in the **External Components** section these capacitors create high-pass filters with their corresponding input/output impedances. The **Typical Application Circuit** shown in *Figure 1* shows input and output capacitors of 0.1 μF and 1,000 μF respectively. At the input, with an 83 k Ω typical input resistance, the result is a high pass 3 dB point occurring at 19 Hz. There is another high pass filter at 39.8 Hz created with the output load resistance of 4 Ω . Careful selection of these components is necessary to ensure that the desired frequency response is obtained. The Frequency Response curves in the **Typical Performance Characteristics** section show how different output coupling capacitors affect the low frequency rolloff.

APPLICATION CIRCUIT WITH MUTE

With the addition of a few external components, a simple mute circuit can be implemented, such as the one shown in *Figure 3*. This circuit works by externally pulling down the half supply bias line (pin 5), effectively shutting down the input stage.

When using an external circuit to pull down the bias, care must be taken to ensure that this line is not pulled down too quickly, or output "pops" or signal feedthrough may result. If the bias line is pulled down too quickly, currents induced in the internal bias resistors will cause a momentary DC voltage to appear across the inputs of each amplifier's internal

differential pair, resulting in an output DC shift towards V_{SUPPLY} . An R-C timing circuit should be used to limit the pull-down time such that output "pops" and signal feedthroughs will be minimized. The pull-down timing is a function of a number of factors, including the external mute circuitry, the voltage used to activate the mute, the bias capacitor, the half-supply voltage, and internal resistances used in the half-supply generator. *Table 1* shows a list of recommended values for the external mute circuitry.


TABLE 1. Values for Mute Circuit

| V_{MUTE} | R1 | R2 | C1 | R3 | C_B | V_{CC} |
|-------------------|---------------|----------------|-------------------|--------------|-------------------|-----------------|
| 5V | 10 k Ω | 10 k Ω | 4.7 μF | 360 Ω | 100 μF | 21V–32V |
| V_S | 20 k Ω | 1.2 k Ω | 4.7 μF | 180 Ω | 100 μF | 15V–32V |
| V_S | 20 k Ω | 910 Ω | 4.7 μF | 180 Ω | 47 μF | 22V–32V |

OPERATING IN BRIDGE-MODE

Though designed for use as a single-ended amplifier, the LM4752 can be used to drive a load differentially (bridge-mode). Due to the low pin count of the package, only the non-inverting inputs are available. An inverted signal must be provided to one of the inputs. This can easily be done with the use of an inexpensive op-amp configured as a standard inverting amplifier. An LF353 is a good low-cost choice. Care must be taken, however, for a bridge-mode amplifier must theoretically dissipate four times the power of a single-ended type. The load seen by each amplifier is effectively half that of the actual load being used, thus an amplifier designed to drive a 4 Ω load in single-ended mode should drive an 8 Ω load when operating in bridge-mode.

Application Information (Continued)



DS100039-30

FIGURE 5. Bridge-Mode Application





FIGURE 6. THD+N vs. P_{OUT} for Bridge-Mode Application

PREVENTING OSCILLATIONS

With the integration of the feedback and bias resistors on-chip, the LM4752 fits into a very compact package. However, due to the close proximity of the non-inverting input pins to the corresponding output pins, the inputs should be AC terminated at all times. If the inputs are left floating, the amplifier will have a positive feedback path through high impedance coupling, resulting in a high frequency oscillation. In most applications, this termination is typically provided by the previous stage's source impedance. If the application will require an external signal, the inputs should be terminated to ground with a resistance of 50 k Ω or less on the AC side of the input coupling capacitors.

UNDERVOLTAGE SHUTDOWN

If the power supply voltage drops below the minimum operating supply voltage, the internal under-voltage detection circuitry pulls down the half-supply bias line, shutting down the preamp section of the LM4752. Due to the wide operating supply range of the LM4752, the threshold is set to just under 9V. There may be certain applications where a higher threshold voltage is desired. One example is a design requiring a high operating supply voltage, with large supply and bias capacitors, and there is little or no other circuitry connected to the main power supply rail. In this circuit, when the power is disconnected, the supply and bias capacitors will discharge at a slower rate, possibly resulting in audible output distortion as the decaying voltage begins to clip the out-

Application Information (Continued)

put signal. An external circuit may be used to sense for the desired threshold, and pull the bias line (pin5) to ground to disable the input preamp. Figure 7 shows an example of such a circuit. When the voltage across the zener diode drops below its threshold, current flow into the base of Q1 is interrupted. Q2 then turns on, discharging the bias capacitor. This discharge rate is governed by several factors, including the bias capacitor value, the bias voltage, and the resistor at the emitter of Q2. An equation for approximating the value of the emitter discharge resistor, R, is given below:

$$R = (0.7V) / (C_B \cdot (V_S / 2) / 0.1s)$$

Note that this is only a linearized approximation based on a discharge time of 0.1s. The circuit should be evaluated and adjusted for each application.

As mentioned earlier in the **Application Circuit with Mute** section, when using an external circuit to pull down the bias line, the rate of discharge will have an effect on the turn-off induced distortions. Please refer to the **Application Circuit with Mute** section for more information.




FIGURE 7. External Undervoltage Pull-Down

THERMAL CONSIDERATIONS

Heat Sinking

Proper heatsinking is necessary to ensure that the amplifier will function correctly under all operating conditions. A heatsink that is too small will cause the die to heat excessively and will result in a degraded output signal as the internal thermal protection circuitry begins to operate.

The choice of a heatsink for a given application is dictated by several factors: the maximum power the IC needs to dissipate, the worst-case ambient temperature of the circuit, the junction-to-case thermal resistance, and the maximum junction temperature of the IC. The heat flow approximation equation used in determining the correct heatsink maximum thermal resistance is given below:

$$T_J - T_A = P_{DMAX} \cdot (\theta_{JC} + \theta_{CS} + \theta_{SA})$$

where:

P_{DMAX} = maximum power dissipation of the IC

$T_J(^{\circ}C)$ = junction temperature of the IC

$T_A(^{\circ}C)$ = ambient temperature

$\theta_{JC}(^{\circ}C/W)$ = junction-to-case thermal resistance of the IC

$\theta_{CS}(^{\circ}C/W)$ = case-to-heatsink thermal resistance (typically 0.2 to 0.5 $^{\circ}C/W$)

$\theta_{SA}(^{\circ}C/W)$ = thermal resistance of heatsink

When determining the proper heatsink, the above equation should be re-written as:

$$\theta_{SA} \leq [(T_J - T_A) / P_{DMAX}] - \theta_{JC} - \theta_{CS}$$

TO-263 HEATSINKING

Surface mount applications will be limited by the thermal dissipation properties of printed circuit board area. The TO-263 package is not recommended for surface mount applications with $V_S > 16V$ due to limited printed circuit board area. There are TO-263 package enhancements, such as clip-on heatsinks and heatsinks with adhesives, that can be used to improve performance.

Standard FR-4 single-sided copper clad will have an approximate Thermal resistance (θ_{SA}) ranging from:

$$1.5 \times 1.5 \text{ in. sq. } 20\text{--}27^{\circ}C/W \quad (T_A=28^{\circ}C, \text{ Sine wave})$$

$$2 \times 2 \text{ in. sq. } 16\text{--}23^{\circ}C/W \quad \text{testing, 1 oz. Copper}$$

The above values for θ_{SA} vary widely due to dimensional proportions (i.e. variations in width and length will vary θ_{SA}).

For audio applications, where peak power levels are short in duration, this part will perform satisfactory with less heatsinking/copper clad area. As with any high power design proper bench testing should be undertaken to assure the design can dissipate the required power. Proper bench testing requires attention to worst case ambient temperature and air flow. At high power dissipation levels the part will show a tendency to increase saturation voltages, thus limiting the undistorted power levels.

Determining Maximum Power Dissipation

For a single-ended class AB power amplifier, the theoretical maximum power dissipation point is a function of the supply voltage, V_S , and the load resistance, R_L and is given by the following equation:

(single channel)

$$P_{DMAX} (W) = [V_S^2 / (2 \cdot \pi^2 \cdot R_L)]$$

The above equation is for a single channel class-AB power amplifier. For dual amplifiers such as the LM4752, the equation for calculating the total maximum power dissipated is:

(dual channel)

$$P_{DMAX} (W) = 2 \cdot [V_S^2 / (2 \cdot \pi^2 \cdot R_L)]$$

or

$$V_S^2 / (\pi^2 \cdot R_L)$$

(Bridged Outputs)

$$P_{DMAX} (W) = 4[V_S^2 / (2\pi^2 \cdot R_L)]$$

Heatsink Design Example:

Determine the system parameters:

| | |
|---------------------|--------------------------------|
| $V_S = 24V$ | Operating Supply Voltage |
| $R_L = 4\Omega$ | Minimum load impedance |
| $T_A = 55^{\circ}C$ | Worst case ambient temperature |

Device parameters from the datasheet:

| | |
|------------------------------|-------------------------------------|
| $T_J = 150^{\circ}C$ | Maximum junction temperature |
| $\theta_{JC} = 2^{\circ}C/W$ | Junction-to-case thermal resistance |

Calculations:

$$2 \cdot P_{DMAX} = 2 \cdot [V_S^2 / (2 \cdot \pi^2 \cdot R_L)] = (24V)^2 / (2 \cdot \pi^2 \cdot 4\Omega) = 14.6W$$

$$\theta_{SA} \leq [(T_J - T_A) / P_{DMAX}] - \theta_{JC} - \theta_{CS} = [(150^{\circ}C - 55^{\circ}C) / 14.6W] - 2^{\circ}C/W - 0.2^{\circ}C/W = 4.3^{\circ}C/W$$

Conclusion: Choose a heatsink with $\theta_{SA} \leq 4.3^{\circ}C/W$.

Application Information (Continued)

TO-263 HEATSINK DESIGN EXAMPLES:

Example 1: (Stereo Single-Ended Output)

Given: $T_A=30^{\circ}\text{C}$
 $T_J=150^{\circ}\text{C}$
 $R_L=4\Omega$
 $V_S=12\text{V}$
 $\theta_{JC}=2^{\circ}\text{C/W}$

$P_{D\text{MAX}}$ from P_D vs P_O Graph:

$$P_{D\text{MAX}} \approx 3.7\text{W}$$

Calculating $P_{D\text{MAX}}$:

$$P_{D\text{MAX}} = V_{CC}^2 / (\pi^2 R_L) = (12\text{V})^2 / \pi^2(4\Omega) = 3.65\text{W}$$

Calculating Heatsink Thermal Resistance:

$$\theta_{SA} < [(T_J - T_A) / P_{D\text{MAX}}] - \theta_{JC} - \theta_{CS}$$

$$\theta_{SA} < 120^{\circ}\text{C} / 3.7\text{W} - 2.0^{\circ}\text{C/W} - 0.2^{\circ}\text{C/W} = 30.2^{\circ}\text{C/W}$$

Therefore the recommendation is to use 1.5 x 1.5 square inch of single-sided copper clad.

Example 2: (Stereo Single-Ended Output)

Given: $T_A=50^{\circ}\text{C}$
 $T_J=150^{\circ}\text{C}$
 $R_L=4\Omega$
 $V_S=12\text{V}$
 $\theta_{JC}=2^{\circ}\text{C/W}$

$P_{D\text{MAX}}$ from P_D vs P_O Graph:

$$P_{D\text{MAX}} \approx 3.7\text{W}$$

Calculating $P_{D\text{MAX}}$:

$$P_{D\text{MAX}} = V_{CC}^2 / (\pi^2 R_L) = (12\text{V})^2 / \pi^2(4\Omega) = 3.65\text{W}$$

Calculating Heatsink Thermal Resistance:

$$\theta_{SA} < [(T_J - T_A) / P_{D\text{MAX}}] - \theta_{JC} - \theta_{CS}$$

$$\theta_{SA} < 100^{\circ}\text{C} / 3.7\text{W} - 2.0^{\circ}\text{C/W} - 0.2^{\circ}\text{C/W} = 24.8^{\circ}\text{C/W}$$

Therefore the recommendation is to use 2.0 x 2.0 square inch of single-sided copper clad.

Example 3: (Bridged Output)

Given: $T_A=50^{\circ}\text{C}$
 $T_J=150^{\circ}\text{C}$
 $R_L=8\Omega$
 $V_S=12\text{V}$
 $\theta_{JC}=2^{\circ}\text{C/W}$

Calculating $P_{D\text{MAX}}$:

$$P_{D\text{MAX}} = 4[V_{CC}^2 / (2\pi^2 R_L)] = 4(12\text{V})^2 / (2\pi^2(8\Omega)) = 3.65\text{W}$$

Calculating Heatsink Thermal Resistance:

$$\theta_{SA} < [(T_J - T_A) / P_{D\text{MAX}}] - \theta_{JC} - \theta_{CS}$$

$$\theta_{SA} < 100^{\circ}\text{C} / 3.7\text{W} - 2.0^{\circ}\text{C/W} - 0.2^{\circ}\text{C/W} = 24.8^{\circ}\text{C/W}$$


Therefore the recommendation is to use 2.0 x 2.0 square inch of single-sided copper clad.

Layout and Ground Returns

Proper PC board layout is essential for good circuit performance. When laying out a PC board for an audio power amplifier, particular attention must be paid to the routing of the output signal ground returns relative to the input signal and bias capacitor grounds. To prevent any ground loops, the ground returns for the output signals should be routed separately and brought together at the supply ground. The input signal grounds and the bias capacitor ground line should also be routed separately. The 0.1 μF high frequency supply bypass capacitor should be placed as close as possible to the IC.

Application Information (Continued)


PC BOARD LAYOUT — COMPOSITE



DS100039-33

Application Information (Continued)


PC BOARD LAYOUT — SILK SCREEN



DS100039-34


Application Information (Continued)

PC BOARD LAYOUT—SOLDER SIDE




DS100039-35

Physical Dimensions inches (millimeters) unless otherwise noted



Order Number LM4752T
NS Package Number TA07B

TA07B (REV A)



Order Number LM4752TS
NS Package Number TS7B

TS7B (REV B)

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com

www.national.com

National Semiconductor Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group
Tel: 65-2544466
Fax: 65-2504466
Email: sea.support@nsc.com

National Semiconductor Japan Ltd.
Tel: 81-3-5639-7560
Fax: 81-3-5639-7507