

October 2001 Revised August 2002

74ALVC16245

Low Voltage 16-Bit Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs

General Description

The ALVC16245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. Each byte has separate 3-STATE control inputs which can be shorted together for full 16-bit operation. The T/\overline{R} inputs determine the direction of data flow through the device. The \overline{OE} inputs disable both the A and B ports by placing them in a high impedance state.

The 74ALVC16245 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O compatibility up to 3.6V.

The 74ALVC16245 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.65V-3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- tor

3.0 ns max for 3.0V to 3.6V V_{CC} 3.5 ns max for 2.3V to 2.7V V_{CC} 6.0 ns max for 1.65V to 1.95V V_{CC}

- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:

Human body model > 2000V Machine model > 200V

■ Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA)

Note 1: To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.


Ordering Code:

Order Number	Package Number	Package Description
74ALVC16245G (Note 2)(Note 3)	BGA54A	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
74ALVC16245MTD (Note 3)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 2: Ordering code "G" indicates Trays.

Note 3: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



© 2002 Fairchild Semiconductor Corporation

DS500678


www.fairchildsemi.com

Connection Diagrams

Pin Assignment of TSSOP



Pin Assignment for FBGA



(Top Thru View)

Pin Descriptions

Pin Names	Description					
OE _n	Output Enable Input (Active LOW)					
T/\overline{R}_n	Transmit/Receive Input					
A ₀ -A ₁₅	Side A Inputs or 3-STATE Outputs					
B ₀ -B ₁₅	Side B Inputs or 3-STATE Outputs					
NC	No Connect					

FBGA Pin Assignments

	1	2	3	4	5	6
Α	B ₀	NC	T/R ₁	OE ₁	NC	A ₀
В	B ₂	B ₁	NC	NC	A ₁	A ₂
С	B ₄	B ₃	V _{CC}	V _{CC}	A ₃	A ₄
D	B ₆	B ₅	GND	GND	A ₅	A ₆
Е	B ₈	B ₇	GND	GND	A ₇	A ₈
F	B ₁₀	B ₉	GND	GND	A ₉	A ₁₀
G	B ₁₂	B ₁₁	V _{CC}	V _{CC}	A ₁₁	A ₁₂
Н	B ₁₄	B ₁₃	NC	NC	A ₁₃	A ₁₄
J	B ₁₅	NC	T/\overline{R}_2	OE ₂	NC	A ₁₅


Truth Tables

Inputs		Outrout-			
OE ₁	T/R ₁	Outputs			
L	L	Bus B ₀ -B ₇ Data to Bus A ₀ -A ₇			
L	Н	Bus B_0 – B_7 Data to Bus A_0 – A_7 Bus A_0 – A_7 Data to Bus B_0 – B_7 HIGH Z State on A_0 – A_7 , B_0 – B_7			
Н	Χ	HIGH Z State on A ₀ -A ₇ , B ₀ -B ₇			

ı	Inputs	0
OE ₂	T/R ₂	Outputs
L		Bus B ₈ -B ₁₅ Data to Bus A ₈ -A ₁₅
L		Bus A ₈ -A ₁₅ Data to Bus B ₈ -B ₁₅
Н	Χ	HIGH Z State on A ₈ -A ₁₅ , B ₈ -B ₁₅

- H = HIGH Voltage Level
- L = LOW Voltage Level
 X = Immaterial (HIGH or LOW, inputs and I/O's may not float)
- Z = High Impedance

Logic Diagram



www.fairchildsemi.com

Absolute Maximum Ratings(Note 4)

 $\label{eq:supply Voltage VCC} Supply Voltage (V_{CC}) & -0.5V to +4.6V \\ DC Input Voltage (V_I) & -0.5V to 4.6V \\ \end{array}$

Output Voltage (V_O) (Note 5) -0.5V to V_{CC} +0.5V

DC Input Diode Current (I_{IK})

 $V_I < 0V$ -50 mA

DC Output Diode Current (I_{OK})

V_O < 0V DC Output Source/Sink Current

 (I_{OH}/I_{OL}) ±50 mA

DC V_{CC} or GND Current per

Supply Pin (I $_{\rm CC}$ or GND) ± 100 mA Storage Temperature Range (T $_{\rm STG}$) $-65^{\circ}{\rm C}$ to $+150^{\circ}{\rm C}$

Recommended Operating Conditions (Note 6)

Power Supply

-50 mA

Operating 1.65V to 3.6V Input Voltage 0V to V_{CC}

Output Voltage (V_O)

Ov to V_{CC}

Free Air Operating Temperature (T_A) -40°C to +85°C

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V \text{ to } 2.0V, V_{CC} = 3.0V$ 10 ns/V

Note 4: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 5: I_O Absolute Maximum Rating must be observed.

Note 6: Floating or unused control inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{cc} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		1.65 - 1.95	0.65 x V _{CC}		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
V _{IL}	LOW Level Input Voltage		1.65 - 1.95		0.35 x V _{CC}	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		8.0	
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	1.65 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -4 \text{ mA}$	1.65	1.2		•
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		•
		$I_{OH} = -12 \text{ mA}$	2.3	1.7		V
			2.7	2.2		
			3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2		•
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	1.65 - 3.6		0.2	
		I _{OL} = 4 mA	1.65		0.45	
		I _{OL} = 6 mA	2.3		0.4	V
		I _{OL} = 12 mA	2.3		0.7	V
			2.7		0.4	
		I _{OL} = 24 mA	3.0		0.55	•
I _I	Input Leakage Current	$0 \le V_1 \le 3.6V$	3.6		±5.0	μΑ
I _{OZ}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	3.6		±10	μΑ
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μΑ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	3 - 3.6		750	μΑ

AC Electrical Characteristics

Symbol	Parameter	$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $R_L = 500\Omega$								
		C _L = 50 pF				C _L = 30 pF				Units
Symbol	Farameter			$V_{CC} = 3.3V \pm 0.3V$ $V_{CC} = 2.7V$		$\rm V_{CC}=2.5V\pm0.2V$		$V_{CC}=1.8V\pm0.15V$		Offics
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{PHL} , t _{PLH}	Propagation Delay	1.3	3	1.5	3.5	1.0	3.0	1.5	6.0	ns
t _{PZL} , t _{PZH}	Output Enable Time	1.3	4.3	1.5	5.4	1.0	4.9	1.5	9.3	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	1.3	4.2	1.5	4.7	1.0	4.2	1.5	7.6	ns

Capacitance

Symbol	Parameter		Conditions	T _A = -	Units	
Зупівої	Farameter		Conditions	V _{CC}	Typical	Ullits
C _{IN}	Input Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	6	pF
C _{IO}	Input, Output Capacitance		$V_O = 0V \text{ or } V_{CC}$	3.3	7	pF
C _{PD}	Power Dissipation Capacitance Outputs Enabled		$f = 10 \text{ MHz}, C_L = 50 \text{ pF}$	3.3	20	pF
				2.5	20	ы

AC Loading and Waveforms




TABLE 1. Values for Figure 1

TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t_{PZL}, t_{PLZ}	V_L
t _{PZH} , t _{PHZ}	GND
<u> </u>	

FIGURE 1. AC Test Circuit

TABLE 2. Variable Matrix (Input Characteristics: f = 1MHz; $t_r=t_f=2ns;\ Z_O=50\Omega)$

Symbol	V _{CC}							
Symbol	$\textbf{3.3V} \pm \textbf{0.3V}$	2.7V	2.5 ± 0.2V	1.8V ± 0.15V				
V _{mi}	1.5V	1.5V	V _{CC} /2	V _{CC} /2				
V _{mo}	1.5V	1.5V	V _{CC} /2	V _{CC} /2				
V _X	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V				
V _Y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V				
V _L	6V	6V	V _{CC} *2	V _{CC} *2				




FIGURE 2. Waveform for Inverting and Non-inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic






FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Physical Dimensions inches (millimeters) unless otherwise noted





NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
- A. THIS PACKAGE CONFORMS TO JEDEC MI0-203

 B. ALL DIMENSIONS IN MILLIMETERS


 C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)

 .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS

 D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA54ArevD

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A



48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com